Analysis & Synthesis report for fm_demodulator
Thu Mar 16 18:02:48 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |uart_loopback|uart_tx:TX|current_state
 12. State Machine - |uart_loopback|uart_rx:RX|current_state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: logic_pll:PLL|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: merge_data:MERGE
 20. Parameter Settings for User Entity Instance: conj_c_mult:MULT
 21. Parameter Settings for User Entity Instance: avg_128:AVG
 22. Parameter Settings for User Entity Instance: fir_17:FIR
 23. Parameter Settings for User Entity Instance: split_data:SPLIT
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult16
 26. Parameter Settings for Inferred Entity Instance: conj_c_mult:MULT|lpm_mult:Mult1
 27. Parameter Settings for Inferred Entity Instance: conj_c_mult:MULT|lpm_mult:Mult0
 28. Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult13
 29. Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult12
 30. Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult15
 31. Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult14
 32. Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult3
 33. Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult9
 34. Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult8
 35. Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult11
 36. Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult10
 37. Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult7
 38. Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult6
 39. Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult5
 40. Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult4
 41. Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult2
 42. Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult1
 43. Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult0
 44. altpll Parameter Settings by Entity Instance
 45. lpm_mult Parameter Settings by Entity Instance
 46. Port Connectivity Checks: "uart_tx:TX"
 47. Signal Tap Logic Analyzer Settings
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Connections to In-System Debugging Instance "auto_signaltap_0"
 51. Analysis & Synthesis Messages
 52. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 16 18:02:48 2023       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; fm_demodulator                              ;
; Top-level Entity Name              ; uart_loopback                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 8,499                                       ;
;     Total combinational functions  ; 5,026                                       ;
;     Dedicated logic registers      ; 5,018                                       ;
; Total registers                    ; 5018                                        ;
; Total pins                         ; 4                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 266,240                                     ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08SAU169C8G     ;                    ;
; Top-level entity name                                            ; uart_loopback      ; fm_demodulator     ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; logic_pll.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/logic_pll.v                                                        ;             ;
; uart_loopback.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v                                                    ;             ;
; uart_rx.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_rx.v                                                          ;             ;
; uart_tx.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_tx.v                                                          ;             ;
; merge_data.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/merge_data.v                                                       ;             ;
; split_data.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/split_data.v                                                       ;             ;
; conj_c_mult.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v                                                      ;             ;
; output_files/avg_128.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/output_files/avg_128.v                                             ;             ;
; fir_17.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v                                                           ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                                                               ;             ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                           ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                                                          ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                        ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                        ;             ;
; db/logic_pll_altpll.v                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/logic_pll_altpll.v                                              ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc                                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffeea.inc                                                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                             ;             ;
; db/altsyncram_go14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/altsyncram_go14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.tdf                                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/memmodes.inc                                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_hdffe.inc                                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.inc                                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muxlut.inc                                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                                             ;             ;
; db/mux_h7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/mux_h7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/declut.inc                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                                                          ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cmpconst.inc                                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                  ;             ;
; db/cntr_msh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cntr_msh.tdf                                                    ;             ;
; db/cmpr_krb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cmpr_krb.tdf                                                    ;             ;
; db/cntr_6ki.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cntr_6ki.tdf                                                    ;             ;
; db/cntr_4rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cntr_4rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                              ; altera_sld  ;
; db/ip/sld502272da/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                         ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                             ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.inc                                                             ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf                                                             ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/csa_add.inc                                                              ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.inc                                                             ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muleabz.inc                                                              ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                             ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mul_boothc.inc                                                           ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                         ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                       ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffpipe.inc                                                              ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf                                                             ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                          ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/addcore.inc                                                              ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/look_add.inc                                                             ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                  ;             ;
; db/add_sub_3vg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_3vg.tdf                                                 ;             ;
; db/add_sub_9kg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_9kg.tdf                                                 ;             ;
; db/add_sub_7vg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_7vg.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.tdf                                                             ;             ;
; db/mult_pgs.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/mult_pgs.tdf                                                    ;             ;
; db/add_sub_dkg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_dkg.tdf                                                 ;             ;
; db/add_sub_2vg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_2vg.tdf                                                 ;             ;
; db/add_sub_4vg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_4vg.tdf                                                 ;             ;
; db/add_sub_akg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_akg.tdf                                                 ;             ;
; db/add_sub_8vg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_8vg.tdf                                                 ;             ;
; db/add_sub_5vg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_5vg.tdf                                                 ;             ;
; db/add_sub_bkg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_bkg.tdf                                                 ;             ;
; db/add_sub_9vg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_9vg.tdf                                                 ;             ;
; db/add_sub_fkg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_fkg.tdf                                                 ;             ;
; db/add_sub_avg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_avg.tdf                                                 ;             ;
; db/add_sub_ekg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_ekg.tdf                                                 ;             ;
; db/add_sub_6vg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_6vg.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 8,499                                                                                  ;
;                                             ;                                                                                        ;
; Total combinational functions               ; 5026                                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                                        ;
;     -- 4 input functions                    ; 2327                                                                                   ;
;     -- 3 input functions                    ; 1709                                                                                   ;
;     -- <=2 input functions                  ; 990                                                                                    ;
;                                             ;                                                                                        ;
; Logic elements by mode                      ;                                                                                        ;
;     -- normal mode                          ; 3534                                                                                   ;
;     -- arithmetic mode                      ; 1492                                                                                   ;
;                                             ;                                                                                        ;
; Total registers                             ; 5018                                                                                   ;
;     -- Dedicated logic registers            ; 5018                                                                                   ;
;     -- I/O registers                        ; 0                                                                                      ;
;                                             ;                                                                                        ;
; I/O pins                                    ; 4                                                                                      ;
; Total memory bits                           ; 266240                                                                                 ;
;                                             ;                                                                                        ;
; Embedded Multiplier 9-bit elements          ; 4                                                                                      ;
;                                             ;                                                                                        ;
; Total PLLs                                  ; 1                                                                                      ;
;     -- PLLs                                 ; 1                                                                                      ;
;                                             ;                                                                                        ;
; Maximum fan-out node                        ; logic_pll:PLL|altpll:altpll_component|logic_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4331                                                                                   ;
; Total fan-out                               ; 34938                                                                                  ;
; Average fan-out                             ; 3.43                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |uart_loopback                                                                                                                          ; 5026 (1)            ; 5018 (0)                  ; 266240      ; 0          ; 4            ; 0       ; 2         ; 4    ; 0            ; 0          ; |uart_loopback                                                                                                                                                                                                                                                                                                                                            ; uart_loopback                     ; work         ;
;    |avg_128:AVG|                                                                                                                        ; 1664 (1664)         ; 2091 (2091)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|avg_128:AVG                                                                                                                                                                                                                                                                                                                                ; avg_128                           ; work         ;
;    |conj_c_mult:MULT|                                                                                                                   ; 97 (97)             ; 96 (96)                   ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |uart_loopback|conj_c_mult:MULT                                                                                                                                                                                                                                                                                                                           ; conj_c_mult                       ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |uart_loopback|conj_c_mult:MULT|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                            ; lpm_mult                          ; work         ;
;          |mult_pgs:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |uart_loopback|conj_c_mult:MULT|lpm_mult:Mult0|mult_pgs:auto_generated                                                                                                                                                                                                                                                                                    ; mult_pgs                          ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |uart_loopback|conj_c_mult:MULT|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                            ; lpm_mult                          ; work         ;
;          |mult_pgs:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |uart_loopback|conj_c_mult:MULT|lpm_mult:Mult1|mult_pgs:auto_generated                                                                                                                                                                                                                                                                                    ; mult_pgs                          ; work         ;
;    |fir_17:FIR|                                                                                                                         ; 2245 (807)          ; 713 (713)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR                                                                                                                                                                                                                                                                                                                                 ; fir_17                            ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 79 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 79 (39)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                               ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 40 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                               ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_9kg:auto_generated|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_9kg:auto_generated                                                                                                                                                                                                                               ; add_sub_9kg                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_3vg:auto_generated|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3vg:auto_generated                                                                                                                                                                                                                               ; add_sub_3vg                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                      |add_sub_7vg:auto_generated|                                                                                       ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7vg:auto_generated                                                                                                                                                                                                          ; add_sub_7vg                       ; work         ;
;       |lpm_mult:Mult10|                                                                                                                 ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult10                                                                                                                                                                                                                                                                                                                 ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 82 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult10|multcore:mult_core                                                                                                                                                                                                                                                                                              ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 55 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_ekg:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ekg:auto_generated                                                                                                                                                                                                                              ; add_sub_ekg                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_8vg:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8vg:auto_generated                                                                                                                                                                                                                              ; add_sub_8vg                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                         ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                      |add_sub_6vg:auto_generated|                                                                                       ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6vg:auto_generated                                                                                                                                                                                                         ; add_sub_6vg                       ; work         ;
;       |lpm_mult:Mult11|                                                                                                                 ; 94 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult11                                                                                                                                                                                                                                                                                                                 ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 94 (42)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult11|multcore:mult_core                                                                                                                                                                                                                                                                                              ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_ekg:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ekg:auto_generated                                                                                                                                                                                                                              ; add_sub_ekg                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_8vg:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8vg:auto_generated                                                                                                                                                                                                                              ; add_sub_8vg                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                         ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                      |add_sub_6vg:auto_generated|                                                                                       ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6vg:auto_generated                                                                                                                                                                                                         ; add_sub_6vg                       ; work         ;
;       |lpm_mult:Mult12|                                                                                                                 ; 95 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult12                                                                                                                                                                                                                                                                                                                 ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 95 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult12|multcore:mult_core                                                                                                                                                                                                                                                                                              ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 49 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_dkg:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_dkg:auto_generated                                                                                                                                                                                                                              ; add_sub_dkg                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_7vg:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_7vg:auto_generated                                                                                                                                                                                                                              ; add_sub_7vg                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                         ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                      |add_sub_2vg:auto_generated|                                                                                       ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_2vg:auto_generated                                                                                                                                                                                                         ; add_sub_2vg                       ; work         ;
;       |lpm_mult:Mult13|                                                                                                                 ; 78 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult13                                                                                                                                                                                                                                                                                                                 ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 78 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult13|multcore:mult_core                                                                                                                                                                                                                                                                                              ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 51 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_dkg:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_dkg:auto_generated                                                                                                                                                                                                                              ; add_sub_dkg                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_7vg:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_7vg:auto_generated                                                                                                                                                                                                                              ; add_sub_7vg                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                         ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                      |add_sub_2vg:auto_generated|                                                                                       ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_2vg:auto_generated                                                                                                                                                                                                         ; add_sub_2vg                       ; work         ;
;       |lpm_mult:Mult14|                                                                                                                 ; 71 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult14                                                                                                                                                                                                                                                                                                                 ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 71 (28)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult14|multcore:mult_core                                                                                                                                                                                                                                                                                              ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_bkg:auto_generated|                                                                                          ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bkg:auto_generated                                                                                                                                                                                                                              ; add_sub_bkg                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_5vg:auto_generated|                                                                                          ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5vg:auto_generated                                                                                                                                                                                                                              ; add_sub_5vg                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                         ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                      |add_sub_9vg:auto_generated|                                                                                       ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_9vg:auto_generated                                                                                                                                                                                                         ; add_sub_9vg                       ; work         ;
;       |lpm_mult:Mult15|                                                                                                                 ; 72 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult15                                                                                                                                                                                                                                                                                                                 ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 72 (35)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult15|multcore:mult_core                                                                                                                                                                                                                                                                                              ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 37 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_akg:auto_generated|                                                                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_akg:auto_generated                                                                                                                                                                                                                              ; add_sub_akg                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_4vg:auto_generated|                                                                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_4vg:auto_generated                                                                                                                                                                                                                              ; add_sub_4vg                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                         ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                      |add_sub_8vg:auto_generated|                                                                                       ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_8vg:auto_generated                                                                                                                                                                                                         ; add_sub_8vg                       ; work         ;
;       |lpm_mult:Mult16|                                                                                                                 ; 79 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult16                                                                                                                                                                                                                                                                                                                 ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 79 (39)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult16|multcore:mult_core                                                                                                                                                                                                                                                                                              ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 40 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_9kg:auto_generated|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_9kg:auto_generated                                                                                                                                                                                                                              ; add_sub_9kg                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_3vg:auto_generated|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3vg:auto_generated                                                                                                                                                                                                                              ; add_sub_3vg                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                         ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                      |add_sub_7vg:auto_generated|                                                                                       ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7vg:auto_generated                                                                                                                                                                                                         ; add_sub_7vg                       ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 72 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 72 (35)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                               ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 37 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                               ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_akg:auto_generated|                                                                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_akg:auto_generated                                                                                                                                                                                                                               ; add_sub_akg                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_4vg:auto_generated|                                                                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_4vg:auto_generated                                                                                                                                                                                                                               ; add_sub_4vg                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                      |add_sub_8vg:auto_generated|                                                                                       ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_8vg:auto_generated                                                                                                                                                                                                          ; add_sub_8vg                       ; work         ;
;       |lpm_mult:Mult2|                                                                                                                  ; 71 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 71 (28)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                                                               ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 43 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                               ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_bkg:auto_generated|                                                                                          ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bkg:auto_generated                                                                                                                                                                                                                               ; add_sub_bkg                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_5vg:auto_generated|                                                                                          ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5vg:auto_generated                                                                                                                                                                                                                               ; add_sub_5vg                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                      |add_sub_9vg:auto_generated|                                                                                       ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_9vg:auto_generated                                                                                                                                                                                                          ; add_sub_9vg                       ; work         ;
;       |lpm_mult:Mult3|                                                                                                                  ; 78 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 78 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                                                                                               ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 51 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                               ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_dkg:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_dkg:auto_generated                                                                                                                                                                                                                               ; add_sub_dkg                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_7vg:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_7vg:auto_generated                                                                                                                                                                                                                               ; add_sub_7vg                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                      |add_sub_2vg:auto_generated|                                                                                       ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_2vg:auto_generated                                                                                                                                                                                                          ; add_sub_2vg                       ; work         ;
;       |lpm_mult:Mult4|                                                                                                                  ; 95 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult4                                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 95 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                                                                                                                               ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 49 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                               ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_dkg:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_dkg:auto_generated                                                                                                                                                                                                                               ; add_sub_dkg                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_7vg:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_7vg:auto_generated                                                                                                                                                                                                                               ; add_sub_7vg                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                      |add_sub_2vg:auto_generated|                                                                                       ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_2vg:auto_generated                                                                                                                                                                                                          ; add_sub_2vg                       ; work         ;
;       |lpm_mult:Mult5|                                                                                                                  ; 94 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult5                                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 94 (42)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                                                                                                                               ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                               ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_ekg:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ekg:auto_generated                                                                                                                                                                                                                               ; add_sub_ekg                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_8vg:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8vg:auto_generated                                                                                                                                                                                                                               ; add_sub_8vg                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                      |add_sub_6vg:auto_generated|                                                                                       ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6vg:auto_generated                                                                                                                                                                                                          ; add_sub_6vg                       ; work         ;
;       |lpm_mult:Mult6|                                                                                                                  ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult6                                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 82 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult6|multcore:mult_core                                                                                                                                                                                                                                                                                               ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 55 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                               ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_ekg:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ekg:auto_generated                                                                                                                                                                                                                               ; add_sub_ekg                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_8vg:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_8vg:auto_generated                                                                                                                                                                                                                               ; add_sub_8vg                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                      |add_sub_6vg:auto_generated|                                                                                       ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6vg:auto_generated                                                                                                                                                                                                          ; add_sub_6vg                       ; work         ;
;       |lpm_mult:Mult7|                                                                                                                  ; 98 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult7                                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 98 (38)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult7|multcore:mult_core                                                                                                                                                                                                                                                                                               ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 60 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                               ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 18 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_fkg:auto_generated|                                                                                          ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkg:auto_generated                                                                                                                                                                                                                               ; add_sub_fkg                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_9vg:auto_generated|                                                                                          ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_9vg:auto_generated                                                                                                                                                                                                                               ; add_sub_9vg                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                      |add_sub_avg:auto_generated|                                                                                       ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_avg:auto_generated                                                                                                                                                                                                          ; add_sub_avg                       ; work         ;
;       |lpm_mult:Mult8|                                                                                                                  ; 100 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult8                                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 100 (43)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult8|multcore:mult_core                                                                                                                                                                                                                                                                                               ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 57 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                               ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_fkg:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkg:auto_generated                                                                                                                                                                                                                               ; add_sub_fkg                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_9vg:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_9vg:auto_generated                                                                                                                                                                                                                               ; add_sub_9vg                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                      |add_sub_avg:auto_generated|                                                                                       ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_avg:auto_generated                                                                                                                                                                                                          ; add_sub_avg                       ; work         ;
;       |lpm_mult:Mult9|                                                                                                                  ; 98 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult9                                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 98 (38)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult9|multcore:mult_core                                                                                                                                                                                                                                                                                               ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 60 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                               ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 18 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_fkg:auto_generated|                                                                                          ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_fkg:auto_generated                                                                                                                                                                                                                               ; add_sub_fkg                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;                   |add_sub_9vg:auto_generated|                                                                                          ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_9vg:auto_generated                                                                                                                                                                                                                               ; add_sub_9vg                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                      |add_sub_avg:auto_generated|                                                                                       ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|fir_17:FIR|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_avg:auto_generated                                                                                                                                                                                                          ; add_sub_avg                       ; work         ;
;    |logic_pll:PLL|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|logic_pll:PLL                                                                                                                                                                                                                                                                                                                              ; logic_pll                         ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|logic_pll:PLL|altpll:altpll_component                                                                                                                                                                                                                                                                                                      ; altpll                            ; work         ;
;          |logic_pll_altpll:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|logic_pll:PLL|altpll:altpll_component|logic_pll_altpll:auto_generated                                                                                                                                                                                                                                                                      ; logic_pll_altpll                  ; work         ;
;    |merge_data:MERGE|                                                                                                                   ; 12 (12)             ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|merge_data:MERGE                                                                                                                                                                                                                                                                                                                           ; merge_data                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 90 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 85 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 786 (2)             ; 1912 (260)                ; 266240      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 784 (0)             ; 1652 (0)                  ; 266240      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 784 (88)            ; 1652 (602)                ; 266240      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_h7c:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_h7c:auto_generated                                                                                                                              ; mux_h7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 266240      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_go14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 266240      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_go14:auto_generated                                                                                                                                                 ; altsyncram_go14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 87 (87)             ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 306 (1)             ; 666 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 260 (0)             ; 650 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 390 (390)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 260 (0)             ; 260 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 45 (45)             ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 217 (10)            ; 201 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_msh:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_msh:auto_generated                                                             ; cntr_msh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_6ki:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_6ki:auto_generated                                                                                      ; cntr_6ki                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_4rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated                                                                            ; cntr_4rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 130 (130)           ; 130 (130)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |split_data:SPLIT|                                                                                                                   ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|split_data:SPLIT                                                                                                                                                                                                                                                                                                                           ; split_data                        ; work         ;
;    |uart_rx:RX|                                                                                                                         ; 30 (30)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|uart_rx:RX                                                                                                                                                                                                                                                                                                                                 ; uart_rx                           ; work         ;
;    |uart_tx:TX|                                                                                                                         ; 49 (49)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |uart_loopback|uart_tx:TX                                                                                                                                                                                                                                                                                                                                 ; uart_tx                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_go14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 130          ; 2048         ; 130          ; 266240 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |uart_loopback|logic_pll:PLL                                                                                                                                                                                                                                                       ; logic_pll.v     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_loopback|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_loopback|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_loopback|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_loopback|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_loopback|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |uart_loopback|uart_tx:TX|current_state                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+---------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+
; Name                ; current_state.STOP2 ; current_state.WI ; current_state.W7 ; current_state.W6 ; current_state.W5 ; current_state.W4 ; current_state.W3 ; current_state.W2 ; current_state.W1 ; current_state.W0 ; current_state.STOP ; current_state.B7 ; current_state.B6 ; current_state.B5 ; current_state.B4 ; current_state.B3 ; current_state.B2 ; current_state.B1 ; current_state.B0 ; current_state.IDLE ;
+---------------------+---------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+
; current_state.IDLE  ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ;
; current_state.B0    ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                  ;
; current_state.B1    ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                  ;
; current_state.B2    ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                  ;
; current_state.B3    ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.B4    ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.B5    ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.B6    ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.B7    ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.STOP  ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.W0    ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.W1    ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.W2    ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.W3    ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.W4    ; 0                   ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.W5    ; 0                   ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.W6    ; 0                   ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.W7    ; 0                   ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.WI    ; 0                   ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.STOP2 ; 1                   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
+---------------------+---------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |uart_loopback|uart_rx:RX|current_state                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+
; Name               ; current_state.WI ; current_state.W7 ; current_state.W6 ; current_state.W5 ; current_state.W4 ; current_state.W3 ; current_state.W2 ; current_state.W1 ; current_state.W0 ; current_state.STOP ; current_state.B7 ; current_state.B6 ; current_state.B5 ; current_state.B4 ; current_state.B3 ; current_state.B2 ; current_state.B1 ; current_state.B0 ; current_state.IDLE ;
+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+
; current_state.IDLE ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ;
; current_state.B0   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                  ;
; current_state.B1   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                  ;
; current_state.B2   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                  ;
; current_state.B3   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.B4   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.B5   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.B6   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.B7   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.STOP ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.W0   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.W1   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.W2   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.W3   ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.W4   ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.W5   ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.W6   ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.W7   ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; current_state.WI   ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+-----------------------------------------+-----------------------------------------+
; Register name                           ; Reason for Removal                      ;
+-----------------------------------------+-----------------------------------------+
; fir_17:FIR|h_11[8]                      ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_11[7]                      ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_11[6]                      ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_11[5]                      ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_12[3]                      ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_12[2]                      ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_12[0,1]                    ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_13[12..15]                 ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_13[11]                     ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_13[4..10]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_13[1..3]                   ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_13[0]                      ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_14[10..15]                 ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_14[6..9]                   ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_14[3..5]                   ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_14[2]                      ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_14[0,1]                    ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_15[9..15]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_15[8]                      ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_15[7]                      ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_15[3..6]                   ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_15[0..2]                   ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_16[8..15]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_16[7]                      ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_16[6]                      ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_16[5]                      ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_16[3,4]                    ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_16[1,2]                    ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_16[0]                      ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_11[2..4]                   ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_11[0,1]                    ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_12[12..15]                 ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_12[9..11]                  ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_12[6..8]                   ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_12[4,5]                    ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_11[9]                      ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_11[10]                     ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_11[11]                     ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_11[12]                     ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_11[13..15]                 ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_10[0]                      ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_10[1]                      ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_10[2..4]                   ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_10[5]                      ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_10[6..9]                   ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_10[10..12]                 ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_10[13..15]                 ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_9[0]                       ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_9[1]                       ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_9[2..7]                    ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_9[8..12]                   ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_9[13]                      ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_9[14,15]                   ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_8[0]                       ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_8[1..5]                    ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_8[6,7]                     ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_8[8]                       ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_8[9]                       ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_8[10..12]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_8[13]                      ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_8[14,15]                   ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_7[0]                       ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_7[1]                       ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_7[2..7]                    ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_7[8..12]                   ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_7[13]                      ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_7[14,15]                   ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_6[0]                       ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_6[1]                       ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_6[2..4]                    ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_6[5]                       ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_6[6..9]                    ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_6[10..12]                  ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_6[13..15]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_5[0,1]                     ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_5[2..4]                    ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_5[5]                       ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_5[6]                       ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_5[7]                       ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_5[8]                       ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_5[9]                       ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_5[10]                      ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_5[11]                      ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_5[12]                      ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_5[13..15]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_4[0,1]                     ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_4[2]                       ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_4[3]                       ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_4[4,5]                     ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_4[6..8]                    ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_4[9..11]                   ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_4[12..15]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_3[0]                       ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_3[1..3]                    ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_3[4..10]                   ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_3[11]                      ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_3[12..15]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_2[0,1]                     ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_2[2]                       ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_2[3..5]                    ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_2[6..9]                    ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_2[10..15]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_1[0..2]                    ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_1[3..6]                    ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_1[7]                       ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_1[8]                       ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_1[9..15]                   ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_0[0]                       ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_0[1,2]                     ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_0[3,4]                     ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_0[5]                       ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_0[6]                       ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|h_0[7]                       ; Stuck at VCC due to stuck port data_in  ;
; fir_17:FIR|h_0[8..15]                   ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|sum_r[32..34]                ; Lost fanout                             ;
; conj_c_mult:MULT|k3_r[16..31]           ; Lost fanout                             ;
; conj_c_mult:MULT|k1_r[16..31]           ; Lost fanout                             ;
; split_data:SPLIT|count_r[1]             ; Merged with merge_data:MERGE|count_r[1] ;
; split_data:SPLIT|count_r[0]             ; Merged with merge_data:MERGE|count_r[0] ;
; split_data:SPLIT|buff[0][1]             ; Merged with split_data:SPLIT|buff[0][0] ;
; split_data:SPLIT|buff[0][2]             ; Merged with split_data:SPLIT|buff[0][0] ;
; split_data:SPLIT|buff[0][3]             ; Merged with split_data:SPLIT|buff[0][0] ;
; split_data:SPLIT|buff[0][4]             ; Merged with split_data:SPLIT|buff[0][0] ;
; split_data:SPLIT|buff[0][5]             ; Merged with split_data:SPLIT|buff[0][0] ;
; split_data:SPLIT|buff[0][6]             ; Merged with split_data:SPLIT|buff[0][0] ;
; split_data:SPLIT|buff[0][7]             ; Merged with split_data:SPLIT|buff[0][0] ;
; split_data:SPLIT|buff[1][0]             ; Merged with split_data:SPLIT|buff[0][0] ;
; split_data:SPLIT|buff[1][1]             ; Merged with split_data:SPLIT|buff[0][0] ;
; split_data:SPLIT|buff[1][2]             ; Merged with split_data:SPLIT|buff[0][0] ;
; split_data:SPLIT|buff[1][3]             ; Merged with split_data:SPLIT|buff[0][0] ;
; split_data:SPLIT|buff[1][4]             ; Merged with split_data:SPLIT|buff[0][0] ;
; split_data:SPLIT|buff[1][5]             ; Merged with split_data:SPLIT|buff[0][0] ;
; split_data:SPLIT|buff[1][6]             ; Merged with split_data:SPLIT|buff[0][0] ;
; split_data:SPLIT|buff[1][7]             ; Merged with split_data:SPLIT|buff[0][0] ;
; split_data:SPLIT|buff[0][0]             ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[16][0]                 ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[15][0]                 ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[15][1]                 ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[15][2]                 ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[14][0]                 ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[14][1]                 ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[13][0]                 ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[12][0]                 ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[12][1]                 ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[11][0]                 ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[11][1]                 ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[10][0]                 ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[6][0]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[5][0]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[5][1]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[4][0]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[4][1]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[3][0]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[2][0]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[2][1]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[1][0]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[1][1]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[1][2]                  ; Stuck at GND due to stuck port data_in  ;
; fir_17:FIR|acc_r[0][0]                  ; Stuck at GND due to stuck port data_in  ;
; uart_tx:TX|current_state~2              ; Lost fanout                             ;
; uart_tx:TX|current_state~3              ; Lost fanout                             ;
; uart_tx:TX|current_state~4              ; Lost fanout                             ;
; uart_tx:TX|current_state~5              ; Lost fanout                             ;
; uart_tx:TX|current_state~6              ; Lost fanout                             ;
; uart_rx:RX|current_state~2              ; Lost fanout                             ;
; uart_rx:RX|current_state~3              ; Lost fanout                             ;
; uart_rx:RX|current_state~4              ; Lost fanout                             ;
; uart_rx:RX|current_state~5              ; Lost fanout                             ;
; uart_rx:RX|current_state~6              ; Lost fanout                             ;
; fir_17:FIR|acc_r[16][25]                ; Merged with fir_17:FIR|acc_r[16][24]    ;
; fir_17:FIR|acc_r[16][26]                ; Merged with fir_17:FIR|acc_r[16][24]    ;
; fir_17:FIR|acc_r[16][27]                ; Merged with fir_17:FIR|acc_r[16][24]    ;
; fir_17:FIR|acc_r[16][28]                ; Merged with fir_17:FIR|acc_r[16][24]    ;
; fir_17:FIR|acc_r[16][29]                ; Merged with fir_17:FIR|acc_r[16][24]    ;
; fir_17:FIR|acc_r[16][30]                ; Merged with fir_17:FIR|acc_r[16][24]    ;
; fir_17:FIR|acc_r[16][31]                ; Merged with fir_17:FIR|acc_r[16][24]    ;
; fir_17:FIR|acc_r[8][31]                 ; Merged with fir_17:FIR|acc_r[8][30]     ;
; fir_17:FIR|acc_r[9][31]                 ; Merged with fir_17:FIR|acc_r[9][30]     ;
; fir_17:FIR|acc_r[10][30]                ; Merged with fir_17:FIR|acc_r[10][29]    ;
; fir_17:FIR|acc_r[10][31]                ; Merged with fir_17:FIR|acc_r[10][29]    ;
; fir_17:FIR|acc_r[11][30]                ; Merged with fir_17:FIR|acc_r[11][29]    ;
; fir_17:FIR|acc_r[11][31]                ; Merged with fir_17:FIR|acc_r[11][29]    ;
; fir_17:FIR|buff[1][0]                   ; Merged with fir_17:FIR|acc_r[0][1]      ;
; fir_17:FIR|buff[4][0]                   ; Merged with fir_17:FIR|acc_r[3][1]      ;
; fir_17:FIR|buff[3][0]                   ; Merged with fir_17:FIR|acc_r[2][2]      ;
; fir_17:FIR|buff[2][0]                   ; Merged with fir_17:FIR|acc_r[1][3]      ;
; fir_17:FIR|acc_r[0][25]                 ; Merged with fir_17:FIR|acc_r[0][24]     ;
; fir_17:FIR|acc_r[0][26]                 ; Merged with fir_17:FIR|acc_r[0][24]     ;
; fir_17:FIR|acc_r[0][27]                 ; Merged with fir_17:FIR|acc_r[0][24]     ;
; fir_17:FIR|acc_r[0][28]                 ; Merged with fir_17:FIR|acc_r[0][24]     ;
; fir_17:FIR|acc_r[0][29]                 ; Merged with fir_17:FIR|acc_r[0][24]     ;
; fir_17:FIR|acc_r[0][30]                 ; Merged with fir_17:FIR|acc_r[0][24]     ;
; fir_17:FIR|acc_r[0][31]                 ; Merged with fir_17:FIR|acc_r[0][24]     ;
; fir_17:FIR|acc_r[1][26]                 ; Merged with fir_17:FIR|acc_r[1][25]     ;
; fir_17:FIR|acc_r[1][27]                 ; Merged with fir_17:FIR|acc_r[1][25]     ;
; fir_17:FIR|acc_r[1][28]                 ; Merged with fir_17:FIR|acc_r[1][25]     ;
; fir_17:FIR|acc_r[1][29]                 ; Merged with fir_17:FIR|acc_r[1][25]     ;
; fir_17:FIR|acc_r[1][30]                 ; Merged with fir_17:FIR|acc_r[1][25]     ;
; fir_17:FIR|acc_r[1][31]                 ; Merged with fir_17:FIR|acc_r[1][25]     ;
; fir_17:FIR|buff[3][1]                   ; Merged with fir_17:FIR|acc_r[2][3]      ;
; fir_17:FIR|buff[3][2]                   ; Merged with fir_17:FIR|acc_r[2][4]      ;
; fir_17:FIR|buff[3][3]                   ; Merged with fir_17:FIR|acc_r[2][5]      ;
; fir_17:FIR|acc_r[2][27]                 ; Merged with fir_17:FIR|acc_r[2][26]     ;
; fir_17:FIR|acc_r[2][28]                 ; Merged with fir_17:FIR|acc_r[2][26]     ;
; fir_17:FIR|acc_r[2][29]                 ; Merged with fir_17:FIR|acc_r[2][26]     ;
; fir_17:FIR|acc_r[2][30]                 ; Merged with fir_17:FIR|acc_r[2][26]     ;
; fir_17:FIR|acc_r[2][31]                 ; Merged with fir_17:FIR|acc_r[2][26]     ;
; fir_17:FIR|acc_r[3][29]                 ; Merged with fir_17:FIR|acc_r[3][28]     ;
; fir_17:FIR|acc_r[3][30]                 ; Merged with fir_17:FIR|acc_r[3][28]     ;
; fir_17:FIR|acc_r[3][31]                 ; Merged with fir_17:FIR|acc_r[3][28]     ;
; fir_17:FIR|buff[8][0]                   ; Merged with fir_17:FIR|acc_r[7][0]      ;
; fir_17:FIR|buff[7][0]                   ; Merged with fir_17:FIR|acc_r[6][1]      ;
; fir_17:FIR|buff[8][1]                   ; Merged with fir_17:FIR|acc_r[7][1]      ;
; fir_17:FIR|buff[7][1]                   ; Merged with fir_17:FIR|acc_r[6][2]      ;
; fir_17:FIR|buff[7][2]                   ; Merged with fir_17:FIR|acc_r[6][3]      ;
; fir_17:FIR|buff[7][3]                   ; Merged with fir_17:FIR|acc_r[6][4]      ;
; fir_17:FIR|acc_r[6][30]                 ; Merged with fir_17:FIR|acc_r[6][29]     ;
; fir_17:FIR|acc_r[6][31]                 ; Merged with fir_17:FIR|acc_r[6][29]     ;
; fir_17:FIR|acc_r[7][31]                 ; Merged with fir_17:FIR|acc_r[7][30]     ;
; fir_17:FIR|buff[5][0]                   ; Merged with fir_17:FIR|acc_r[4][2]      ;
; fir_17:FIR|buff[6][0]                   ; Merged with fir_17:FIR|acc_r[5][2]      ;
; fir_17:FIR|buff[5][1]                   ; Merged with fir_17:FIR|acc_r[4][3]      ;
; fir_17:FIR|acc_r[4][29]                 ; Merged with fir_17:FIR|acc_r[4][28]     ;
; fir_17:FIR|acc_r[4][30]                 ; Merged with fir_17:FIR|acc_r[4][28]     ;
; fir_17:FIR|acc_r[4][31]                 ; Merged with fir_17:FIR|acc_r[4][28]     ;
; fir_17:FIR|acc_r[5][30]                 ; Merged with fir_17:FIR|acc_r[5][29]     ;
; fir_17:FIR|acc_r[5][31]                 ; Merged with fir_17:FIR|acc_r[5][29]     ;
; fir_17:FIR|acc_r[12][29]                ; Merged with fir_17:FIR|acc_r[12][28]    ;
; fir_17:FIR|acc_r[12][30]                ; Merged with fir_17:FIR|acc_r[12][28]    ;
; fir_17:FIR|acc_r[12][31]                ; Merged with fir_17:FIR|acc_r[12][28]    ;
; fir_17:FIR|acc_r[13][29]                ; Merged with fir_17:FIR|acc_r[13][28]    ;
; fir_17:FIR|acc_r[13][30]                ; Merged with fir_17:FIR|acc_r[13][28]    ;
; fir_17:FIR|acc_r[13][31]                ; Merged with fir_17:FIR|acc_r[13][28]    ;
; fir_17:FIR|acc_r[15][26]                ; Merged with fir_17:FIR|acc_r[15][25]    ;
; fir_17:FIR|acc_r[15][27]                ; Merged with fir_17:FIR|acc_r[15][25]    ;
; fir_17:FIR|acc_r[15][28]                ; Merged with fir_17:FIR|acc_r[15][25]    ;
; fir_17:FIR|acc_r[15][29]                ; Merged with fir_17:FIR|acc_r[15][25]    ;
; fir_17:FIR|acc_r[15][30]                ; Merged with fir_17:FIR|acc_r[15][25]    ;
; fir_17:FIR|acc_r[15][31]                ; Merged with fir_17:FIR|acc_r[15][25]    ;
; fir_17:FIR|acc_r[14][27]                ; Merged with fir_17:FIR|acc_r[14][26]    ;
; fir_17:FIR|acc_r[14][28]                ; Merged with fir_17:FIR|acc_r[14][26]    ;
; fir_17:FIR|acc_r[14][29]                ; Merged with fir_17:FIR|acc_r[14][26]    ;
; fir_17:FIR|acc_r[14][30]                ; Merged with fir_17:FIR|acc_r[14][26]    ;
; fir_17:FIR|acc_r[14][31]                ; Merged with fir_17:FIR|acc_r[14][26]    ;
; fir_17:FIR|buff[9][0]                   ; Merged with fir_17:FIR|acc_r[8][0]      ;
; fir_17:FIR|buff[9][1]                   ; Merged with fir_17:FIR|acc_r[8][1]      ;
; fir_17:FIR|buff[9][2]                   ; Merged with fir_17:FIR|acc_r[8][2]      ;
; fir_17:FIR|buff[9][3]                   ; Merged with fir_17:FIR|acc_r[8][3]      ;
; fir_17:FIR|buff[9][4]                   ; Merged with fir_17:FIR|acc_r[8][4]      ;
; fir_17:FIR|buff[9][5]                   ; Merged with fir_17:FIR|acc_r[8][5]      ;
; fir_17:FIR|buff[10][0]                  ; Merged with fir_17:FIR|acc_r[9][0]      ;
; fir_17:FIR|buff[10][1]                  ; Merged with fir_17:FIR|acc_r[9][1]      ;
; fir_17:FIR|buff[11][0]                  ; Merged with fir_17:FIR|acc_r[10][1]     ;
; fir_17:FIR|buff[11][1]                  ; Merged with fir_17:FIR|acc_r[10][2]     ;
; fir_17:FIR|buff[11][2]                  ; Merged with fir_17:FIR|acc_r[10][3]     ;
; fir_17:FIR|buff[11][3]                  ; Merged with fir_17:FIR|acc_r[10][4]     ;
; fir_17:FIR|buff[12][0]                  ; Merged with fir_17:FIR|acc_r[11][2]     ;
; fir_17:FIR|buff[13][0]                  ; Merged with fir_17:FIR|acc_r[12][2]     ;
; fir_17:FIR|buff[13][1]                  ; Merged with fir_17:FIR|acc_r[12][3]     ;
; fir_17:FIR|buff[14][0]                  ; Merged with fir_17:FIR|acc_r[13][1]     ;
; fir_17:FIR|buff[15][0]                  ; Merged with fir_17:FIR|acc_r[14][2]     ;
; fir_17:FIR|buff[15][1]                  ; Merged with fir_17:FIR|acc_r[14][3]     ;
; fir_17:FIR|buff[15][2]                  ; Merged with fir_17:FIR|acc_r[14][4]     ;
; fir_17:FIR|buff[15][3]                  ; Merged with fir_17:FIR|acc_r[14][5]     ;
; fir_17:FIR|buff[16][0]                  ; Merged with fir_17:FIR|acc_r[15][3]     ;
; Total Number of Removed Registers = 455 ;                                         ;
+-----------------------------------------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5018  ;
; Number of registers using Synchronous Clear  ; 552   ;
; Number of registers using Synchronous Load   ; 71    ;
; Number of registers using Asynchronous Clear ; 684   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3631  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 14                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 3:1                ; 67 bits   ; 134 LEs       ; 67 LEs               ; 67 LEs                 ; Yes        ; |uart_loopback|merge_data:MERGE|buff[2][1]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|split_data:SPLIT|buff[3][5]     ;
; 3:1                ; 576 bits  ; 1152 LEs      ; 576 LEs              ; 576 LEs                ; Yes        ; |uart_loopback|conj_c_mult:MULT|imag_i_r[15]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[0][15]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[1][15]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[2][15]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[3][15]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[4][15]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[5][15]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[6][15]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[7][15]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[8][15]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[9][15]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[10][15]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[11][15]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[12][15]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[13][15]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[14][15]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[15][15]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[16][15]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[17][13]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[18][0]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[19][14]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[20][7]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[21][0]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[22][2]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[23][6]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[24][1]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[25][8]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[26][9]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[27][2]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[28][14]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[29][8]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[30][10]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[31][7]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[32][7]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[33][7]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[34][7]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[35][9]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[36][10]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[37][9]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[38][14]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[39][14]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[40][14]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[41][10]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[42][13]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[43][1]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[44][4]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[45][13]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[46][5]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[47][4]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[48][5]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[49][15]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[50][1]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[51][1]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[52][7]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[53][4]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[54][13]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[55][4]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[56][13]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[57][7]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[58][5]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[59][11]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[60][12]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[61][5]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[62][11]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[63][3]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[64][3]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[65][4]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[66][4]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[67][4]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[68][4]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[69][4]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[70][13]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[71][4]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[72][4]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[73][4]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[74][4]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[75][4]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[76][4]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[77][8]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[78][2]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[79][7]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[80][2]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[81][6]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[82][5]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[83][3]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[84][12]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[85][0]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[86][7]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[87][15]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[88][1]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[89][15]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[90][15]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[91][2]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[92][8]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[93][15]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[94][3]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[95][8]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[96][11]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[97][5]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[98][13]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[99][11]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[100][11]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[101][5]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[102][11]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[103][0]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[104][6]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[105][8]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[106][4]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[107][4]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[108][4]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[109][4]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[110][4]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[111][4]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[112][1]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[113][4]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[114][11]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[115][11]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[116][11]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[117][11]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[118][11]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[119][8]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[120][9]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[121][12]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[122][3]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[123][15]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[124][12]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[125][5]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[126][11]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback|avg_128:AVG|buff[127][3]        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |uart_loopback|uart_tx:TX|uart_data_input_r[7] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |uart_loopback|uart_tx:TX|uart_data_r[0]       ;
; 3:1                ; 304 bits  ; 608 LEs       ; 304 LEs              ; 304 LEs                ; Yes        ; |uart_loopback|conj_c_mult:MULT|real_i_r[5]    ;
; 128:1              ; 16 bits   ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |uart_loopback|avg_128:AVG|Mux10               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logic_pll:PLL|altpll:altpll_component ;
+-------------------------------+-----------------------------+----------------------+
; Parameter Name                ; Value                       ; Type                 ;
+-------------------------------+-----------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped              ;
; PLL_TYPE                      ; AUTO                        ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=logic_pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped              ;
; SCAN_CHAIN                    ; LONG                        ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 83333                       ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped              ;
; LOCK_HIGH                     ; 1                           ; Untyped              ;
; LOCK_LOW                      ; 1                           ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped              ;
; SKIP_VCO                      ; OFF                         ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped              ;
; BANDWIDTH                     ; 0                           ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped              ;
; DOWN_SPREAD                   ; 0                           ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 12                          ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK0_DIVIDE_BY                ; 625                         ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped              ;
; DPA_DIVIDER                   ; 0                           ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped              ;
; VCO_MIN                       ; 0                           ; Untyped              ;
; VCO_MAX                       ; 0                           ; Untyped              ;
; VCO_CENTER                    ; 0                           ; Untyped              ;
; PFD_MIN                       ; 0                           ; Untyped              ;
; PFD_MAX                       ; 0                           ; Untyped              ;
; M_INITIAL                     ; 0                           ; Untyped              ;
; M                             ; 0                           ; Untyped              ;
; N                             ; 1                           ; Untyped              ;
; M2                            ; 1                           ; Untyped              ;
; N2                            ; 1                           ; Untyped              ;
; SS                            ; 1                           ; Untyped              ;
; C0_HIGH                       ; 0                           ; Untyped              ;
; C1_HIGH                       ; 0                           ; Untyped              ;
; C2_HIGH                       ; 0                           ; Untyped              ;
; C3_HIGH                       ; 0                           ; Untyped              ;
; C4_HIGH                       ; 0                           ; Untyped              ;
; C5_HIGH                       ; 0                           ; Untyped              ;
; C6_HIGH                       ; 0                           ; Untyped              ;
; C7_HIGH                       ; 0                           ; Untyped              ;
; C8_HIGH                       ; 0                           ; Untyped              ;
; C9_HIGH                       ; 0                           ; Untyped              ;
; C0_LOW                        ; 0                           ; Untyped              ;
; C1_LOW                        ; 0                           ; Untyped              ;
; C2_LOW                        ; 0                           ; Untyped              ;
; C3_LOW                        ; 0                           ; Untyped              ;
; C4_LOW                        ; 0                           ; Untyped              ;
; C5_LOW                        ; 0                           ; Untyped              ;
; C6_LOW                        ; 0                           ; Untyped              ;
; C7_LOW                        ; 0                           ; Untyped              ;
; C8_LOW                        ; 0                           ; Untyped              ;
; C9_LOW                        ; 0                           ; Untyped              ;
; C0_INITIAL                    ; 0                           ; Untyped              ;
; C1_INITIAL                    ; 0                           ; Untyped              ;
; C2_INITIAL                    ; 0                           ; Untyped              ;
; C3_INITIAL                    ; 0                           ; Untyped              ;
; C4_INITIAL                    ; 0                           ; Untyped              ;
; C5_INITIAL                    ; 0                           ; Untyped              ;
; C6_INITIAL                    ; 0                           ; Untyped              ;
; C7_INITIAL                    ; 0                           ; Untyped              ;
; C8_INITIAL                    ; 0                           ; Untyped              ;
; C9_INITIAL                    ; 0                           ; Untyped              ;
; C0_MODE                       ; BYPASS                      ; Untyped              ;
; C1_MODE                       ; BYPASS                      ; Untyped              ;
; C2_MODE                       ; BYPASS                      ; Untyped              ;
; C3_MODE                       ; BYPASS                      ; Untyped              ;
; C4_MODE                       ; BYPASS                      ; Untyped              ;
; C5_MODE                       ; BYPASS                      ; Untyped              ;
; C6_MODE                       ; BYPASS                      ; Untyped              ;
; C7_MODE                       ; BYPASS                      ; Untyped              ;
; C8_MODE                       ; BYPASS                      ; Untyped              ;
; C9_MODE                       ; BYPASS                      ; Untyped              ;
; C0_PH                         ; 0                           ; Untyped              ;
; C1_PH                         ; 0                           ; Untyped              ;
; C2_PH                         ; 0                           ; Untyped              ;
; C3_PH                         ; 0                           ; Untyped              ;
; C4_PH                         ; 0                           ; Untyped              ;
; C5_PH                         ; 0                           ; Untyped              ;
; C6_PH                         ; 0                           ; Untyped              ;
; C7_PH                         ; 0                           ; Untyped              ;
; C8_PH                         ; 0                           ; Untyped              ;
; C9_PH                         ; 0                           ; Untyped              ;
; L0_HIGH                       ; 1                           ; Untyped              ;
; L1_HIGH                       ; 1                           ; Untyped              ;
; G0_HIGH                       ; 1                           ; Untyped              ;
; G1_HIGH                       ; 1                           ; Untyped              ;
; G2_HIGH                       ; 1                           ; Untyped              ;
; G3_HIGH                       ; 1                           ; Untyped              ;
; E0_HIGH                       ; 1                           ; Untyped              ;
; E1_HIGH                       ; 1                           ; Untyped              ;
; E2_HIGH                       ; 1                           ; Untyped              ;
; E3_HIGH                       ; 1                           ; Untyped              ;
; L0_LOW                        ; 1                           ; Untyped              ;
; L1_LOW                        ; 1                           ; Untyped              ;
; G0_LOW                        ; 1                           ; Untyped              ;
; G1_LOW                        ; 1                           ; Untyped              ;
; G2_LOW                        ; 1                           ; Untyped              ;
; G3_LOW                        ; 1                           ; Untyped              ;
; E0_LOW                        ; 1                           ; Untyped              ;
; E1_LOW                        ; 1                           ; Untyped              ;
; E2_LOW                        ; 1                           ; Untyped              ;
; E3_LOW                        ; 1                           ; Untyped              ;
; L0_INITIAL                    ; 1                           ; Untyped              ;
; L1_INITIAL                    ; 1                           ; Untyped              ;
; G0_INITIAL                    ; 1                           ; Untyped              ;
; G1_INITIAL                    ; 1                           ; Untyped              ;
; G2_INITIAL                    ; 1                           ; Untyped              ;
; G3_INITIAL                    ; 1                           ; Untyped              ;
; E0_INITIAL                    ; 1                           ; Untyped              ;
; E1_INITIAL                    ; 1                           ; Untyped              ;
; E2_INITIAL                    ; 1                           ; Untyped              ;
; E3_INITIAL                    ; 1                           ; Untyped              ;
; L0_MODE                       ; BYPASS                      ; Untyped              ;
; L1_MODE                       ; BYPASS                      ; Untyped              ;
; G0_MODE                       ; BYPASS                      ; Untyped              ;
; G1_MODE                       ; BYPASS                      ; Untyped              ;
; G2_MODE                       ; BYPASS                      ; Untyped              ;
; G3_MODE                       ; BYPASS                      ; Untyped              ;
; E0_MODE                       ; BYPASS                      ; Untyped              ;
; E1_MODE                       ; BYPASS                      ; Untyped              ;
; E2_MODE                       ; BYPASS                      ; Untyped              ;
; E3_MODE                       ; BYPASS                      ; Untyped              ;
; L0_PH                         ; 0                           ; Untyped              ;
; L1_PH                         ; 0                           ; Untyped              ;
; G0_PH                         ; 0                           ; Untyped              ;
; G1_PH                         ; 0                           ; Untyped              ;
; G2_PH                         ; 0                           ; Untyped              ;
; G3_PH                         ; 0                           ; Untyped              ;
; E0_PH                         ; 0                           ; Untyped              ;
; E1_PH                         ; 0                           ; Untyped              ;
; E2_PH                         ; 0                           ; Untyped              ;
; E3_PH                         ; 0                           ; Untyped              ;
; M_PH                          ; 0                           ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped              ;
; CLK0_COUNTER                  ; G0                          ; Untyped              ;
; CLK1_COUNTER                  ; G0                          ; Untyped              ;
; CLK2_COUNTER                  ; G0                          ; Untyped              ;
; CLK3_COUNTER                  ; G0                          ; Untyped              ;
; CLK4_COUNTER                  ; G0                          ; Untyped              ;
; CLK5_COUNTER                  ; G0                          ; Untyped              ;
; CLK6_COUNTER                  ; E0                          ; Untyped              ;
; CLK7_COUNTER                  ; E1                          ; Untyped              ;
; CLK8_COUNTER                  ; E2                          ; Untyped              ;
; CLK9_COUNTER                  ; E3                          ; Untyped              ;
; L0_TIME_DELAY                 ; 0                           ; Untyped              ;
; L1_TIME_DELAY                 ; 0                           ; Untyped              ;
; G0_TIME_DELAY                 ; 0                           ; Untyped              ;
; G1_TIME_DELAY                 ; 0                           ; Untyped              ;
; G2_TIME_DELAY                 ; 0                           ; Untyped              ;
; G3_TIME_DELAY                 ; 0                           ; Untyped              ;
; E0_TIME_DELAY                 ; 0                           ; Untyped              ;
; E1_TIME_DELAY                 ; 0                           ; Untyped              ;
; E2_TIME_DELAY                 ; 0                           ; Untyped              ;
; E3_TIME_DELAY                 ; 0                           ; Untyped              ;
; M_TIME_DELAY                  ; 0                           ; Untyped              ;
; N_TIME_DELAY                  ; 0                           ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped              ;
; ENABLE0_COUNTER               ; L0                          ; Untyped              ;
; ENABLE1_COUNTER               ; L0                          ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped              ;
; LOOP_FILTER_C                 ; 5                           ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped              ;
; VCO_POST_SCALE                ; 0                           ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                      ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped              ;
; M_TEST_SOURCE                 ; 5                           ; Untyped              ;
; C0_TEST_SOURCE                ; 5                           ; Untyped              ;
; C1_TEST_SOURCE                ; 5                           ; Untyped              ;
; C2_TEST_SOURCE                ; 5                           ; Untyped              ;
; C3_TEST_SOURCE                ; 5                           ; Untyped              ;
; C4_TEST_SOURCE                ; 5                           ; Untyped              ;
; C5_TEST_SOURCE                ; 5                           ; Untyped              ;
; C6_TEST_SOURCE                ; 5                           ; Untyped              ;
; C7_TEST_SOURCE                ; 5                           ; Untyped              ;
; C8_TEST_SOURCE                ; 5                           ; Untyped              ;
; C9_TEST_SOURCE                ; 5                           ; Untyped              ;
; CBXI_PARAMETER                ; logic_pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped              ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                      ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: merge_data:MERGE ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conj_c_mult:MULT ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: avg_128:AVG ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 16    ; Signed Integer                  ;
; SAMPLES        ; 128   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_17:FIR ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; WIDTH          ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: split_data:SPLIT ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 130                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 130                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 415                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 130                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult16    ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16      ; Untyped             ;
; LPM_WIDTHB                                     ; 9       ; Untyped             ;
; LPM_WIDTHP                                     ; 25      ; Untyped             ;
; LPM_WIDTHR                                     ; 25      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conj_c_mult:MULT|lpm_mult:Mult1 ;
+------------------------------------------------+----------+----------------------+
; Parameter Name                                 ; Value    ; Type                 ;
+------------------------------------------------+----------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 16       ; Untyped              ;
; LPM_WIDTHB                                     ; 16       ; Untyped              ;
; LPM_WIDTHP                                     ; 32       ; Untyped              ;
; LPM_WIDTHR                                     ; 32       ; Untyped              ;
; LPM_WIDTHS                                     ; 1        ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped              ;
; LPM_PIPELINE                                   ; 0        ; Untyped              ;
; LATENCY                                        ; 0        ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped              ;
; USE_EAB                                        ; OFF      ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_pgs ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped              ;
+------------------------------------------------+----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conj_c_mult:MULT|lpm_mult:Mult0 ;
+------------------------------------------------+----------+----------------------+
; Parameter Name                                 ; Value    ; Type                 ;
+------------------------------------------------+----------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 16       ; Untyped              ;
; LPM_WIDTHB                                     ; 16       ; Untyped              ;
; LPM_WIDTHP                                     ; 32       ; Untyped              ;
; LPM_WIDTHR                                     ; 32       ; Untyped              ;
; LPM_WIDTHS                                     ; 1        ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped              ;
; LPM_PIPELINE                                   ; 0        ; Untyped              ;
; LATENCY                                        ; 0        ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped              ;
; USE_EAB                                        ; OFF      ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_pgs ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped              ;
+------------------------------------------------+----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult13    ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16      ; Untyped             ;
; LPM_WIDTHB                                     ; 13      ; Untyped             ;
; LPM_WIDTHP                                     ; 29      ; Untyped             ;
; LPM_WIDTHR                                     ; 29      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult12    ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 13      ; Untyped             ;
; LPM_WIDTHB                                     ; 16      ; Untyped             ;
; LPM_WIDTHP                                     ; 29      ; Untyped             ;
; LPM_WIDTHR                                     ; 29      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES     ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO      ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult15    ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16      ; Untyped             ;
; LPM_WIDTHB                                     ; 10      ; Untyped             ;
; LPM_WIDTHP                                     ; 26      ; Untyped             ;
; LPM_WIDTHR                                     ; 26      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult14    ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16      ; Untyped             ;
; LPM_WIDTHB                                     ; 11      ; Untyped             ;
; LPM_WIDTHP                                     ; 27      ; Untyped             ;
; LPM_WIDTHR                                     ; 27      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult3     ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 13      ; Untyped             ;
; LPM_WIDTHB                                     ; 16      ; Untyped             ;
; LPM_WIDTHP                                     ; 29      ; Untyped             ;
; LPM_WIDTHR                                     ; 29      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES     ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO      ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult9     ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16      ; Untyped             ;
; LPM_WIDTHB                                     ; 15      ; Untyped             ;
; LPM_WIDTHP                                     ; 31      ; Untyped             ;
; LPM_WIDTHR                                     ; 31      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult8     ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16      ; Untyped             ;
; LPM_WIDTHB                                     ; 15      ; Untyped             ;
; LPM_WIDTHP                                     ; 31      ; Untyped             ;
; LPM_WIDTHR                                     ; 31      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult11    ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16      ; Untyped             ;
; LPM_WIDTHB                                     ; 14      ; Untyped             ;
; LPM_WIDTHP                                     ; 30      ; Untyped             ;
; LPM_WIDTHR                                     ; 30      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult10    ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16      ; Untyped             ;
; LPM_WIDTHB                                     ; 14      ; Untyped             ;
; LPM_WIDTHP                                     ; 30      ; Untyped             ;
; LPM_WIDTHR                                     ; 30      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult7     ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16      ; Untyped             ;
; LPM_WIDTHB                                     ; 15      ; Untyped             ;
; LPM_WIDTHP                                     ; 31      ; Untyped             ;
; LPM_WIDTHR                                     ; 31      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult6     ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16      ; Untyped             ;
; LPM_WIDTHB                                     ; 14      ; Untyped             ;
; LPM_WIDTHP                                     ; 30      ; Untyped             ;
; LPM_WIDTHR                                     ; 30      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult5     ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16      ; Untyped             ;
; LPM_WIDTHB                                     ; 14      ; Untyped             ;
; LPM_WIDTHP                                     ; 30      ; Untyped             ;
; LPM_WIDTHR                                     ; 30      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult4     ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 13      ; Untyped             ;
; LPM_WIDTHB                                     ; 16      ; Untyped             ;
; LPM_WIDTHP                                     ; 29      ; Untyped             ;
; LPM_WIDTHR                                     ; 29      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES     ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO      ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult2     ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11      ; Untyped             ;
; LPM_WIDTHB                                     ; 16      ; Untyped             ;
; LPM_WIDTHP                                     ; 27      ; Untyped             ;
; LPM_WIDTHR                                     ; 27      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES     ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO      ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult1     ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10      ; Untyped             ;
; LPM_WIDTHB                                     ; 16      ; Untyped             ;
; LPM_WIDTHP                                     ; 26      ; Untyped             ;
; LPM_WIDTHR                                     ; 26      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES     ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO      ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_17:FIR|lpm_mult:Mult0     ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9       ; Untyped             ;
; LPM_WIDTHB                                     ; 16      ; Untyped             ;
; LPM_WIDTHP                                     ; 25      ; Untyped             ;
; LPM_WIDTHR                                     ; 25      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES     ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO      ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; logic_pll:PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+-------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                          ;
+---------------------------------------+---------------------------------+
; Name                                  ; Value                           ;
+---------------------------------------+---------------------------------+
; Number of entity instances            ; 19                              ;
; Entity Instance                       ; fir_17:FIR|lpm_mult:Mult16      ;
;     -- LPM_WIDTHA                     ; 16                              ;
;     -- LPM_WIDTHB                     ; 9                               ;
;     -- LPM_WIDTHP                     ; 25                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                             ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; conj_c_mult:MULT|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                              ;
;     -- LPM_WIDTHB                     ; 16                              ;
;     -- LPM_WIDTHP                     ; 32                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; conj_c_mult:MULT|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                              ;
;     -- LPM_WIDTHB                     ; 16                              ;
;     -- LPM_WIDTHP                     ; 32                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; fir_17:FIR|lpm_mult:Mult13      ;
;     -- LPM_WIDTHA                     ; 16                              ;
;     -- LPM_WIDTHB                     ; 13                              ;
;     -- LPM_WIDTHP                     ; 29                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                             ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; fir_17:FIR|lpm_mult:Mult12      ;
;     -- LPM_WIDTHA                     ; 13                              ;
;     -- LPM_WIDTHB                     ; 16                              ;
;     -- LPM_WIDTHP                     ; 29                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; fir_17:FIR|lpm_mult:Mult15      ;
;     -- LPM_WIDTHA                     ; 16                              ;
;     -- LPM_WIDTHB                     ; 10                              ;
;     -- LPM_WIDTHP                     ; 26                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                             ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; fir_17:FIR|lpm_mult:Mult14      ;
;     -- LPM_WIDTHA                     ; 16                              ;
;     -- LPM_WIDTHB                     ; 11                              ;
;     -- LPM_WIDTHP                     ; 27                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                             ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; fir_17:FIR|lpm_mult:Mult3       ;
;     -- LPM_WIDTHA                     ; 13                              ;
;     -- LPM_WIDTHB                     ; 16                              ;
;     -- LPM_WIDTHP                     ; 29                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; fir_17:FIR|lpm_mult:Mult9       ;
;     -- LPM_WIDTHA                     ; 16                              ;
;     -- LPM_WIDTHB                     ; 15                              ;
;     -- LPM_WIDTHP                     ; 31                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                             ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; fir_17:FIR|lpm_mult:Mult8       ;
;     -- LPM_WIDTHA                     ; 16                              ;
;     -- LPM_WIDTHB                     ; 15                              ;
;     -- LPM_WIDTHP                     ; 31                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                             ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; fir_17:FIR|lpm_mult:Mult11      ;
;     -- LPM_WIDTHA                     ; 16                              ;
;     -- LPM_WIDTHB                     ; 14                              ;
;     -- LPM_WIDTHP                     ; 30                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                             ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; fir_17:FIR|lpm_mult:Mult10      ;
;     -- LPM_WIDTHA                     ; 16                              ;
;     -- LPM_WIDTHB                     ; 14                              ;
;     -- LPM_WIDTHP                     ; 30                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                             ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; fir_17:FIR|lpm_mult:Mult7       ;
;     -- LPM_WIDTHA                     ; 16                              ;
;     -- LPM_WIDTHB                     ; 15                              ;
;     -- LPM_WIDTHP                     ; 31                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                             ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; fir_17:FIR|lpm_mult:Mult6       ;
;     -- LPM_WIDTHA                     ; 16                              ;
;     -- LPM_WIDTHB                     ; 14                              ;
;     -- LPM_WIDTHP                     ; 30                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                             ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; fir_17:FIR|lpm_mult:Mult5       ;
;     -- LPM_WIDTHA                     ; 16                              ;
;     -- LPM_WIDTHB                     ; 14                              ;
;     -- LPM_WIDTHP                     ; 30                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                             ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; fir_17:FIR|lpm_mult:Mult4       ;
;     -- LPM_WIDTHA                     ; 13                              ;
;     -- LPM_WIDTHB                     ; 16                              ;
;     -- LPM_WIDTHP                     ; 29                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; fir_17:FIR|lpm_mult:Mult2       ;
;     -- LPM_WIDTHA                     ; 11                              ;
;     -- LPM_WIDTHB                     ; 16                              ;
;     -- LPM_WIDTHP                     ; 27                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; fir_17:FIR|lpm_mult:Mult1       ;
;     -- LPM_WIDTHA                     ; 10                              ;
;     -- LPM_WIDTHB                     ; 16                              ;
;     -- LPM_WIDTHP                     ; 26                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; fir_17:FIR|lpm_mult:Mult0       ;
;     -- LPM_WIDTHA                     ; 9                               ;
;     -- LPM_WIDTHB                     ; 16                              ;
;     -- LPM_WIDTHP                     ; 25                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
+---------------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_tx:TX"                                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ready_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 130                 ; 130              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 103                         ;
; cycloneiii_ff         ; 3016                        ;
;     ENA               ; 2427                        ;
;     ENA SCLR          ; 496                         ;
;     SCLR              ; 8                           ;
;     plain             ; 85                          ;
; cycloneiii_lcell_comb ; 4114                        ;
;     arith             ; 1398                        ;
;         2 data inputs ; 239                         ;
;         3 data inputs ; 1159                        ;
;     normal            ; 2716                        ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 528                         ;
;         3 data inputs ; 278                         ;
;         4 data inputs ; 1868                        ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 14.40                       ;
; Average LUT depth     ; 8.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                      ; Details                                                                                                                                                        ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avg_128:AVG|data_o[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~0                                                                     ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~0                                                                     ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~20                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~20                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~22                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~22                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~24                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~24                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~26                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~26                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~28                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~28                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~30                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~30                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~2                                                                     ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~2                                                                     ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~4                                                                     ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~4                                                                     ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~6                                                                     ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~6                                                                     ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~8                                                                     ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~8                                                                     ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~10                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~10                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~12                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~12                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~14                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~14                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~16                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~16                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~18                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|data_o[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~18                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~53                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~53                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~49                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~49                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~48                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~48                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~47                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~47                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~46                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~46                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~45                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~45                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~44                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~44                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~54                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~54                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~55                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~55                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~56                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~56                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~57                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~57                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~58                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~58                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~59                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~59                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~16                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~16                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~51                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~51                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~50                                                                    ; N/A                                                                                                                                                            ;
; avg_128:AVG|sum[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add2~50                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~0                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~0                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~20                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~20                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~22                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~22                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~24                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~24                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~26                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~26                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~28                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~28                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~30                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~30                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~2                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~2                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~4                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~4                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~6                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~6                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~8                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~8                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~10                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~10                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~12                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~12                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~14                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~14                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~16                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~16                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~18                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_i[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_128:AVG|Add3~18                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~0                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~0                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~20                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~20                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~22                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~22                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~24                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~24                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~26                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~26                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~28                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~28                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~30                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~30                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~2                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~2                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~4                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~4                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~6                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~6                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~8                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~8                                                                     ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~10                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~10                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~12                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~12                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~14                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~14                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~16                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~16                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~18                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|data_o[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|Add16~18                                                                    ; N/A                                                                                                                                                            ;
; fir_17:FIR|merge_finished_i ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; merge_data:MERGE|merge_finished_r                                                      ; N/A                                                                                                                                                            ;
; fir_17:FIR|merge_finished_i ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; merge_data:MERGE|merge_finished_r                                                      ; N/A                                                                                                                                                            ;
; fir_17:FIR|start_i          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:RX|valid_o~0_wirecell                                                          ; N/A                                                                                                                                                            ;
; fir_17:FIR|start_i          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:RX|valid_o~0_wirecell                                                          ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[0]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[0]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[10]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[10]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[11]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[11]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[12]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[12]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[13]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[13]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[14]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[14]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[15]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[15]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[16]~0                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[16]~0                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[17]~1                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[17]~1                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[18]~2                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[18]~2                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[19]~3                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[19]~3                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[1]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[1]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[20]~4                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[20]~4                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[21]~5                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[21]~5                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[22]~6                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[22]~6                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[23]~7                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[23]~7                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[24]~8                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[24]~8                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[25]~9                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[25]~9                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[26]~10                                                                  ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[26]~10                                                                  ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[27]~11                                                                  ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[27]~11                                                                  ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[28]~12                                                                  ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[28]~12                                                                  ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[29]~13                                                                  ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[29]~13                                                                  ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[2]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[2]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[30]~14                                                                  ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[30]~14                                                                  ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[31]~15                                                                  ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum[31]~15                                                                  ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum[3]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[3]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[4]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[4]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[5]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[5]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[6]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[6]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[7]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[7]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[8]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[8]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[9]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum[9]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[0]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[0]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[10]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[10]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[11]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[11]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[12]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[12]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[13]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[13]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[14]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[14]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[15]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[15]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[16]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[16]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[17]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[17]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[18]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[18]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[19]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[19]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[1]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[1]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[20]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[20]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[21]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[21]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[22]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[22]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[23]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[23]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[24]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[24]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[25]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[25]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[26]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[26]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[27]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[27]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[28]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[28]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[29]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[29]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[2]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[2]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[30]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[30]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[31]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fir_17:FIR|sum_r[31]                                                                   ; N/A                                                                                                                                                            ;
; fir_17:FIR|sum_r[3]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[3]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[4]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[4]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[5]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[5]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[6]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[6]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[7]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[7]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[8]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[8]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[9]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_17:FIR|sum_r[9]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; logic_pll:PLL|c0            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; logic_pll:PLL|altpll:altpll_component|logic_pll_altpll:auto_generated|wire_pll1_clk[0] ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Thu Mar 16 18:02:17 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fm_demodulator -c fm_demodulator
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file logic_pll.v
    Info (12023): Found entity 1: logic_pll File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/logic_pll.v Line: 40
Warning (10238): Verilog Module Declaration warning at uart_loopback.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "uart_loopback" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file uart_loopback.v
    Info (12023): Found entity 1: uart_loopback File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_rx.v Line: 1
Warning (10238): Verilog Module Declaration warning at uart_tx.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "uart_tx" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_tx.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file merge_data.v
    Info (12023): Found entity 1: merge_data File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/merge_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file split_data.v
    Info (12023): Found entity 1: split_data File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/split_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conj_c_mult.v
    Info (12023): Found entity 1: conj_c_mult File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/avg_128.v
    Info (12023): Found entity 1: avg_128 File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/output_files/avg_128.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fir_17.v
    Info (12023): Found entity 1: fir_17 File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 1
Info (12127): Elaborating entity "uart_loopback" for the top level hierarchy
Info (12128): Elaborating entity "logic_pll" for hierarchy "logic_pll:PLL" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v Line: 32
Info (12128): Elaborating entity "altpll" for hierarchy "logic_pll:PLL|altpll:altpll_component" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/logic_pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "logic_pll:PLL|altpll:altpll_component" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/logic_pll.v Line: 91
Info (12133): Instantiated megafunction "logic_pll:PLL|altpll:altpll_component" with the following parameter: File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/logic_pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "625"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=logic_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/logic_pll_altpll.v
    Info (12023): Found entity 1: logic_pll_altpll File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/logic_pll_altpll.v Line: 30
Info (12128): Elaborating entity "logic_pll_altpll" for hierarchy "logic_pll:PLL|altpll:altpll_component|logic_pll_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:RX" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v Line: 42
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:TX" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v Line: 51
Info (12128): Elaborating entity "merge_data" for hierarchy "merge_data:MERGE" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v Line: 60
Warning (10230): Verilog HDL assignment warning at merge_data.v(55): truncated value with size 32 to match size of target (2) File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/merge_data.v Line: 55
Info (12128): Elaborating entity "conj_c_mult" for hierarchy "conj_c_mult:MULT" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v Line: 70
Warning (10230): Verilog HDL assignment warning at conj_c_mult.v(70): truncated value with size 32 to match size of target (16) File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v Line: 70
Info (12128): Elaborating entity "avg_128" for hierarchy "avg_128:AVG" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v Line: 79
Warning (10230): Verilog HDL assignment warning at avg_128.v(56): truncated value with size 32 to match size of target (7) File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/output_files/avg_128.v Line: 56
Warning (10230): Verilog HDL assignment warning at avg_128.v(61): truncated value with size 32 to match size of target (16) File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/output_files/avg_128.v Line: 61
Info (12128): Elaborating entity "fir_17" for hierarchy "fir_17:FIR" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v Line: 88
Warning (10230): Verilog HDL assignment warning at fir_17.v(212): truncated value with size 36 to match size of target (16) File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 212
Info (12128): Elaborating entity "split_data" for hierarchy "split_data:SPLIT" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v Line: 97
Warning (10230): Verilog HDL assignment warning at split_data.v(51): truncated value with size 32 to match size of target (2) File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/split_data.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_go14.tdf
    Info (12023): Found entity 1: altsyncram_go14 File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/altsyncram_go14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_h7c.tdf
    Info (12023): Found entity 1: mux_h7c File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/mux_h7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_msh.tdf
    Info (12023): Found entity 1: cntr_msh File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cntr_msh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf
    Info (12023): Found entity 1: cmpr_krb File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cmpr_krb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6ki.tdf
    Info (12023): Found entity 1: cntr_6ki File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cntr_6ki.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf
    Info (12023): Found entity 1: cntr_4rh File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cntr_4rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.03.16.18:02:31 Progress: Loading sld502272da/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld502272da/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 19 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_17:FIR|Mult16" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 202
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conj_c_mult:MULT|Mult1" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v Line: 65
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conj_c_mult:MULT|Mult0" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v Line: 64
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_17:FIR|Mult13" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 199
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_17:FIR|Mult12" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 198
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_17:FIR|Mult15" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 201
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_17:FIR|Mult14" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 200
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_17:FIR|Mult3" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 189
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_17:FIR|Mult9" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 195
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_17:FIR|Mult8" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 194
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_17:FIR|Mult11" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 197
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_17:FIR|Mult10" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 196
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_17:FIR|Mult7" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 193
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_17:FIR|Mult6" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 192
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_17:FIR|Mult5" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 191
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_17:FIR|Mult4" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 190
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_17:FIR|Mult2" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 188
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_17:FIR|Mult1" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 187
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_17:FIR|Mult0" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 186
Info (12130): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult16" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 202
Info (12133): Instantiated megafunction "fir_17:FIR|lpm_mult:Mult16" with the following parameter: File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 202
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult16|multcore:mult_core", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult16" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult16" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult16" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3vg.tdf
    Info (12023): Found entity 1: add_sub_3vg File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_3vg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult16" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9kg.tdf
    Info (12023): Found entity 1: add_sub_9kg File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_9kg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult16" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult16" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7vg.tdf
    Info (12023): Found entity 1: add_sub_7vg File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_7vg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult16|altshift:external_latency_ffs", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult16" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "conj_c_mult:MULT|lpm_mult:Mult1" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v Line: 65
Info (12133): Instantiated megafunction "conj_c_mult:MULT|lpm_mult:Mult1" with the following parameter: File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v Line: 65
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_pgs.tdf
    Info (12023): Found entity 1: mult_pgs File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/mult_pgs.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult13" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 199
Info (12133): Instantiated megafunction "fir_17:FIR|lpm_mult:Mult13" with the following parameter: File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 199
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult13|multcore:mult_core", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult13" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult13" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult13" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dkg.tdf
    Info (12023): Found entity 1: add_sub_dkg File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_dkg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult13" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult13" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2vg.tdf
    Info (12023): Found entity 1: add_sub_2vg File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_2vg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult13|altshift:external_latency_ffs", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult13" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult12" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 198
Info (12133): Instantiated megafunction "fir_17:FIR|lpm_mult:Mult12" with the following parameter: File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 198
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult15" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 201
Info (12133): Instantiated megafunction "fir_17:FIR|lpm_mult:Mult15" with the following parameter: File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 201
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult15|multcore:mult_core", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult15" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult15" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult15" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4vg.tdf
    Info (12023): Found entity 1: add_sub_4vg File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_4vg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult15" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_akg.tdf
    Info (12023): Found entity 1: add_sub_akg File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_akg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult15" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult15" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8vg.tdf
    Info (12023): Found entity 1: add_sub_8vg File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_8vg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult15|altshift:external_latency_ffs", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult15" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult14" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 200
Info (12133): Instantiated megafunction "fir_17:FIR|lpm_mult:Mult14" with the following parameter: File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 200
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult14|multcore:mult_core", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult14" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult14" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult14" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5vg.tdf
    Info (12023): Found entity 1: add_sub_5vg File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_5vg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult14" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bkg.tdf
    Info (12023): Found entity 1: add_sub_bkg File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_bkg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult14" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult14" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9vg.tdf
    Info (12023): Found entity 1: add_sub_9vg File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_9vg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult14|altshift:external_latency_ffs", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult14" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult3" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 189
Info (12133): Instantiated megafunction "fir_17:FIR|lpm_mult:Mult3" with the following parameter: File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 189
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult9" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 195
Info (12133): Instantiated megafunction "fir_17:FIR|lpm_mult:Mult9" with the following parameter: File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 195
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult9|multcore:mult_core", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult9" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult9" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult9" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fkg.tdf
    Info (12023): Found entity 1: add_sub_fkg File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_fkg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult9" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult9" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_avg.tdf
    Info (12023): Found entity 1: add_sub_avg File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_avg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult9|altshift:external_latency_ffs", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult9" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult8" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 194
Info (12133): Instantiated megafunction "fir_17:FIR|lpm_mult:Mult8" with the following parameter: File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 194
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult11" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 197
Info (12133): Instantiated megafunction "fir_17:FIR|lpm_mult:Mult11" with the following parameter: File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 197
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult11|multcore:mult_core", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult11" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult11" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult11" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ekg.tdf
    Info (12023): Found entity 1: add_sub_ekg File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_ekg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult11" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult11" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6vg.tdf
    Info (12023): Found entity 1: add_sub_6vg File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_6vg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult11|altshift:external_latency_ffs", which is child of megafunction instantiation "fir_17:FIR|lpm_mult:Mult11" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult10" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 196
Info (12133): Instantiated megafunction "fir_17:FIR|lpm_mult:Mult10" with the following parameter: File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 196
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult2" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 188
Info (12133): Instantiated megafunction "fir_17:FIR|lpm_mult:Mult2" with the following parameter: File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 188
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult1" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 187
Info (12133): Instantiated megafunction "fir_17:FIR|lpm_mult:Mult1" with the following parameter: File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 187
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "fir_17:FIR|lpm_mult:Mult0" File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 186
Info (12133): Instantiated megafunction "fir_17:FIR|lpm_mult:Mult0" with the following parameter: File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 186
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 45 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/output_files/fm_demodulator.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 229 of its 293 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 64 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8766 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 8622 logic cells
    Info (21064): Implemented 130 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4915 megabytes
    Info: Processing ended: Thu Mar 16 18:02:48 2023
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/output_files/fm_demodulator.map.smsg.


