
Cell tt_um_greycode_top (0) disconnected node: clk
Cell tt_um_greycode_top (0) disconnected node: ena
Cell tt_um_greycode_top (0) disconnected node: rst_n
Cell tt_um_greycode_top (0) disconnected node: ui_in[0]
Cell tt_um_greycode_top (0) disconnected node: ui_in[1]
Cell tt_um_greycode_top (0) disconnected node: ui_in[2]
Cell tt_um_greycode_top (0) disconnected node: ui_in[3]
Cell tt_um_greycode_top (0) disconnected node: ui_in[4]
Cell tt_um_greycode_top (0) disconnected node: ui_in[5]
Cell tt_um_greycode_top (0) disconnected node: ui_in[6]
Cell tt_um_greycode_top (0) disconnected node: ui_in[7]
Cell tt_um_greycode_top (0) disconnected node: uio_in[0]
Cell tt_um_greycode_top (0) disconnected node: uio_in[1]
Cell tt_um_greycode_top (0) disconnected node: uio_in[2]
Cell tt_um_greycode_top (0) disconnected node: uio_in[3]
Cell tt_um_greycode_top (0) disconnected node: uio_in[4]
Cell tt_um_greycode_top (0) disconnected node: uio_in[5]
Cell tt_um_greycode_top (0) disconnected node: uio_in[6]
Cell tt_um_greycode_top (0) disconnected node: uio_in[7]
Cell tt_um_greycode_top (0) disconnected node: uio_oe[0]
Cell tt_um_greycode_top (0) disconnected node: uio_oe[1]
Cell tt_um_greycode_top (0) disconnected node: uio_oe[2]
Cell tt_um_greycode_top (0) disconnected node: uio_oe[3]
Cell tt_um_greycode_top (0) disconnected node: uio_oe[4]
Cell tt_um_greycode_top (0) disconnected node: uio_oe[5]
Cell tt_um_greycode_top (0) disconnected node: uio_oe[6]
Cell tt_um_greycode_top (0) disconnected node: uio_oe[7]
Cell tt_um_greycode_top (0) disconnected node: uio_out[0]
Cell tt_um_greycode_top (0) disconnected node: uio_out[1]
Cell tt_um_greycode_top (0) disconnected node: uio_out[2]
Cell tt_um_greycode_top (0) disconnected node: uio_out[3]
Cell tt_um_greycode_top (0) disconnected node: uio_out[4]
Cell tt_um_greycode_top (0) disconnected node: uio_out[5]
Cell tt_um_greycode_top (0) disconnected node: uio_out[6]
Cell tt_um_greycode_top (0) disconnected node: uio_out[7]
Cell tt_um_greycode_top (0) disconnected node: uo_out[0]
Cell tt_um_greycode_top (0) disconnected node: uo_out[1]
Cell tt_um_greycode_top (0) disconnected node: uo_out[2]
Cell tt_um_greycode_top (0) disconnected node: uo_out[3]
Cell tt_um_greycode_top (0) disconnected node: uo_out[4]
Cell tt_um_greycode_top (0) disconnected node: uo_out[5]
Cell tt_um_greycode_top (0) disconnected node: uo_out[6]
Cell tt_um_greycode_top (0) disconnected node: uo_out[7]
Cell tt_um_greycode_top (0) disconnected node: vccd1
Cell tt_um_greycode_top (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_greycode_top is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_greycode_top              |Circuit 2: tt_um_greycode_top              
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_greycode_top and tt_um_greycode_top are equivalent.

Cell tt_um_as1802 (0) disconnected node: clk
Cell tt_um_as1802 (0) disconnected node: ena
Cell tt_um_as1802 (0) disconnected node: rst_n
Cell tt_um_as1802 (0) disconnected node: ui_in[0]
Cell tt_um_as1802 (0) disconnected node: ui_in[1]
Cell tt_um_as1802 (0) disconnected node: ui_in[2]
Cell tt_um_as1802 (0) disconnected node: ui_in[3]
Cell tt_um_as1802 (0) disconnected node: ui_in[4]
Cell tt_um_as1802 (0) disconnected node: ui_in[5]
Cell tt_um_as1802 (0) disconnected node: ui_in[6]
Cell tt_um_as1802 (0) disconnected node: ui_in[7]
Cell tt_um_as1802 (0) disconnected node: uio_in[0]
Cell tt_um_as1802 (0) disconnected node: uio_in[1]
Cell tt_um_as1802 (0) disconnected node: uio_in[2]
Cell tt_um_as1802 (0) disconnected node: uio_in[3]
Cell tt_um_as1802 (0) disconnected node: uio_in[4]
Cell tt_um_as1802 (0) disconnected node: uio_in[5]
Cell tt_um_as1802 (0) disconnected node: uio_in[6]
Cell tt_um_as1802 (0) disconnected node: uio_in[7]
Cell tt_um_as1802 (0) disconnected node: uio_oe[0]
Cell tt_um_as1802 (0) disconnected node: uio_oe[1]
Cell tt_um_as1802 (0) disconnected node: uio_oe[2]
Cell tt_um_as1802 (0) disconnected node: uio_oe[3]
Cell tt_um_as1802 (0) disconnected node: uio_oe[4]
Cell tt_um_as1802 (0) disconnected node: uio_oe[5]
Cell tt_um_as1802 (0) disconnected node: uio_oe[6]
Cell tt_um_as1802 (0) disconnected node: uio_oe[7]
Cell tt_um_as1802 (0) disconnected node: uio_out[0]
Cell tt_um_as1802 (0) disconnected node: uio_out[1]
Cell tt_um_as1802 (0) disconnected node: uio_out[2]
Cell tt_um_as1802 (0) disconnected node: uio_out[3]
Cell tt_um_as1802 (0) disconnected node: uio_out[4]
Cell tt_um_as1802 (0) disconnected node: uio_out[5]
Cell tt_um_as1802 (0) disconnected node: uio_out[6]
Cell tt_um_as1802 (0) disconnected node: uio_out[7]
Cell tt_um_as1802 (0) disconnected node: uo_out[0]
Cell tt_um_as1802 (0) disconnected node: uo_out[1]
Cell tt_um_as1802 (0) disconnected node: uo_out[2]
Cell tt_um_as1802 (0) disconnected node: uo_out[3]
Cell tt_um_as1802 (0) disconnected node: uo_out[4]
Cell tt_um_as1802 (0) disconnected node: uo_out[5]
Cell tt_um_as1802 (0) disconnected node: uo_out[6]
Cell tt_um_as1802 (0) disconnected node: uo_out[7]
Cell tt_um_as1802 (0) disconnected node: vccd1
Cell tt_um_as1802 (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_as1802 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_as1802                    |Circuit 2: tt_um_as1802                    
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_as1802 and tt_um_as1802 are equivalent.

Cell tt_um_urish_sram_poc (0) disconnected node: clk
Cell tt_um_urish_sram_poc (0) disconnected node: ena
Cell tt_um_urish_sram_poc (0) disconnected node: ram_addr0[0]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_addr0[1]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_addr0[2]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_addr0[3]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_addr0[4]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_addr0[5]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_addr0[6]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_addr0[7]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_addr0[8]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_clk0
Cell tt_um_urish_sram_poc (0) disconnected node: ram_csb0
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[0]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[10]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[11]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[12]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[13]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[14]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[15]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[16]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[17]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[18]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[19]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[1]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[20]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[21]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[22]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[23]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[24]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[25]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[26]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[27]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[28]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[29]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[2]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[30]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[31]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[3]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[4]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[5]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[6]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[7]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[8]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_din0[9]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[0]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[10]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[11]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[12]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[13]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[14]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[15]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[16]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[17]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[18]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[19]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[1]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[20]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[21]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[22]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[23]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[24]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[25]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[26]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[27]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[28]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[29]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[2]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[30]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[31]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[3]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[4]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[5]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[6]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[7]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[8]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_dout0[9]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_web0
Cell tt_um_urish_sram_poc (0) disconnected node: ram_wmask0[0]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_wmask0[1]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_wmask0[2]
Cell tt_um_urish_sram_poc (0) disconnected node: ram_wmask0[3]
Cell tt_um_urish_sram_poc (0) disconnected node: rst_n
Cell tt_um_urish_sram_poc (0) disconnected node: ui_in[0]
Cell tt_um_urish_sram_poc (0) disconnected node: ui_in[1]
Cell tt_um_urish_sram_poc (0) disconnected node: ui_in[2]
Cell tt_um_urish_sram_poc (0) disconnected node: ui_in[3]
Cell tt_um_urish_sram_poc (0) disconnected node: ui_in[4]
Cell tt_um_urish_sram_poc (0) disconnected node: ui_in[5]
Cell tt_um_urish_sram_poc (0) disconnected node: ui_in[6]
Cell tt_um_urish_sram_poc (0) disconnected node: ui_in[7]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_in[0]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_in[1]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_in[2]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_in[3]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_in[4]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_in[5]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_in[6]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_in[7]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_oe[0]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_oe[1]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_oe[2]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_oe[3]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_oe[4]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_oe[5]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_oe[6]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_oe[7]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_out[0]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_out[1]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_out[2]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_out[3]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_out[4]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_out[5]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_out[6]
Cell tt_um_urish_sram_poc (0) disconnected node: uio_out[7]
Cell tt_um_urish_sram_poc (0) disconnected node: uo_out[0]
Cell tt_um_urish_sram_poc (0) disconnected node: uo_out[1]
Cell tt_um_urish_sram_poc (0) disconnected node: uo_out[2]
Cell tt_um_urish_sram_poc (0) disconnected node: uo_out[3]
Cell tt_um_urish_sram_poc (0) disconnected node: uo_out[4]
Cell tt_um_urish_sram_poc (0) disconnected node: uo_out[5]
Cell tt_um_urish_sram_poc (0) disconnected node: uo_out[6]
Cell tt_um_urish_sram_poc (0) disconnected node: uo_out[7]
Cell tt_um_urish_sram_poc (0) disconnected node: vccd1
Cell tt_um_urish_sram_poc (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_urish_sram_poc is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_urish_sram_poc            |Circuit 2: tt_um_urish_sram_poc            
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
ram_addr0[0]                               |ram_addr0[0]                               
ram_addr0[1]                               |ram_addr0[1]                               
ram_addr0[2]                               |ram_addr0[2]                               
ram_addr0[3]                               |ram_addr0[3]                               
ram_addr0[4]                               |ram_addr0[4]                               
ram_addr0[5]                               |ram_addr0[5]                               
ram_addr0[6]                               |ram_addr0[6]                               
ram_addr0[7]                               |ram_addr0[7]                               
ram_addr0[8]                               |ram_addr0[8]                               
ram_clk0                                   |ram_clk0                                   
ram_csb0                                   |ram_csb0                                   
ram_din0[0]                                |ram_din0[0]                                
ram_din0[10]                               |ram_din0[10]                               
ram_din0[11]                               |ram_din0[11]                               
ram_din0[12]                               |ram_din0[12]                               
ram_din0[13]                               |ram_din0[13]                               
ram_din0[14]                               |ram_din0[14]                               
ram_din0[15]                               |ram_din0[15]                               
ram_din0[16]                               |ram_din0[16]                               
ram_din0[17]                               |ram_din0[17]                               
ram_din0[18]                               |ram_din0[18]                               
ram_din0[19]                               |ram_din0[19]                               
ram_din0[1]                                |ram_din0[1]                                
ram_din0[20]                               |ram_din0[20]                               
ram_din0[21]                               |ram_din0[21]                               
ram_din0[22]                               |ram_din0[22]                               
ram_din0[23]                               |ram_din0[23]                               
ram_din0[24]                               |ram_din0[24]                               
ram_din0[25]                               |ram_din0[25]                               
ram_din0[26]                               |ram_din0[26]                               
ram_din0[27]                               |ram_din0[27]                               
ram_din0[28]                               |ram_din0[28]                               
ram_din0[29]                               |ram_din0[29]                               
ram_din0[2]                                |ram_din0[2]                                
ram_din0[30]                               |ram_din0[30]                               
ram_din0[31]                               |ram_din0[31]                               
ram_din0[3]                                |ram_din0[3]                                
ram_din0[4]                                |ram_din0[4]                                
ram_din0[5]                                |ram_din0[5]                                
ram_din0[6]                                |ram_din0[6]                                
ram_din0[7]                                |ram_din0[7]                                
ram_din0[8]                                |ram_din0[8]                                
ram_din0[9]                                |ram_din0[9]                                
ram_dout0[0]                               |ram_dout0[0]                               
ram_dout0[10]                              |ram_dout0[10]                              
ram_dout0[11]                              |ram_dout0[11]                              
ram_dout0[12]                              |ram_dout0[12]                              
ram_dout0[13]                              |ram_dout0[13]                              
ram_dout0[14]                              |ram_dout0[14]                              
ram_dout0[15]                              |ram_dout0[15]                              
ram_dout0[16]                              |ram_dout0[16]                              
ram_dout0[17]                              |ram_dout0[17]                              
ram_dout0[18]                              |ram_dout0[18]                              
ram_dout0[19]                              |ram_dout0[19]                              
ram_dout0[1]                               |ram_dout0[1]                               
ram_dout0[20]                              |ram_dout0[20]                              
ram_dout0[21]                              |ram_dout0[21]                              
ram_dout0[22]                              |ram_dout0[22]                              
ram_dout0[23]                              |ram_dout0[23]                              
ram_dout0[24]                              |ram_dout0[24]                              
ram_dout0[25]                              |ram_dout0[25]                              
ram_dout0[26]                              |ram_dout0[26]                              
ram_dout0[27]                              |ram_dout0[27]                              
ram_dout0[28]                              |ram_dout0[28]                              
ram_dout0[29]                              |ram_dout0[29]                              
ram_dout0[2]                               |ram_dout0[2]                               
ram_dout0[30]                              |ram_dout0[30]                              
ram_dout0[31]                              |ram_dout0[31]                              
ram_dout0[3]                               |ram_dout0[3]                               
ram_dout0[4]                               |ram_dout0[4]                               
ram_dout0[5]                               |ram_dout0[5]                               
ram_dout0[6]                               |ram_dout0[6]                               
ram_dout0[7]                               |ram_dout0[7]                               
ram_dout0[8]                               |ram_dout0[8]                               
ram_dout0[9]                               |ram_dout0[9]                               
ram_web0                                   |ram_web0                                   
ram_wmask0[0]                              |ram_wmask0[0]                              
ram_wmask0[1]                              |ram_wmask0[1]                              
ram_wmask0[2]                              |ram_wmask0[2]                              
ram_wmask0[3]                              |ram_wmask0[3]                              
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_urish_sram_poc and tt_um_urish_sram_poc are equivalent.

Cell tt_um_wokwi_347497504164545108 (0) disconnected node: clk
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: ena
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: rst_n
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: ui_in[0]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: ui_in[1]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: ui_in[2]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: ui_in[3]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: ui_in[4]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: ui_in[5]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: ui_in[6]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: ui_in[7]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_in[0]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_in[1]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_in[2]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_in[3]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_in[4]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_in[5]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_in[6]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_in[7]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_oe[0]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_oe[1]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_oe[2]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_oe[3]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_oe[4]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_oe[5]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_oe[6]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_oe[7]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_out[0]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_out[1]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_out[2]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_out[3]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_out[4]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_out[5]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_out[6]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uio_out[7]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uo_out[0]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uo_out[1]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uo_out[2]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uo_out[3]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uo_out[4]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uo_out[5]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uo_out[6]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: uo_out[7]
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: vccd1
Cell tt_um_wokwi_347497504164545108 (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_wokwi_347497504164545108 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_wokwi_347497504164545108  |Circuit 2: tt_um_wokwi_347497504164545108  
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_wokwi_347497504164545108 and tt_um_wokwi_347497504164545108 are equivalent.

Cell tt_um_vga_clock (0) disconnected node: clk
Cell tt_um_vga_clock (0) disconnected node: ena
Cell tt_um_vga_clock (0) disconnected node: rst_n
Cell tt_um_vga_clock (0) disconnected node: ui_in[0]
Cell tt_um_vga_clock (0) disconnected node: ui_in[1]
Cell tt_um_vga_clock (0) disconnected node: ui_in[2]
Cell tt_um_vga_clock (0) disconnected node: ui_in[3]
Cell tt_um_vga_clock (0) disconnected node: ui_in[4]
Cell tt_um_vga_clock (0) disconnected node: ui_in[5]
Cell tt_um_vga_clock (0) disconnected node: ui_in[6]
Cell tt_um_vga_clock (0) disconnected node: ui_in[7]
Cell tt_um_vga_clock (0) disconnected node: uio_in[0]
Cell tt_um_vga_clock (0) disconnected node: uio_in[1]
Cell tt_um_vga_clock (0) disconnected node: uio_in[2]
Cell tt_um_vga_clock (0) disconnected node: uio_in[3]
Cell tt_um_vga_clock (0) disconnected node: uio_in[4]
Cell tt_um_vga_clock (0) disconnected node: uio_in[5]
Cell tt_um_vga_clock (0) disconnected node: uio_in[6]
Cell tt_um_vga_clock (0) disconnected node: uio_in[7]
Cell tt_um_vga_clock (0) disconnected node: uio_oe[0]
Cell tt_um_vga_clock (0) disconnected node: uio_oe[1]
Cell tt_um_vga_clock (0) disconnected node: uio_oe[2]
Cell tt_um_vga_clock (0) disconnected node: uio_oe[3]
Cell tt_um_vga_clock (0) disconnected node: uio_oe[4]
Cell tt_um_vga_clock (0) disconnected node: uio_oe[5]
Cell tt_um_vga_clock (0) disconnected node: uio_oe[6]
Cell tt_um_vga_clock (0) disconnected node: uio_oe[7]
Cell tt_um_vga_clock (0) disconnected node: uio_out[0]
Cell tt_um_vga_clock (0) disconnected node: uio_out[1]
Cell tt_um_vga_clock (0) disconnected node: uio_out[2]
Cell tt_um_vga_clock (0) disconnected node: uio_out[3]
Cell tt_um_vga_clock (0) disconnected node: uio_out[4]
Cell tt_um_vga_clock (0) disconnected node: uio_out[5]
Cell tt_um_vga_clock (0) disconnected node: uio_out[6]
Cell tt_um_vga_clock (0) disconnected node: uio_out[7]
Cell tt_um_vga_clock (0) disconnected node: uo_out[0]
Cell tt_um_vga_clock (0) disconnected node: uo_out[1]
Cell tt_um_vga_clock (0) disconnected node: uo_out[2]
Cell tt_um_vga_clock (0) disconnected node: uo_out[3]
Cell tt_um_vga_clock (0) disconnected node: uo_out[4]
Cell tt_um_vga_clock (0) disconnected node: uo_out[5]
Cell tt_um_vga_clock (0) disconnected node: uo_out[6]
Cell tt_um_vga_clock (0) disconnected node: uo_out[7]
Cell tt_um_vga_clock (0) disconnected node: vccd1
Cell tt_um_vga_clock (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_vga_clock is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_vga_clock                 |Circuit 2: tt_um_vga_clock                 
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_vga_clock and tt_um_vga_clock are equivalent.

Cell tt_um_thorkn_vgaclock (0) disconnected node: clk
Cell tt_um_thorkn_vgaclock (0) disconnected node: ena
Cell tt_um_thorkn_vgaclock (0) disconnected node: rst_n
Cell tt_um_thorkn_vgaclock (0) disconnected node: ui_in[0]
Cell tt_um_thorkn_vgaclock (0) disconnected node: ui_in[1]
Cell tt_um_thorkn_vgaclock (0) disconnected node: ui_in[2]
Cell tt_um_thorkn_vgaclock (0) disconnected node: ui_in[3]
Cell tt_um_thorkn_vgaclock (0) disconnected node: ui_in[4]
Cell tt_um_thorkn_vgaclock (0) disconnected node: ui_in[5]
Cell tt_um_thorkn_vgaclock (0) disconnected node: ui_in[6]
Cell tt_um_thorkn_vgaclock (0) disconnected node: ui_in[7]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_in[0]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_in[1]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_in[2]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_in[3]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_in[4]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_in[5]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_in[6]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_in[7]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_oe[0]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_oe[1]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_oe[2]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_oe[3]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_oe[4]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_oe[5]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_oe[6]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_oe[7]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_out[0]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_out[1]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_out[2]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_out[3]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_out[4]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_out[5]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_out[6]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uio_out[7]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uo_out[0]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uo_out[1]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uo_out[2]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uo_out[3]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uo_out[4]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uo_out[5]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uo_out[6]
Cell tt_um_thorkn_vgaclock (0) disconnected node: uo_out[7]
Cell tt_um_thorkn_vgaclock (0) disconnected node: vccd1
Cell tt_um_thorkn_vgaclock (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_thorkn_vgaclock is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_thorkn_vgaclock           |Circuit 2: tt_um_thorkn_vgaclock           
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_thorkn_vgaclock and tt_um_thorkn_vgaclock are equivalent.

Cell tt_um_millerresearch_top (0) disconnected node: clk
Cell tt_um_millerresearch_top (0) disconnected node: ena
Cell tt_um_millerresearch_top (0) disconnected node: rst_n
Cell tt_um_millerresearch_top (0) disconnected node: ui_in[0]
Cell tt_um_millerresearch_top (0) disconnected node: ui_in[1]
Cell tt_um_millerresearch_top (0) disconnected node: ui_in[2]
Cell tt_um_millerresearch_top (0) disconnected node: ui_in[3]
Cell tt_um_millerresearch_top (0) disconnected node: ui_in[4]
Cell tt_um_millerresearch_top (0) disconnected node: ui_in[5]
Cell tt_um_millerresearch_top (0) disconnected node: ui_in[6]
Cell tt_um_millerresearch_top (0) disconnected node: ui_in[7]
Cell tt_um_millerresearch_top (0) disconnected node: uio_in[0]
Cell tt_um_millerresearch_top (0) disconnected node: uio_in[1]
Cell tt_um_millerresearch_top (0) disconnected node: uio_in[2]
Cell tt_um_millerresearch_top (0) disconnected node: uio_in[3]
Cell tt_um_millerresearch_top (0) disconnected node: uio_in[4]
Cell tt_um_millerresearch_top (0) disconnected node: uio_in[5]
Cell tt_um_millerresearch_top (0) disconnected node: uio_in[6]
Cell tt_um_millerresearch_top (0) disconnected node: uio_in[7]
Cell tt_um_millerresearch_top (0) disconnected node: uio_oe[0]
Cell tt_um_millerresearch_top (0) disconnected node: uio_oe[1]
Cell tt_um_millerresearch_top (0) disconnected node: uio_oe[2]
Cell tt_um_millerresearch_top (0) disconnected node: uio_oe[3]
Cell tt_um_millerresearch_top (0) disconnected node: uio_oe[4]
Cell tt_um_millerresearch_top (0) disconnected node: uio_oe[5]
Cell tt_um_millerresearch_top (0) disconnected node: uio_oe[6]
Cell tt_um_millerresearch_top (0) disconnected node: uio_oe[7]
Cell tt_um_millerresearch_top (0) disconnected node: uio_out[0]
Cell tt_um_millerresearch_top (0) disconnected node: uio_out[1]
Cell tt_um_millerresearch_top (0) disconnected node: uio_out[2]
Cell tt_um_millerresearch_top (0) disconnected node: uio_out[3]
Cell tt_um_millerresearch_top (0) disconnected node: uio_out[4]
Cell tt_um_millerresearch_top (0) disconnected node: uio_out[5]
Cell tt_um_millerresearch_top (0) disconnected node: uio_out[6]
Cell tt_um_millerresearch_top (0) disconnected node: uio_out[7]
Cell tt_um_millerresearch_top (0) disconnected node: uo_out[0]
Cell tt_um_millerresearch_top (0) disconnected node: uo_out[1]
Cell tt_um_millerresearch_top (0) disconnected node: uo_out[2]
Cell tt_um_millerresearch_top (0) disconnected node: uo_out[3]
Cell tt_um_millerresearch_top (0) disconnected node: uo_out[4]
Cell tt_um_millerresearch_top (0) disconnected node: uo_out[5]
Cell tt_um_millerresearch_top (0) disconnected node: uo_out[6]
Cell tt_um_millerresearch_top (0) disconnected node: uo_out[7]
Cell tt_um_millerresearch_top (0) disconnected node: vccd1
Cell tt_um_millerresearch_top (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_millerresearch_top is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_millerresearch_top        |Circuit 2: tt_um_millerresearch_top        
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_millerresearch_top and tt_um_millerresearch_top are equivalent.

Cell tt_um_apu_pulse (0) disconnected node: clk
Cell tt_um_apu_pulse (0) disconnected node: ena
Cell tt_um_apu_pulse (0) disconnected node: rst_n
Cell tt_um_apu_pulse (0) disconnected node: ui_in[0]
Cell tt_um_apu_pulse (0) disconnected node: ui_in[1]
Cell tt_um_apu_pulse (0) disconnected node: ui_in[2]
Cell tt_um_apu_pulse (0) disconnected node: ui_in[3]
Cell tt_um_apu_pulse (0) disconnected node: ui_in[4]
Cell tt_um_apu_pulse (0) disconnected node: ui_in[5]
Cell tt_um_apu_pulse (0) disconnected node: ui_in[6]
Cell tt_um_apu_pulse (0) disconnected node: ui_in[7]
Cell tt_um_apu_pulse (0) disconnected node: uio_in[0]
Cell tt_um_apu_pulse (0) disconnected node: uio_in[1]
Cell tt_um_apu_pulse (0) disconnected node: uio_in[2]
Cell tt_um_apu_pulse (0) disconnected node: uio_in[3]
Cell tt_um_apu_pulse (0) disconnected node: uio_in[4]
Cell tt_um_apu_pulse (0) disconnected node: uio_in[5]
Cell tt_um_apu_pulse (0) disconnected node: uio_in[6]
Cell tt_um_apu_pulse (0) disconnected node: uio_in[7]
Cell tt_um_apu_pulse (0) disconnected node: uio_oe[0]
Cell tt_um_apu_pulse (0) disconnected node: uio_oe[1]
Cell tt_um_apu_pulse (0) disconnected node: uio_oe[2]
Cell tt_um_apu_pulse (0) disconnected node: uio_oe[3]
Cell tt_um_apu_pulse (0) disconnected node: uio_oe[4]
Cell tt_um_apu_pulse (0) disconnected node: uio_oe[5]
Cell tt_um_apu_pulse (0) disconnected node: uio_oe[6]
Cell tt_um_apu_pulse (0) disconnected node: uio_oe[7]
Cell tt_um_apu_pulse (0) disconnected node: uio_out[0]
Cell tt_um_apu_pulse (0) disconnected node: uio_out[1]
Cell tt_um_apu_pulse (0) disconnected node: uio_out[2]
Cell tt_um_apu_pulse (0) disconnected node: uio_out[3]
Cell tt_um_apu_pulse (0) disconnected node: uio_out[4]
Cell tt_um_apu_pulse (0) disconnected node: uio_out[5]
Cell tt_um_apu_pulse (0) disconnected node: uio_out[6]
Cell tt_um_apu_pulse (0) disconnected node: uio_out[7]
Cell tt_um_apu_pulse (0) disconnected node: uo_out[0]
Cell tt_um_apu_pulse (0) disconnected node: uo_out[1]
Cell tt_um_apu_pulse (0) disconnected node: uo_out[2]
Cell tt_um_apu_pulse (0) disconnected node: uo_out[3]
Cell tt_um_apu_pulse (0) disconnected node: uo_out[4]
Cell tt_um_apu_pulse (0) disconnected node: uo_out[5]
Cell tt_um_apu_pulse (0) disconnected node: uo_out[6]
Cell tt_um_apu_pulse (0) disconnected node: uo_out[7]
Cell tt_um_apu_pulse (0) disconnected node: vccd1
Cell tt_um_apu_pulse (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_apu_pulse is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_apu_pulse                 |Circuit 2: tt_um_apu_pulse                 
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_apu_pulse and tt_um_apu_pulse are equivalent.

Cell tt_um_algofoogle_solo_squash (0) disconnected node: clk
Cell tt_um_algofoogle_solo_squash (0) disconnected node: ena
Cell tt_um_algofoogle_solo_squash (0) disconnected node: rst_n
Cell tt_um_algofoogle_solo_squash (0) disconnected node: ui_in[0]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: ui_in[1]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: ui_in[2]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: ui_in[3]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: ui_in[4]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: ui_in[5]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: ui_in[6]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: ui_in[7]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_in[0]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_in[1]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_in[2]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_in[3]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_in[4]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_in[5]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_in[6]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_in[7]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_oe[0]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_oe[1]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_oe[2]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_oe[3]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_oe[4]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_oe[5]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_oe[6]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_oe[7]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_out[0]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_out[1]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_out[2]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_out[3]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_out[4]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_out[5]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_out[6]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uio_out[7]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uo_out[0]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uo_out[1]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uo_out[2]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uo_out[3]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uo_out[4]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uo_out[5]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uo_out[6]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: uo_out[7]
Cell tt_um_algofoogle_solo_squash (0) disconnected node: vccd1
Cell tt_um_algofoogle_solo_squash (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_algofoogle_solo_squash is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_algofoogle_solo_squash    |Circuit 2: tt_um_algofoogle_solo_squash    
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_algofoogle_solo_squash and tt_um_algofoogle_solo_squash are equivalent.

Cell tt_um_ternaryPC_radixconvert (0) disconnected node: clk
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: ena
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: rst_n
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: ui_in[0]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: ui_in[1]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: ui_in[2]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: ui_in[3]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: ui_in[4]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: ui_in[5]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: ui_in[6]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: ui_in[7]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_in[0]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_in[1]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_in[2]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_in[3]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_in[4]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_in[5]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_in[6]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_in[7]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_oe[0]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_oe[1]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_oe[2]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_oe[3]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_oe[4]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_oe[5]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_oe[6]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_oe[7]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_out[0]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_out[1]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_out[2]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_out[3]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_out[4]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_out[5]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_out[6]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uio_out[7]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uo_out[0]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uo_out[1]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uo_out[2]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uo_out[3]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uo_out[4]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uo_out[5]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uo_out[6]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: uo_out[7]
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: vccd1
Cell tt_um_ternaryPC_radixconvert (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_ternaryPC_radixconvert is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_ternaryPC_radixconvert    |Circuit 2: tt_um_ternaryPC_radixconvert    
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_ternaryPC_radixconvert and tt_um_ternaryPC_radixconvert are equivalent.

Cell tt_um_Reloj_top (0) disconnected node: clk
Cell tt_um_Reloj_top (0) disconnected node: ena
Cell tt_um_Reloj_top (0) disconnected node: rst_n
Cell tt_um_Reloj_top (0) disconnected node: ui_in[0]
Cell tt_um_Reloj_top (0) disconnected node: ui_in[1]
Cell tt_um_Reloj_top (0) disconnected node: ui_in[2]
Cell tt_um_Reloj_top (0) disconnected node: ui_in[3]
Cell tt_um_Reloj_top (0) disconnected node: ui_in[4]
Cell tt_um_Reloj_top (0) disconnected node: ui_in[5]
Cell tt_um_Reloj_top (0) disconnected node: ui_in[6]
Cell tt_um_Reloj_top (0) disconnected node: ui_in[7]
Cell tt_um_Reloj_top (0) disconnected node: uio_in[0]
Cell tt_um_Reloj_top (0) disconnected node: uio_in[1]
Cell tt_um_Reloj_top (0) disconnected node: uio_in[2]
Cell tt_um_Reloj_top (0) disconnected node: uio_in[3]
Cell tt_um_Reloj_top (0) disconnected node: uio_in[4]
Cell tt_um_Reloj_top (0) disconnected node: uio_in[5]
Cell tt_um_Reloj_top (0) disconnected node: uio_in[6]
Cell tt_um_Reloj_top (0) disconnected node: uio_in[7]
Cell tt_um_Reloj_top (0) disconnected node: uio_oe[0]
Cell tt_um_Reloj_top (0) disconnected node: uio_oe[1]
Cell tt_um_Reloj_top (0) disconnected node: uio_oe[2]
Cell tt_um_Reloj_top (0) disconnected node: uio_oe[3]
Cell tt_um_Reloj_top (0) disconnected node: uio_oe[4]
Cell tt_um_Reloj_top (0) disconnected node: uio_oe[5]
Cell tt_um_Reloj_top (0) disconnected node: uio_oe[6]
Cell tt_um_Reloj_top (0) disconnected node: uio_oe[7]
Cell tt_um_Reloj_top (0) disconnected node: uio_out[0]
Cell tt_um_Reloj_top (0) disconnected node: uio_out[1]
Cell tt_um_Reloj_top (0) disconnected node: uio_out[2]
Cell tt_um_Reloj_top (0) disconnected node: uio_out[3]
Cell tt_um_Reloj_top (0) disconnected node: uio_out[4]
Cell tt_um_Reloj_top (0) disconnected node: uio_out[5]
Cell tt_um_Reloj_top (0) disconnected node: uio_out[6]
Cell tt_um_Reloj_top (0) disconnected node: uio_out[7]
Cell tt_um_Reloj_top (0) disconnected node: uo_out[0]
Cell tt_um_Reloj_top (0) disconnected node: uo_out[1]
Cell tt_um_Reloj_top (0) disconnected node: uo_out[2]
Cell tt_um_Reloj_top (0) disconnected node: uo_out[3]
Cell tt_um_Reloj_top (0) disconnected node: uo_out[4]
Cell tt_um_Reloj_top (0) disconnected node: uo_out[5]
Cell tt_um_Reloj_top (0) disconnected node: uo_out[6]
Cell tt_um_Reloj_top (0) disconnected node: uo_out[7]
Cell tt_um_Reloj_top (0) disconnected node: vccd1
Cell tt_um_Reloj_top (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_Reloj_top is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_Reloj_top                 |Circuit 2: tt_um_Reloj_top                 
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_Reloj_top and tt_um_Reloj_top are equivalent.

Cell tt_um_wokwi_347417602591556180 (0) disconnected node: clk
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: ena
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: rst_n
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: ui_in[0]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: ui_in[1]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: ui_in[2]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: ui_in[3]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: ui_in[4]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: ui_in[5]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: ui_in[6]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: ui_in[7]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_in[0]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_in[1]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_in[2]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_in[3]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_in[4]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_in[5]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_in[6]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_in[7]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_oe[0]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_oe[1]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_oe[2]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_oe[3]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_oe[4]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_oe[5]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_oe[6]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_oe[7]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_out[0]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_out[1]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_out[2]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_out[3]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_out[4]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_out[5]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_out[6]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uio_out[7]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uo_out[0]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uo_out[1]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uo_out[2]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uo_out[3]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uo_out[4]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uo_out[5]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uo_out[6]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: uo_out[7]
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: vccd1
Cell tt_um_wokwi_347417602591556180 (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_wokwi_347417602591556180 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_wokwi_347417602591556180  |Circuit 2: tt_um_wokwi_347417602591556180  
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_wokwi_347417602591556180 and tt_um_wokwi_347417602591556180 are equivalent.

Cell tt_um_gatecat_fpga_top (0) disconnected node: clk
Cell tt_um_gatecat_fpga_top (0) disconnected node: ena
Cell tt_um_gatecat_fpga_top (0) disconnected node: rst_n
Cell tt_um_gatecat_fpga_top (0) disconnected node: ui_in[0]
Cell tt_um_gatecat_fpga_top (0) disconnected node: ui_in[1]
Cell tt_um_gatecat_fpga_top (0) disconnected node: ui_in[2]
Cell tt_um_gatecat_fpga_top (0) disconnected node: ui_in[3]
Cell tt_um_gatecat_fpga_top (0) disconnected node: ui_in[4]
Cell tt_um_gatecat_fpga_top (0) disconnected node: ui_in[5]
Cell tt_um_gatecat_fpga_top (0) disconnected node: ui_in[6]
Cell tt_um_gatecat_fpga_top (0) disconnected node: ui_in[7]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_in[0]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_in[1]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_in[2]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_in[3]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_in[4]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_in[5]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_in[6]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_in[7]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_oe[0]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_oe[1]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_oe[2]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_oe[3]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_oe[4]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_oe[5]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_oe[6]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_oe[7]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_out[0]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_out[1]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_out[2]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_out[3]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_out[4]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_out[5]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_out[6]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uio_out[7]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uo_out[0]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uo_out[1]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uo_out[2]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uo_out[3]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uo_out[4]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uo_out[5]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uo_out[6]
Cell tt_um_gatecat_fpga_top (0) disconnected node: uo_out[7]
Cell tt_um_gatecat_fpga_top (0) disconnected node: vccd1
Cell tt_um_gatecat_fpga_top (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_gatecat_fpga_top is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_gatecat_fpga_top          |Circuit 2: tt_um_gatecat_fpga_top          
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_gatecat_fpga_top and tt_um_gatecat_fpga_top are equivalent.

Cell tt_um_htfab_totp (0) disconnected node: clk
Cell tt_um_htfab_totp (0) disconnected node: ena
Cell tt_um_htfab_totp (0) disconnected node: rst_n
Cell tt_um_htfab_totp (0) disconnected node: ui_in[0]
Cell tt_um_htfab_totp (0) disconnected node: ui_in[1]
Cell tt_um_htfab_totp (0) disconnected node: ui_in[2]
Cell tt_um_htfab_totp (0) disconnected node: ui_in[3]
Cell tt_um_htfab_totp (0) disconnected node: ui_in[4]
Cell tt_um_htfab_totp (0) disconnected node: ui_in[5]
Cell tt_um_htfab_totp (0) disconnected node: ui_in[6]
Cell tt_um_htfab_totp (0) disconnected node: ui_in[7]
Cell tt_um_htfab_totp (0) disconnected node: uio_in[0]
Cell tt_um_htfab_totp (0) disconnected node: uio_in[1]
Cell tt_um_htfab_totp (0) disconnected node: uio_in[2]
Cell tt_um_htfab_totp (0) disconnected node: uio_in[3]
Cell tt_um_htfab_totp (0) disconnected node: uio_in[4]
Cell tt_um_htfab_totp (0) disconnected node: uio_in[5]
Cell tt_um_htfab_totp (0) disconnected node: uio_in[6]
Cell tt_um_htfab_totp (0) disconnected node: uio_in[7]
Cell tt_um_htfab_totp (0) disconnected node: uio_oe[0]
Cell tt_um_htfab_totp (0) disconnected node: uio_oe[1]
Cell tt_um_htfab_totp (0) disconnected node: uio_oe[2]
Cell tt_um_htfab_totp (0) disconnected node: uio_oe[3]
Cell tt_um_htfab_totp (0) disconnected node: uio_oe[4]
Cell tt_um_htfab_totp (0) disconnected node: uio_oe[5]
Cell tt_um_htfab_totp (0) disconnected node: uio_oe[6]
Cell tt_um_htfab_totp (0) disconnected node: uio_oe[7]
Cell tt_um_htfab_totp (0) disconnected node: uio_out[0]
Cell tt_um_htfab_totp (0) disconnected node: uio_out[1]
Cell tt_um_htfab_totp (0) disconnected node: uio_out[2]
Cell tt_um_htfab_totp (0) disconnected node: uio_out[3]
Cell tt_um_htfab_totp (0) disconnected node: uio_out[4]
Cell tt_um_htfab_totp (0) disconnected node: uio_out[5]
Cell tt_um_htfab_totp (0) disconnected node: uio_out[6]
Cell tt_um_htfab_totp (0) disconnected node: uio_out[7]
Cell tt_um_htfab_totp (0) disconnected node: uo_out[0]
Cell tt_um_htfab_totp (0) disconnected node: uo_out[1]
Cell tt_um_htfab_totp (0) disconnected node: uo_out[2]
Cell tt_um_htfab_totp (0) disconnected node: uo_out[3]
Cell tt_um_htfab_totp (0) disconnected node: uo_out[4]
Cell tt_um_htfab_totp (0) disconnected node: uo_out[5]
Cell tt_um_htfab_totp (0) disconnected node: uo_out[6]
Cell tt_um_htfab_totp (0) disconnected node: uo_out[7]
Cell tt_um_htfab_totp (0) disconnected node: vccd1
Cell tt_um_htfab_totp (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_htfab_totp is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_htfab_totp                |Circuit 2: tt_um_htfab_totp                
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_htfab_totp and tt_um_htfab_totp are equivalent.

Cell tt_um_power_test (0) disconnected node: clk
Cell tt_um_power_test (0) disconnected node: ena
Cell tt_um_power_test (0) disconnected node: rst_n
Cell tt_um_power_test (0) disconnected node: ui_in[0]
Cell tt_um_power_test (0) disconnected node: ui_in[1]
Cell tt_um_power_test (0) disconnected node: ui_in[2]
Cell tt_um_power_test (0) disconnected node: ui_in[3]
Cell tt_um_power_test (0) disconnected node: ui_in[4]
Cell tt_um_power_test (0) disconnected node: ui_in[5]
Cell tt_um_power_test (0) disconnected node: ui_in[6]
Cell tt_um_power_test (0) disconnected node: ui_in[7]
Cell tt_um_power_test (0) disconnected node: uio_in[0]
Cell tt_um_power_test (0) disconnected node: uio_in[1]
Cell tt_um_power_test (0) disconnected node: uio_in[2]
Cell tt_um_power_test (0) disconnected node: uio_in[3]
Cell tt_um_power_test (0) disconnected node: uio_in[4]
Cell tt_um_power_test (0) disconnected node: uio_in[5]
Cell tt_um_power_test (0) disconnected node: uio_in[6]
Cell tt_um_power_test (0) disconnected node: uio_in[7]
Cell tt_um_power_test (0) disconnected node: uio_oe[0]
Cell tt_um_power_test (0) disconnected node: uio_oe[1]
Cell tt_um_power_test (0) disconnected node: uio_oe[2]
Cell tt_um_power_test (0) disconnected node: uio_oe[3]
Cell tt_um_power_test (0) disconnected node: uio_oe[4]
Cell tt_um_power_test (0) disconnected node: uio_oe[5]
Cell tt_um_power_test (0) disconnected node: uio_oe[6]
Cell tt_um_power_test (0) disconnected node: uio_oe[7]
Cell tt_um_power_test (0) disconnected node: uio_out[0]
Cell tt_um_power_test (0) disconnected node: uio_out[1]
Cell tt_um_power_test (0) disconnected node: uio_out[2]
Cell tt_um_power_test (0) disconnected node: uio_out[3]
Cell tt_um_power_test (0) disconnected node: uio_out[4]
Cell tt_um_power_test (0) disconnected node: uio_out[5]
Cell tt_um_power_test (0) disconnected node: uio_out[6]
Cell tt_um_power_test (0) disconnected node: uio_out[7]
Cell tt_um_power_test (0) disconnected node: uo_out[0]
Cell tt_um_power_test (0) disconnected node: uo_out[1]
Cell tt_um_power_test (0) disconnected node: uo_out[2]
Cell tt_um_power_test (0) disconnected node: uo_out[3]
Cell tt_um_power_test (0) disconnected node: uo_out[4]
Cell tt_um_power_test (0) disconnected node: uo_out[5]
Cell tt_um_power_test (0) disconnected node: uo_out[6]
Cell tt_um_power_test (0) disconnected node: uo_out[7]
Cell tt_um_power_test (0) disconnected node: vssd1
Cell tt_um_power_test (0) disconnected node: vccd1
Warning: Equate pins:  cell tt_um_power_test is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_power_test                |Circuit 2: tt_um_power_test                
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vssd1                                      |vssd1                                      
vccd1                                      |vccd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_power_test and tt_um_power_test are equivalent.

Cell tt_mux (0) disconnected node: addr[0]
Cell tt_mux (0) disconnected node: addr[1]
Cell tt_mux (0) disconnected node: addr[2]
Cell tt_mux (0) disconnected node: addr[3]
Cell tt_mux (0) disconnected node: addr[4]
Cell tt_mux (0) disconnected node: k_one
Cell tt_mux (0) disconnected node: k_zero
Cell tt_mux (0) disconnected node: spine_iw[0]
Cell tt_mux (0) disconnected node: spine_iw[10]
Cell tt_mux (0) disconnected node: spine_iw[11]
Cell tt_mux (0) disconnected node: spine_iw[12]
Cell tt_mux (0) disconnected node: spine_iw[13]
Cell tt_mux (0) disconnected node: spine_iw[14]
Cell tt_mux (0) disconnected node: spine_iw[15]
Cell tt_mux (0) disconnected node: spine_iw[16]
Cell tt_mux (0) disconnected node: spine_iw[17]
Cell tt_mux (0) disconnected node: spine_iw[18]
Cell tt_mux (0) disconnected node: spine_iw[19]
Cell tt_mux (0) disconnected node: spine_iw[1]
Cell tt_mux (0) disconnected node: spine_iw[20]
Cell tt_mux (0) disconnected node: spine_iw[21]
Cell tt_mux (0) disconnected node: spine_iw[22]
Cell tt_mux (0) disconnected node: spine_iw[23]
Cell tt_mux (0) disconnected node: spine_iw[24]
Cell tt_mux (0) disconnected node: spine_iw[25]
Cell tt_mux (0) disconnected node: spine_iw[26]
Cell tt_mux (0) disconnected node: spine_iw[27]
Cell tt_mux (0) disconnected node: spine_iw[28]
Cell tt_mux (0) disconnected node: spine_iw[29]
Cell tt_mux (0) disconnected node: spine_iw[2]
Cell tt_mux (0) disconnected node: spine_iw[30]
Cell tt_mux (0) disconnected node: spine_iw[3]
Cell tt_mux (0) disconnected node: spine_iw[4]
Cell tt_mux (0) disconnected node: spine_iw[5]
Cell tt_mux (0) disconnected node: spine_iw[6]
Cell tt_mux (0) disconnected node: spine_iw[7]
Cell tt_mux (0) disconnected node: spine_iw[8]
Cell tt_mux (0) disconnected node: spine_iw[9]
Cell tt_mux (0) disconnected node: spine_ow[0]
Cell tt_mux (0) disconnected node: spine_ow[10]
Cell tt_mux (0) disconnected node: spine_ow[11]
Cell tt_mux (0) disconnected node: spine_ow[12]
Cell tt_mux (0) disconnected node: spine_ow[13]
Cell tt_mux (0) disconnected node: spine_ow[14]
Cell tt_mux (0) disconnected node: spine_ow[15]
Cell tt_mux (0) disconnected node: spine_ow[16]
Cell tt_mux (0) disconnected node: spine_ow[17]
Cell tt_mux (0) disconnected node: spine_ow[18]
Cell tt_mux (0) disconnected node: spine_ow[19]
Cell tt_mux (0) disconnected node: spine_ow[1]
Cell tt_mux (0) disconnected node: spine_ow[20]
Cell tt_mux (0) disconnected node: spine_ow[21]
Cell tt_mux (0) disconnected node: spine_ow[22]
Cell tt_mux (0) disconnected node: spine_ow[23]
Cell tt_mux (0) disconnected node: spine_ow[24]
Cell tt_mux (0) disconnected node: spine_ow[25]
Cell tt_mux (0) disconnected node: spine_ow[2]
Cell tt_mux (0) disconnected node: spine_ow[3]
Cell tt_mux (0) disconnected node: spine_ow[4]
Cell tt_mux (0) disconnected node: spine_ow[5]
Cell tt_mux (0) disconnected node: spine_ow[6]
Cell tt_mux (0) disconnected node: spine_ow[7]
Cell tt_mux (0) disconnected node: spine_ow[8]
Cell tt_mux (0) disconnected node: spine_ow[9]
Cell tt_mux (0) disconnected node: um_ena[0]
Cell tt_mux (0) disconnected node: um_ena[10]
Cell tt_mux (0) disconnected node: um_ena[11]
Cell tt_mux (0) disconnected node: um_ena[12]
Cell tt_mux (0) disconnected node: um_ena[13]
Cell tt_mux (0) disconnected node: um_ena[14]
Cell tt_mux (0) disconnected node: um_ena[15]
Cell tt_mux (0) disconnected node: um_ena[1]
Cell tt_mux (0) disconnected node: um_ena[2]
Cell tt_mux (0) disconnected node: um_ena[3]
Cell tt_mux (0) disconnected node: um_ena[4]
Cell tt_mux (0) disconnected node: um_ena[5]
Cell tt_mux (0) disconnected node: um_ena[6]
Cell tt_mux (0) disconnected node: um_ena[7]
Cell tt_mux (0) disconnected node: um_ena[8]
Cell tt_mux (0) disconnected node: um_ena[9]
Cell tt_mux (0) disconnected node: um_iw[0]
Cell tt_mux (0) disconnected node: um_iw[100]
Cell tt_mux (0) disconnected node: um_iw[101]
Cell tt_mux (0) disconnected node: um_iw[102]
Cell tt_mux (0) disconnected node: um_iw[103]
Cell tt_mux (0) disconnected node: um_iw[104]
Cell tt_mux (0) disconnected node: um_iw[105]
Cell tt_mux (0) disconnected node: um_iw[106]
Cell tt_mux (0) disconnected node: um_iw[107]
Cell tt_mux (0) disconnected node: um_iw[108]
Cell tt_mux (0) disconnected node: um_iw[109]
Cell tt_mux (0) disconnected node: um_iw[10]
Cell tt_mux (0) disconnected node: um_iw[110]
Cell tt_mux (0) disconnected node: um_iw[111]
Cell tt_mux (0) disconnected node: um_iw[112]
Cell tt_mux (0) disconnected node: um_iw[113]
Cell tt_mux (0) disconnected node: um_iw[114]
Cell tt_mux (0) disconnected node: um_iw[115]
Cell tt_mux (0) disconnected node: um_iw[116]
Cell tt_mux (0) disconnected node: um_iw[117]
Cell tt_mux (0) disconnected node: um_iw[118]
Cell tt_mux (0) disconnected node: um_iw[119]
Cell tt_mux (0) disconnected node: um_iw[11]
Cell tt_mux (0) disconnected node: um_iw[120]
Cell tt_mux (0) disconnected node: um_iw[121]
Cell tt_mux (0) disconnected node: um_iw[122]
Cell tt_mux (0) disconnected node: um_iw[123]
Cell tt_mux (0) disconnected node: um_iw[124]
Cell tt_mux (0) disconnected node: um_iw[125]
Cell tt_mux (0) disconnected node: um_iw[126]
Cell tt_mux (0) disconnected node: um_iw[127]
Cell tt_mux (0) disconnected node: um_iw[128]
Cell tt_mux (0) disconnected node: um_iw[129]
Cell tt_mux (0) disconnected node: um_iw[12]
Cell tt_mux (0) disconnected node: um_iw[130]
Cell tt_mux (0) disconnected node: um_iw[131]
Cell tt_mux (0) disconnected node: um_iw[132]
Cell tt_mux (0) disconnected node: um_iw[133]
Cell tt_mux (0) disconnected node: um_iw[134]
Cell tt_mux (0) disconnected node: um_iw[135]
Cell tt_mux (0) disconnected node: um_iw[136]
Cell tt_mux (0) disconnected node: um_iw[137]
Cell tt_mux (0) disconnected node: um_iw[138]
Cell tt_mux (0) disconnected node: um_iw[139]
Cell tt_mux (0) disconnected node: um_iw[13]
Cell tt_mux (0) disconnected node: um_iw[140]
Cell tt_mux (0) disconnected node: um_iw[141]
Cell tt_mux (0) disconnected node: um_iw[142]
Cell tt_mux (0) disconnected node: um_iw[143]
Cell tt_mux (0) disconnected node: um_iw[144]
Cell tt_mux (0) disconnected node: um_iw[145]
Cell tt_mux (0) disconnected node: um_iw[146]
Cell tt_mux (0) disconnected node: um_iw[147]
Cell tt_mux (0) disconnected node: um_iw[148]
Cell tt_mux (0) disconnected node: um_iw[149]
Cell tt_mux (0) disconnected node: um_iw[14]
Cell tt_mux (0) disconnected node: um_iw[150]
Cell tt_mux (0) disconnected node: um_iw[151]
Cell tt_mux (0) disconnected node: um_iw[152]
Cell tt_mux (0) disconnected node: um_iw[153]
Cell tt_mux (0) disconnected node: um_iw[154]
Cell tt_mux (0) disconnected node: um_iw[155]
Cell tt_mux (0) disconnected node: um_iw[156]
Cell tt_mux (0) disconnected node: um_iw[157]
Cell tt_mux (0) disconnected node: um_iw[158]
Cell tt_mux (0) disconnected node: um_iw[159]
Cell tt_mux (0) disconnected node: um_iw[15]
Cell tt_mux (0) disconnected node: um_iw[160]
Cell tt_mux (0) disconnected node: um_iw[161]
Cell tt_mux (0) disconnected node: um_iw[162]
Cell tt_mux (0) disconnected node: um_iw[163]
Cell tt_mux (0) disconnected node: um_iw[164]
Cell tt_mux (0) disconnected node: um_iw[165]
Cell tt_mux (0) disconnected node: um_iw[166]
Cell tt_mux (0) disconnected node: um_iw[167]
Cell tt_mux (0) disconnected node: um_iw[168]
Cell tt_mux (0) disconnected node: um_iw[169]
Cell tt_mux (0) disconnected node: um_iw[16]
Cell tt_mux (0) disconnected node: um_iw[170]
Cell tt_mux (0) disconnected node: um_iw[171]
Cell tt_mux (0) disconnected node: um_iw[172]
Cell tt_mux (0) disconnected node: um_iw[173]
Cell tt_mux (0) disconnected node: um_iw[174]
Cell tt_mux (0) disconnected node: um_iw[175]
Cell tt_mux (0) disconnected node: um_iw[176]
Cell tt_mux (0) disconnected node: um_iw[177]
Cell tt_mux (0) disconnected node: um_iw[178]
Cell tt_mux (0) disconnected node: um_iw[179]
Cell tt_mux (0) disconnected node: um_iw[17]
Cell tt_mux (0) disconnected node: um_iw[180]
Cell tt_mux (0) disconnected node: um_iw[181]
Cell tt_mux (0) disconnected node: um_iw[182]
Cell tt_mux (0) disconnected node: um_iw[183]
Cell tt_mux (0) disconnected node: um_iw[184]
Cell tt_mux (0) disconnected node: um_iw[185]
Cell tt_mux (0) disconnected node: um_iw[186]
Cell tt_mux (0) disconnected node: um_iw[187]
Cell tt_mux (0) disconnected node: um_iw[188]
Cell tt_mux (0) disconnected node: um_iw[189]
Cell tt_mux (0) disconnected node: um_iw[18]
Cell tt_mux (0) disconnected node: um_iw[190]
Cell tt_mux (0) disconnected node: um_iw[191]
Cell tt_mux (0) disconnected node: um_iw[192]
Cell tt_mux (0) disconnected node: um_iw[193]
Cell tt_mux (0) disconnected node: um_iw[194]
Cell tt_mux (0) disconnected node: um_iw[195]
Cell tt_mux (0) disconnected node: um_iw[196]
Cell tt_mux (0) disconnected node: um_iw[197]
Cell tt_mux (0) disconnected node: um_iw[198]
Cell tt_mux (0) disconnected node: um_iw[199]
Cell tt_mux (0) disconnected node: um_iw[19]
Cell tt_mux (0) disconnected node: um_iw[1]
Cell tt_mux (0) disconnected node: um_iw[200]
Cell tt_mux (0) disconnected node: um_iw[201]
Cell tt_mux (0) disconnected node: um_iw[202]
Cell tt_mux (0) disconnected node: um_iw[203]
Cell tt_mux (0) disconnected node: um_iw[204]
Cell tt_mux (0) disconnected node: um_iw[205]
Cell tt_mux (0) disconnected node: um_iw[206]
Cell tt_mux (0) disconnected node: um_iw[207]
Cell tt_mux (0) disconnected node: um_iw[208]
Cell tt_mux (0) disconnected node: um_iw[209]
Cell tt_mux (0) disconnected node: um_iw[20]
Cell tt_mux (0) disconnected node: um_iw[210]
Cell tt_mux (0) disconnected node: um_iw[211]
Cell tt_mux (0) disconnected node: um_iw[212]
Cell tt_mux (0) disconnected node: um_iw[213]
Cell tt_mux (0) disconnected node: um_iw[214]
Cell tt_mux (0) disconnected node: um_iw[215]
Cell tt_mux (0) disconnected node: um_iw[216]
Cell tt_mux (0) disconnected node: um_iw[217]
Cell tt_mux (0) disconnected node: um_iw[218]
Cell tt_mux (0) disconnected node: um_iw[219]
Cell tt_mux (0) disconnected node: um_iw[21]
Cell tt_mux (0) disconnected node: um_iw[220]
Cell tt_mux (0) disconnected node: um_iw[221]
Cell tt_mux (0) disconnected node: um_iw[222]
Cell tt_mux (0) disconnected node: um_iw[223]
Cell tt_mux (0) disconnected node: um_iw[224]
Cell tt_mux (0) disconnected node: um_iw[225]
Cell tt_mux (0) disconnected node: um_iw[226]
Cell tt_mux (0) disconnected node: um_iw[227]
Cell tt_mux (0) disconnected node: um_iw[228]
Cell tt_mux (0) disconnected node: um_iw[229]
Cell tt_mux (0) disconnected node: um_iw[22]
Cell tt_mux (0) disconnected node: um_iw[230]
Cell tt_mux (0) disconnected node: um_iw[231]
Cell tt_mux (0) disconnected node: um_iw[232]
Cell tt_mux (0) disconnected node: um_iw[233]
Cell tt_mux (0) disconnected node: um_iw[234]
Cell tt_mux (0) disconnected node: um_iw[235]
Cell tt_mux (0) disconnected node: um_iw[236]
Cell tt_mux (0) disconnected node: um_iw[237]
Cell tt_mux (0) disconnected node: um_iw[238]
Cell tt_mux (0) disconnected node: um_iw[239]
Cell tt_mux (0) disconnected node: um_iw[23]
Cell tt_mux (0) disconnected node: um_iw[240]
Cell tt_mux (0) disconnected node: um_iw[241]
Cell tt_mux (0) disconnected node: um_iw[242]
Cell tt_mux (0) disconnected node: um_iw[243]
Cell tt_mux (0) disconnected node: um_iw[244]
Cell tt_mux (0) disconnected node: um_iw[245]
Cell tt_mux (0) disconnected node: um_iw[246]
Cell tt_mux (0) disconnected node: um_iw[247]
Cell tt_mux (0) disconnected node: um_iw[248]
Cell tt_mux (0) disconnected node: um_iw[249]
Cell tt_mux (0) disconnected node: um_iw[24]
Cell tt_mux (0) disconnected node: um_iw[250]
Cell tt_mux (0) disconnected node: um_iw[251]
Cell tt_mux (0) disconnected node: um_iw[252]
Cell tt_mux (0) disconnected node: um_iw[253]
Cell tt_mux (0) disconnected node: um_iw[254]
Cell tt_mux (0) disconnected node: um_iw[255]
Cell tt_mux (0) disconnected node: um_iw[256]
Cell tt_mux (0) disconnected node: um_iw[257]
Cell tt_mux (0) disconnected node: um_iw[258]
Cell tt_mux (0) disconnected node: um_iw[259]
Cell tt_mux (0) disconnected node: um_iw[25]
Cell tt_mux (0) disconnected node: um_iw[260]
Cell tt_mux (0) disconnected node: um_iw[261]
Cell tt_mux (0) disconnected node: um_iw[262]
Cell tt_mux (0) disconnected node: um_iw[263]
Cell tt_mux (0) disconnected node: um_iw[264]
Cell tt_mux (0) disconnected node: um_iw[265]
Cell tt_mux (0) disconnected node: um_iw[266]
Cell tt_mux (0) disconnected node: um_iw[267]
Cell tt_mux (0) disconnected node: um_iw[268]
Cell tt_mux (0) disconnected node: um_iw[269]
Cell tt_mux (0) disconnected node: um_iw[26]
Cell tt_mux (0) disconnected node: um_iw[270]
Cell tt_mux (0) disconnected node: um_iw[271]
Cell tt_mux (0) disconnected node: um_iw[272]
Cell tt_mux (0) disconnected node: um_iw[273]
Cell tt_mux (0) disconnected node: um_iw[274]
Cell tt_mux (0) disconnected node: um_iw[275]
Cell tt_mux (0) disconnected node: um_iw[276]
Cell tt_mux (0) disconnected node: um_iw[277]
Cell tt_mux (0) disconnected node: um_iw[278]
Cell tt_mux (0) disconnected node: um_iw[279]
Cell tt_mux (0) disconnected node: um_iw[27]
Cell tt_mux (0) disconnected node: um_iw[280]
Cell tt_mux (0) disconnected node: um_iw[281]
Cell tt_mux (0) disconnected node: um_iw[282]
Cell tt_mux (0) disconnected node: um_iw[283]
Cell tt_mux (0) disconnected node: um_iw[284]
Cell tt_mux (0) disconnected node: um_iw[285]
Cell tt_mux (0) disconnected node: um_iw[286]
Cell tt_mux (0) disconnected node: um_iw[287]
Cell tt_mux (0) disconnected node: um_iw[28]
Cell tt_mux (0) disconnected node: um_iw[29]
Cell tt_mux (0) disconnected node: um_iw[2]
Cell tt_mux (0) disconnected node: um_iw[30]
Cell tt_mux (0) disconnected node: um_iw[31]
Cell tt_mux (0) disconnected node: um_iw[32]
Cell tt_mux (0) disconnected node: um_iw[33]
Cell tt_mux (0) disconnected node: um_iw[34]
Cell tt_mux (0) disconnected node: um_iw[35]
Cell tt_mux (0) disconnected node: um_iw[36]
Cell tt_mux (0) disconnected node: um_iw[37]
Cell tt_mux (0) disconnected node: um_iw[38]
Cell tt_mux (0) disconnected node: um_iw[39]
Cell tt_mux (0) disconnected node: um_iw[3]
Cell tt_mux (0) disconnected node: um_iw[40]
Cell tt_mux (0) disconnected node: um_iw[41]
Cell tt_mux (0) disconnected node: um_iw[42]
Cell tt_mux (0) disconnected node: um_iw[43]
Cell tt_mux (0) disconnected node: um_iw[44]
Cell tt_mux (0) disconnected node: um_iw[45]
Cell tt_mux (0) disconnected node: um_iw[46]
Cell tt_mux (0) disconnected node: um_iw[47]
Cell tt_mux (0) disconnected node: um_iw[48]
Cell tt_mux (0) disconnected node: um_iw[49]
Cell tt_mux (0) disconnected node: um_iw[4]
Cell tt_mux (0) disconnected node: um_iw[50]
Cell tt_mux (0) disconnected node: um_iw[51]
Cell tt_mux (0) disconnected node: um_iw[52]
Cell tt_mux (0) disconnected node: um_iw[53]
Cell tt_mux (0) disconnected node: um_iw[54]
Cell tt_mux (0) disconnected node: um_iw[55]
Cell tt_mux (0) disconnected node: um_iw[56]
Cell tt_mux (0) disconnected node: um_iw[57]
Cell tt_mux (0) disconnected node: um_iw[58]
Cell tt_mux (0) disconnected node: um_iw[59]
Cell tt_mux (0) disconnected node: um_iw[5]
Cell tt_mux (0) disconnected node: um_iw[60]
Cell tt_mux (0) disconnected node: um_iw[61]
Cell tt_mux (0) disconnected node: um_iw[62]
Cell tt_mux (0) disconnected node: um_iw[63]
Cell tt_mux (0) disconnected node: um_iw[64]
Cell tt_mux (0) disconnected node: um_iw[65]
Cell tt_mux (0) disconnected node: um_iw[66]
Cell tt_mux (0) disconnected node: um_iw[67]
Cell tt_mux (0) disconnected node: um_iw[68]
Cell tt_mux (0) disconnected node: um_iw[69]
Cell tt_mux (0) disconnected node: um_iw[6]
Cell tt_mux (0) disconnected node: um_iw[70]
Cell tt_mux (0) disconnected node: um_iw[71]
Cell tt_mux (0) disconnected node: um_iw[72]
Cell tt_mux (0) disconnected node: um_iw[73]
Cell tt_mux (0) disconnected node: um_iw[74]
Cell tt_mux (0) disconnected node: um_iw[75]
Cell tt_mux (0) disconnected node: um_iw[76]
Cell tt_mux (0) disconnected node: um_iw[77]
Cell tt_mux (0) disconnected node: um_iw[78]
Cell tt_mux (0) disconnected node: um_iw[79]
Cell tt_mux (0) disconnected node: um_iw[7]
Cell tt_mux (0) disconnected node: um_iw[80]
Cell tt_mux (0) disconnected node: um_iw[81]
Cell tt_mux (0) disconnected node: um_iw[82]
Cell tt_mux (0) disconnected node: um_iw[83]
Cell tt_mux (0) disconnected node: um_iw[84]
Cell tt_mux (0) disconnected node: um_iw[85]
Cell tt_mux (0) disconnected node: um_iw[86]
Cell tt_mux (0) disconnected node: um_iw[87]
Cell tt_mux (0) disconnected node: um_iw[88]
Cell tt_mux (0) disconnected node: um_iw[89]
Cell tt_mux (0) disconnected node: um_iw[8]
Cell tt_mux (0) disconnected node: um_iw[90]
Cell tt_mux (0) disconnected node: um_iw[91]
Cell tt_mux (0) disconnected node: um_iw[92]
Cell tt_mux (0) disconnected node: um_iw[93]
Cell tt_mux (0) disconnected node: um_iw[94]
Cell tt_mux (0) disconnected node: um_iw[95]
Cell tt_mux (0) disconnected node: um_iw[96]
Cell tt_mux (0) disconnected node: um_iw[97]
Cell tt_mux (0) disconnected node: um_iw[98]
Cell tt_mux (0) disconnected node: um_iw[99]
Cell tt_mux (0) disconnected node: um_iw[9]
Cell tt_mux (0) disconnected node: um_k_zero[0]
Cell tt_mux (0) disconnected node: um_k_zero[10]
Cell tt_mux (0) disconnected node: um_k_zero[11]
Cell tt_mux (0) disconnected node: um_k_zero[12]
Cell tt_mux (0) disconnected node: um_k_zero[13]
Cell tt_mux (0) disconnected node: um_k_zero[14]
Cell tt_mux (0) disconnected node: um_k_zero[15]
Cell tt_mux (0) disconnected node: um_k_zero[1]
Cell tt_mux (0) disconnected node: um_k_zero[2]
Cell tt_mux (0) disconnected node: um_k_zero[3]
Cell tt_mux (0) disconnected node: um_k_zero[4]
Cell tt_mux (0) disconnected node: um_k_zero[5]
Cell tt_mux (0) disconnected node: um_k_zero[6]
Cell tt_mux (0) disconnected node: um_k_zero[7]
Cell tt_mux (0) disconnected node: um_k_zero[8]
Cell tt_mux (0) disconnected node: um_k_zero[9]
Cell tt_mux (0) disconnected node: um_ow[0]
Cell tt_mux (0) disconnected node: um_ow[100]
Cell tt_mux (0) disconnected node: um_ow[101]
Cell tt_mux (0) disconnected node: um_ow[102]
Cell tt_mux (0) disconnected node: um_ow[103]
Cell tt_mux (0) disconnected node: um_ow[104]
Cell tt_mux (0) disconnected node: um_ow[105]
Cell tt_mux (0) disconnected node: um_ow[106]
Cell tt_mux (0) disconnected node: um_ow[107]
Cell tt_mux (0) disconnected node: um_ow[108]
Cell tt_mux (0) disconnected node: um_ow[109]
Cell tt_mux (0) disconnected node: um_ow[10]
Cell tt_mux (0) disconnected node: um_ow[110]
Cell tt_mux (0) disconnected node: um_ow[111]
Cell tt_mux (0) disconnected node: um_ow[112]
Cell tt_mux (0) disconnected node: um_ow[113]
Cell tt_mux (0) disconnected node: um_ow[114]
Cell tt_mux (0) disconnected node: um_ow[115]
Cell tt_mux (0) disconnected node: um_ow[116]
Cell tt_mux (0) disconnected node: um_ow[117]
Cell tt_mux (0) disconnected node: um_ow[118]
Cell tt_mux (0) disconnected node: um_ow[119]
Cell tt_mux (0) disconnected node: um_ow[11]
Cell tt_mux (0) disconnected node: um_ow[120]
Cell tt_mux (0) disconnected node: um_ow[121]
Cell tt_mux (0) disconnected node: um_ow[122]
Cell tt_mux (0) disconnected node: um_ow[123]
Cell tt_mux (0) disconnected node: um_ow[124]
Cell tt_mux (0) disconnected node: um_ow[125]
Cell tt_mux (0) disconnected node: um_ow[126]
Cell tt_mux (0) disconnected node: um_ow[127]
Cell tt_mux (0) disconnected node: um_ow[128]
Cell tt_mux (0) disconnected node: um_ow[129]
Cell tt_mux (0) disconnected node: um_ow[12]
Cell tt_mux (0) disconnected node: um_ow[130]
Cell tt_mux (0) disconnected node: um_ow[131]
Cell tt_mux (0) disconnected node: um_ow[132]
Cell tt_mux (0) disconnected node: um_ow[133]
Cell tt_mux (0) disconnected node: um_ow[134]
Cell tt_mux (0) disconnected node: um_ow[135]
Cell tt_mux (0) disconnected node: um_ow[136]
Cell tt_mux (0) disconnected node: um_ow[137]
Cell tt_mux (0) disconnected node: um_ow[138]
Cell tt_mux (0) disconnected node: um_ow[139]
Cell tt_mux (0) disconnected node: um_ow[13]
Cell tt_mux (0) disconnected node: um_ow[140]
Cell tt_mux (0) disconnected node: um_ow[141]
Cell tt_mux (0) disconnected node: um_ow[142]
Cell tt_mux (0) disconnected node: um_ow[143]
Cell tt_mux (0) disconnected node: um_ow[144]
Cell tt_mux (0) disconnected node: um_ow[145]
Cell tt_mux (0) disconnected node: um_ow[146]
Cell tt_mux (0) disconnected node: um_ow[147]
Cell tt_mux (0) disconnected node: um_ow[148]
Cell tt_mux (0) disconnected node: um_ow[149]
Cell tt_mux (0) disconnected node: um_ow[14]
Cell tt_mux (0) disconnected node: um_ow[150]
Cell tt_mux (0) disconnected node: um_ow[151]
Cell tt_mux (0) disconnected node: um_ow[152]
Cell tt_mux (0) disconnected node: um_ow[153]
Cell tt_mux (0) disconnected node: um_ow[154]
Cell tt_mux (0) disconnected node: um_ow[155]
Cell tt_mux (0) disconnected node: um_ow[156]
Cell tt_mux (0) disconnected node: um_ow[157]
Cell tt_mux (0) disconnected node: um_ow[158]
Cell tt_mux (0) disconnected node: um_ow[159]
Cell tt_mux (0) disconnected node: um_ow[15]
Cell tt_mux (0) disconnected node: um_ow[160]
Cell tt_mux (0) disconnected node: um_ow[161]
Cell tt_mux (0) disconnected node: um_ow[162]
Cell tt_mux (0) disconnected node: um_ow[163]
Cell tt_mux (0) disconnected node: um_ow[164]
Cell tt_mux (0) disconnected node: um_ow[165]
Cell tt_mux (0) disconnected node: um_ow[166]
Cell tt_mux (0) disconnected node: um_ow[167]
Cell tt_mux (0) disconnected node: um_ow[168]
Cell tt_mux (0) disconnected node: um_ow[169]
Cell tt_mux (0) disconnected node: um_ow[16]
Cell tt_mux (0) disconnected node: um_ow[170]
Cell tt_mux (0) disconnected node: um_ow[171]
Cell tt_mux (0) disconnected node: um_ow[172]
Cell tt_mux (0) disconnected node: um_ow[173]
Cell tt_mux (0) disconnected node: um_ow[174]
Cell tt_mux (0) disconnected node: um_ow[175]
Cell tt_mux (0) disconnected node: um_ow[176]
Cell tt_mux (0) disconnected node: um_ow[177]
Cell tt_mux (0) disconnected node: um_ow[178]
Cell tt_mux (0) disconnected node: um_ow[179]
Cell tt_mux (0) disconnected node: um_ow[17]
Cell tt_mux (0) disconnected node: um_ow[180]
Cell tt_mux (0) disconnected node: um_ow[181]
Cell tt_mux (0) disconnected node: um_ow[182]
Cell tt_mux (0) disconnected node: um_ow[183]
Cell tt_mux (0) disconnected node: um_ow[184]
Cell tt_mux (0) disconnected node: um_ow[185]
Cell tt_mux (0) disconnected node: um_ow[186]
Cell tt_mux (0) disconnected node: um_ow[187]
Cell tt_mux (0) disconnected node: um_ow[188]
Cell tt_mux (0) disconnected node: um_ow[189]
Cell tt_mux (0) disconnected node: um_ow[18]
Cell tt_mux (0) disconnected node: um_ow[190]
Cell tt_mux (0) disconnected node: um_ow[191]
Cell tt_mux (0) disconnected node: um_ow[192]
Cell tt_mux (0) disconnected node: um_ow[193]
Cell tt_mux (0) disconnected node: um_ow[194]
Cell tt_mux (0) disconnected node: um_ow[195]
Cell tt_mux (0) disconnected node: um_ow[196]
Cell tt_mux (0) disconnected node: um_ow[197]
Cell tt_mux (0) disconnected node: um_ow[198]
Cell tt_mux (0) disconnected node: um_ow[199]
Cell tt_mux (0) disconnected node: um_ow[19]
Cell tt_mux (0) disconnected node: um_ow[1]
Cell tt_mux (0) disconnected node: um_ow[200]
Cell tt_mux (0) disconnected node: um_ow[201]
Cell tt_mux (0) disconnected node: um_ow[202]
Cell tt_mux (0) disconnected node: um_ow[203]
Cell tt_mux (0) disconnected node: um_ow[204]
Cell tt_mux (0) disconnected node: um_ow[205]
Cell tt_mux (0) disconnected node: um_ow[206]
Cell tt_mux (0) disconnected node: um_ow[207]
Cell tt_mux (0) disconnected node: um_ow[208]
Cell tt_mux (0) disconnected node: um_ow[209]
Cell tt_mux (0) disconnected node: um_ow[20]
Cell tt_mux (0) disconnected node: um_ow[210]
Cell tt_mux (0) disconnected node: um_ow[211]
Cell tt_mux (0) disconnected node: um_ow[212]
Cell tt_mux (0) disconnected node: um_ow[213]
Cell tt_mux (0) disconnected node: um_ow[214]
Cell tt_mux (0) disconnected node: um_ow[215]
Cell tt_mux (0) disconnected node: um_ow[216]
Cell tt_mux (0) disconnected node: um_ow[217]
Cell tt_mux (0) disconnected node: um_ow[218]
Cell tt_mux (0) disconnected node: um_ow[219]
Cell tt_mux (0) disconnected node: um_ow[21]
Cell tt_mux (0) disconnected node: um_ow[220]
Cell tt_mux (0) disconnected node: um_ow[221]
Cell tt_mux (0) disconnected node: um_ow[222]
Cell tt_mux (0) disconnected node: um_ow[223]
Cell tt_mux (0) disconnected node: um_ow[224]
Cell tt_mux (0) disconnected node: um_ow[225]
Cell tt_mux (0) disconnected node: um_ow[226]
Cell tt_mux (0) disconnected node: um_ow[227]
Cell tt_mux (0) disconnected node: um_ow[228]
Cell tt_mux (0) disconnected node: um_ow[229]
Cell tt_mux (0) disconnected node: um_ow[22]
Cell tt_mux (0) disconnected node: um_ow[230]
Cell tt_mux (0) disconnected node: um_ow[231]
Cell tt_mux (0) disconnected node: um_ow[232]
Cell tt_mux (0) disconnected node: um_ow[233]
Cell tt_mux (0) disconnected node: um_ow[234]
Cell tt_mux (0) disconnected node: um_ow[235]
Cell tt_mux (0) disconnected node: um_ow[236]
Cell tt_mux (0) disconnected node: um_ow[237]
Cell tt_mux (0) disconnected node: um_ow[238]
Cell tt_mux (0) disconnected node: um_ow[239]
Cell tt_mux (0) disconnected node: um_ow[23]
Cell tt_mux (0) disconnected node: um_ow[240]
Cell tt_mux (0) disconnected node: um_ow[241]
Cell tt_mux (0) disconnected node: um_ow[242]
Cell tt_mux (0) disconnected node: um_ow[243]
Cell tt_mux (0) disconnected node: um_ow[244]
Cell tt_mux (0) disconnected node: um_ow[245]
Cell tt_mux (0) disconnected node: um_ow[246]
Cell tt_mux (0) disconnected node: um_ow[247]
Cell tt_mux (0) disconnected node: um_ow[248]
Cell tt_mux (0) disconnected node: um_ow[249]
Cell tt_mux (0) disconnected node: um_ow[24]
Cell tt_mux (0) disconnected node: um_ow[250]
Cell tt_mux (0) disconnected node: um_ow[251]
Cell tt_mux (0) disconnected node: um_ow[252]
Cell tt_mux (0) disconnected node: um_ow[253]
Cell tt_mux (0) disconnected node: um_ow[254]
Cell tt_mux (0) disconnected node: um_ow[255]
Cell tt_mux (0) disconnected node: um_ow[256]
Cell tt_mux (0) disconnected node: um_ow[257]
Cell tt_mux (0) disconnected node: um_ow[258]
Cell tt_mux (0) disconnected node: um_ow[259]
Cell tt_mux (0) disconnected node: um_ow[25]
Cell tt_mux (0) disconnected node: um_ow[260]
Cell tt_mux (0) disconnected node: um_ow[261]
Cell tt_mux (0) disconnected node: um_ow[262]
Cell tt_mux (0) disconnected node: um_ow[263]
Cell tt_mux (0) disconnected node: um_ow[264]
Cell tt_mux (0) disconnected node: um_ow[265]
Cell tt_mux (0) disconnected node: um_ow[266]
Cell tt_mux (0) disconnected node: um_ow[267]
Cell tt_mux (0) disconnected node: um_ow[268]
Cell tt_mux (0) disconnected node: um_ow[269]
Cell tt_mux (0) disconnected node: um_ow[26]
Cell tt_mux (0) disconnected node: um_ow[270]
Cell tt_mux (0) disconnected node: um_ow[271]
Cell tt_mux (0) disconnected node: um_ow[272]
Cell tt_mux (0) disconnected node: um_ow[273]
Cell tt_mux (0) disconnected node: um_ow[274]
Cell tt_mux (0) disconnected node: um_ow[275]
Cell tt_mux (0) disconnected node: um_ow[276]
Cell tt_mux (0) disconnected node: um_ow[277]
Cell tt_mux (0) disconnected node: um_ow[278]
Cell tt_mux (0) disconnected node: um_ow[279]
Cell tt_mux (0) disconnected node: um_ow[27]
Cell tt_mux (0) disconnected node: um_ow[280]
Cell tt_mux (0) disconnected node: um_ow[281]
Cell tt_mux (0) disconnected node: um_ow[282]
Cell tt_mux (0) disconnected node: um_ow[283]
Cell tt_mux (0) disconnected node: um_ow[284]
Cell tt_mux (0) disconnected node: um_ow[285]
Cell tt_mux (0) disconnected node: um_ow[286]
Cell tt_mux (0) disconnected node: um_ow[287]
Cell tt_mux (0) disconnected node: um_ow[288]
Cell tt_mux (0) disconnected node: um_ow[289]
Cell tt_mux (0) disconnected node: um_ow[28]
Cell tt_mux (0) disconnected node: um_ow[290]
Cell tt_mux (0) disconnected node: um_ow[291]
Cell tt_mux (0) disconnected node: um_ow[292]
Cell tt_mux (0) disconnected node: um_ow[293]
Cell tt_mux (0) disconnected node: um_ow[294]
Cell tt_mux (0) disconnected node: um_ow[295]
Cell tt_mux (0) disconnected node: um_ow[296]
Cell tt_mux (0) disconnected node: um_ow[297]
Cell tt_mux (0) disconnected node: um_ow[298]
Cell tt_mux (0) disconnected node: um_ow[299]
Cell tt_mux (0) disconnected node: um_ow[29]
Cell tt_mux (0) disconnected node: um_ow[2]
Cell tt_mux (0) disconnected node: um_ow[300]
Cell tt_mux (0) disconnected node: um_ow[301]
Cell tt_mux (0) disconnected node: um_ow[302]
Cell tt_mux (0) disconnected node: um_ow[303]
Cell tt_mux (0) disconnected node: um_ow[304]
Cell tt_mux (0) disconnected node: um_ow[305]
Cell tt_mux (0) disconnected node: um_ow[306]
Cell tt_mux (0) disconnected node: um_ow[307]
Cell tt_mux (0) disconnected node: um_ow[308]
Cell tt_mux (0) disconnected node: um_ow[309]
Cell tt_mux (0) disconnected node: um_ow[30]
Cell tt_mux (0) disconnected node: um_ow[310]
Cell tt_mux (0) disconnected node: um_ow[311]
Cell tt_mux (0) disconnected node: um_ow[312]
Cell tt_mux (0) disconnected node: um_ow[313]
Cell tt_mux (0) disconnected node: um_ow[314]
Cell tt_mux (0) disconnected node: um_ow[315]
Cell tt_mux (0) disconnected node: um_ow[316]
Cell tt_mux (0) disconnected node: um_ow[317]
Cell tt_mux (0) disconnected node: um_ow[318]
Cell tt_mux (0) disconnected node: um_ow[319]
Cell tt_mux (0) disconnected node: um_ow[31]
Cell tt_mux (0) disconnected node: um_ow[320]
Cell tt_mux (0) disconnected node: um_ow[321]
Cell tt_mux (0) disconnected node: um_ow[322]
Cell tt_mux (0) disconnected node: um_ow[323]
Cell tt_mux (0) disconnected node: um_ow[324]
Cell tt_mux (0) disconnected node: um_ow[325]
Cell tt_mux (0) disconnected node: um_ow[326]
Cell tt_mux (0) disconnected node: um_ow[327]
Cell tt_mux (0) disconnected node: um_ow[328]
Cell tt_mux (0) disconnected node: um_ow[329]
Cell tt_mux (0) disconnected node: um_ow[32]
Cell tt_mux (0) disconnected node: um_ow[330]
Cell tt_mux (0) disconnected node: um_ow[331]
Cell tt_mux (0) disconnected node: um_ow[332]
Cell tt_mux (0) disconnected node: um_ow[333]
Cell tt_mux (0) disconnected node: um_ow[334]
Cell tt_mux (0) disconnected node: um_ow[335]
Cell tt_mux (0) disconnected node: um_ow[336]
Cell tt_mux (0) disconnected node: um_ow[337]
Cell tt_mux (0) disconnected node: um_ow[338]
Cell tt_mux (0) disconnected node: um_ow[339]
Cell tt_mux (0) disconnected node: um_ow[33]
Cell tt_mux (0) disconnected node: um_ow[340]
Cell tt_mux (0) disconnected node: um_ow[341]
Cell tt_mux (0) disconnected node: um_ow[342]
Cell tt_mux (0) disconnected node: um_ow[343]
Cell tt_mux (0) disconnected node: um_ow[344]
Cell tt_mux (0) disconnected node: um_ow[345]
Cell tt_mux (0) disconnected node: um_ow[346]
Cell tt_mux (0) disconnected node: um_ow[347]
Cell tt_mux (0) disconnected node: um_ow[348]
Cell tt_mux (0) disconnected node: um_ow[349]
Cell tt_mux (0) disconnected node: um_ow[34]
Cell tt_mux (0) disconnected node: um_ow[350]
Cell tt_mux (0) disconnected node: um_ow[351]
Cell tt_mux (0) disconnected node: um_ow[352]
Cell tt_mux (0) disconnected node: um_ow[353]
Cell tt_mux (0) disconnected node: um_ow[354]
Cell tt_mux (0) disconnected node: um_ow[355]
Cell tt_mux (0) disconnected node: um_ow[356]
Cell tt_mux (0) disconnected node: um_ow[357]
Cell tt_mux (0) disconnected node: um_ow[358]
Cell tt_mux (0) disconnected node: um_ow[359]
Cell tt_mux (0) disconnected node: um_ow[35]
Cell tt_mux (0) disconnected node: um_ow[360]
Cell tt_mux (0) disconnected node: um_ow[361]
Cell tt_mux (0) disconnected node: um_ow[362]
Cell tt_mux (0) disconnected node: um_ow[363]
Cell tt_mux (0) disconnected node: um_ow[364]
Cell tt_mux (0) disconnected node: um_ow[365]
Cell tt_mux (0) disconnected node: um_ow[366]
Cell tt_mux (0) disconnected node: um_ow[367]
Cell tt_mux (0) disconnected node: um_ow[368]
Cell tt_mux (0) disconnected node: um_ow[369]
Cell tt_mux (0) disconnected node: um_ow[36]
Cell tt_mux (0) disconnected node: um_ow[370]
Cell tt_mux (0) disconnected node: um_ow[371]
Cell tt_mux (0) disconnected node: um_ow[372]
Cell tt_mux (0) disconnected node: um_ow[373]
Cell tt_mux (0) disconnected node: um_ow[374]
Cell tt_mux (0) disconnected node: um_ow[375]
Cell tt_mux (0) disconnected node: um_ow[376]
Cell tt_mux (0) disconnected node: um_ow[377]
Cell tt_mux (0) disconnected node: um_ow[378]
Cell tt_mux (0) disconnected node: um_ow[379]
Cell tt_mux (0) disconnected node: um_ow[37]
Cell tt_mux (0) disconnected node: um_ow[380]
Cell tt_mux (0) disconnected node: um_ow[381]
Cell tt_mux (0) disconnected node: um_ow[382]
Cell tt_mux (0) disconnected node: um_ow[383]
Cell tt_mux (0) disconnected node: um_ow[38]
Cell tt_mux (0) disconnected node: um_ow[39]
Cell tt_mux (0) disconnected node: um_ow[3]
Cell tt_mux (0) disconnected node: um_ow[40]
Cell tt_mux (0) disconnected node: um_ow[41]
Cell tt_mux (0) disconnected node: um_ow[42]
Cell tt_mux (0) disconnected node: um_ow[43]
Cell tt_mux (0) disconnected node: um_ow[44]
Cell tt_mux (0) disconnected node: um_ow[45]
Cell tt_mux (0) disconnected node: um_ow[46]
Cell tt_mux (0) disconnected node: um_ow[47]
Cell tt_mux (0) disconnected node: um_ow[48]
Cell tt_mux (0) disconnected node: um_ow[49]
Cell tt_mux (0) disconnected node: um_ow[4]
Cell tt_mux (0) disconnected node: um_ow[50]
Cell tt_mux (0) disconnected node: um_ow[51]
Cell tt_mux (0) disconnected node: um_ow[52]
Cell tt_mux (0) disconnected node: um_ow[53]
Cell tt_mux (0) disconnected node: um_ow[54]
Cell tt_mux (0) disconnected node: um_ow[55]
Cell tt_mux (0) disconnected node: um_ow[56]
Cell tt_mux (0) disconnected node: um_ow[57]
Cell tt_mux (0) disconnected node: um_ow[58]
Cell tt_mux (0) disconnected node: um_ow[59]
Cell tt_mux (0) disconnected node: um_ow[5]
Cell tt_mux (0) disconnected node: um_ow[60]
Cell tt_mux (0) disconnected node: um_ow[61]
Cell tt_mux (0) disconnected node: um_ow[62]
Cell tt_mux (0) disconnected node: um_ow[63]
Cell tt_mux (0) disconnected node: um_ow[64]
Cell tt_mux (0) disconnected node: um_ow[65]
Cell tt_mux (0) disconnected node: um_ow[66]
Cell tt_mux (0) disconnected node: um_ow[67]
Cell tt_mux (0) disconnected node: um_ow[68]
Cell tt_mux (0) disconnected node: um_ow[69]
Cell tt_mux (0) disconnected node: um_ow[6]
Cell tt_mux (0) disconnected node: um_ow[70]
Cell tt_mux (0) disconnected node: um_ow[71]
Cell tt_mux (0) disconnected node: um_ow[72]
Cell tt_mux (0) disconnected node: um_ow[73]
Cell tt_mux (0) disconnected node: um_ow[74]
Cell tt_mux (0) disconnected node: um_ow[75]
Cell tt_mux (0) disconnected node: um_ow[76]
Cell tt_mux (0) disconnected node: um_ow[77]
Cell tt_mux (0) disconnected node: um_ow[78]
Cell tt_mux (0) disconnected node: um_ow[79]
Cell tt_mux (0) disconnected node: um_ow[7]
Cell tt_mux (0) disconnected node: um_ow[80]
Cell tt_mux (0) disconnected node: um_ow[81]
Cell tt_mux (0) disconnected node: um_ow[82]
Cell tt_mux (0) disconnected node: um_ow[83]
Cell tt_mux (0) disconnected node: um_ow[84]
Cell tt_mux (0) disconnected node: um_ow[85]
Cell tt_mux (0) disconnected node: um_ow[86]
Cell tt_mux (0) disconnected node: um_ow[87]
Cell tt_mux (0) disconnected node: um_ow[88]
Cell tt_mux (0) disconnected node: um_ow[89]
Cell tt_mux (0) disconnected node: um_ow[8]
Cell tt_mux (0) disconnected node: um_ow[90]
Cell tt_mux (0) disconnected node: um_ow[91]
Cell tt_mux (0) disconnected node: um_ow[92]
Cell tt_mux (0) disconnected node: um_ow[93]
Cell tt_mux (0) disconnected node: um_ow[94]
Cell tt_mux (0) disconnected node: um_ow[95]
Cell tt_mux (0) disconnected node: um_ow[96]
Cell tt_mux (0) disconnected node: um_ow[97]
Cell tt_mux (0) disconnected node: um_ow[98]
Cell tt_mux (0) disconnected node: um_ow[99]
Cell tt_mux (0) disconnected node: um_ow[9]
Cell tt_mux (0) disconnected node: vccd1
Cell tt_mux (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_mux is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_mux                          |Circuit 2: tt_mux                          
-------------------------------------------|-------------------------------------------
addr[0]                                    |addr[0]                                    
addr[1]                                    |addr[1]                                    
addr[2]                                    |addr[2]                                    
addr[3]                                    |addr[3]                                    
addr[4]                                    |addr[4]                                    
k_one                                      |k_one                                      
k_zero                                     |k_zero                                     
spine_iw[0]                                |spine_iw[0]                                
spine_iw[10]                               |spine_iw[10]                               
spine_iw[11]                               |spine_iw[11]                               
spine_iw[12]                               |spine_iw[12]                               
spine_iw[13]                               |spine_iw[13]                               
spine_iw[14]                               |spine_iw[14]                               
spine_iw[15]                               |spine_iw[15]                               
spine_iw[16]                               |spine_iw[16]                               
spine_iw[17]                               |spine_iw[17]                               
spine_iw[18]                               |spine_iw[18]                               
spine_iw[19]                               |spine_iw[19]                               
spine_iw[1]                                |spine_iw[1]                                
spine_iw[20]                               |spine_iw[20]                               
spine_iw[21]                               |spine_iw[21]                               
spine_iw[22]                               |spine_iw[22]                               
spine_iw[23]                               |spine_iw[23]                               
spine_iw[24]                               |spine_iw[24]                               
spine_iw[25]                               |spine_iw[25]                               
spine_iw[26]                               |spine_iw[26]                               
spine_iw[27]                               |spine_iw[27]                               
spine_iw[28]                               |spine_iw[28]                               
spine_iw[29]                               |spine_iw[29]                               
spine_iw[2]                                |spine_iw[2]                                
spine_iw[30]                               |spine_iw[30]                               
spine_iw[3]                                |spine_iw[3]                                
spine_iw[4]                                |spine_iw[4]                                
spine_iw[5]                                |spine_iw[5]                                
spine_iw[6]                                |spine_iw[6]                                
spine_iw[7]                                |spine_iw[7]                                
spine_iw[8]                                |spine_iw[8]                                
spine_iw[9]                                |spine_iw[9]                                
spine_ow[0]                                |spine_ow[0]                                
spine_ow[10]                               |spine_ow[10]                               
spine_ow[11]                               |spine_ow[11]                               
spine_ow[12]                               |spine_ow[12]                               
spine_ow[13]                               |spine_ow[13]                               
spine_ow[14]                               |spine_ow[14]                               
spine_ow[15]                               |spine_ow[15]                               
spine_ow[16]                               |spine_ow[16]                               
spine_ow[17]                               |spine_ow[17]                               
spine_ow[18]                               |spine_ow[18]                               
spine_ow[19]                               |spine_ow[19]                               
spine_ow[1]                                |spine_ow[1]                                
spine_ow[20]                               |spine_ow[20]                               
spine_ow[21]                               |spine_ow[21]                               
spine_ow[22]                               |spine_ow[22]                               
spine_ow[23]                               |spine_ow[23]                               
spine_ow[24]                               |spine_ow[24]                               
spine_ow[25]                               |spine_ow[25]                               
spine_ow[2]                                |spine_ow[2]                                
spine_ow[3]                                |spine_ow[3]                                
spine_ow[4]                                |spine_ow[4]                                
spine_ow[5]                                |spine_ow[5]                                
spine_ow[6]                                |spine_ow[6]                                
spine_ow[7]                                |spine_ow[7]                                
spine_ow[8]                                |spine_ow[8]                                
spine_ow[9]                                |spine_ow[9]                                
um_ena[0]                                  |um_ena[0]                                  
um_ena[10]                                 |um_ena[10]                                 
um_ena[11]                                 |um_ena[11]                                 
um_ena[12]                                 |um_ena[12]                                 
um_ena[13]                                 |um_ena[13]                                 
um_ena[14]                                 |um_ena[14]                                 
um_ena[15]                                 |um_ena[15]                                 
um_ena[1]                                  |um_ena[1]                                  
um_ena[2]                                  |um_ena[2]                                  
um_ena[3]                                  |um_ena[3]                                  
um_ena[4]                                  |um_ena[4]                                  
um_ena[5]                                  |um_ena[5]                                  
um_ena[6]                                  |um_ena[6]                                  
um_ena[7]                                  |um_ena[7]                                  
um_ena[8]                                  |um_ena[8]                                  
um_ena[9]                                  |um_ena[9]                                  
um_iw[0]                                   |um_iw[0]                                   
um_iw[100]                                 |um_iw[100]                                 
um_iw[101]                                 |um_iw[101]                                 
um_iw[102]                                 |um_iw[102]                                 
um_iw[103]                                 |um_iw[103]                                 
um_iw[104]                                 |um_iw[104]                                 
um_iw[105]                                 |um_iw[105]                                 
um_iw[106]                                 |um_iw[106]                                 
um_iw[107]                                 |um_iw[107]                                 
um_iw[108]                                 |um_iw[108]                                 
um_iw[109]                                 |um_iw[109]                                 
um_iw[10]                                  |um_iw[10]                                  
um_iw[110]                                 |um_iw[110]                                 
um_iw[111]                                 |um_iw[111]                                 
um_iw[112]                                 |um_iw[112]                                 
um_iw[113]                                 |um_iw[113]                                 
um_iw[114]                                 |um_iw[114]                                 
um_iw[115]                                 |um_iw[115]                                 
um_iw[116]                                 |um_iw[116]                                 
um_iw[117]                                 |um_iw[117]                                 
um_iw[118]                                 |um_iw[118]                                 
um_iw[119]                                 |um_iw[119]                                 
um_iw[11]                                  |um_iw[11]                                  
um_iw[120]                                 |um_iw[120]                                 
um_iw[121]                                 |um_iw[121]                                 
um_iw[122]                                 |um_iw[122]                                 
um_iw[123]                                 |um_iw[123]                                 
um_iw[124]                                 |um_iw[124]                                 
um_iw[125]                                 |um_iw[125]                                 
um_iw[126]                                 |um_iw[126]                                 
um_iw[127]                                 |um_iw[127]                                 
um_iw[128]                                 |um_iw[128]                                 
um_iw[129]                                 |um_iw[129]                                 
um_iw[12]                                  |um_iw[12]                                  
um_iw[130]                                 |um_iw[130]                                 
um_iw[131]                                 |um_iw[131]                                 
um_iw[132]                                 |um_iw[132]                                 
um_iw[133]                                 |um_iw[133]                                 
um_iw[134]                                 |um_iw[134]                                 
um_iw[135]                                 |um_iw[135]                                 
um_iw[136]                                 |um_iw[136]                                 
um_iw[137]                                 |um_iw[137]                                 
um_iw[138]                                 |um_iw[138]                                 
um_iw[139]                                 |um_iw[139]                                 
um_iw[13]                                  |um_iw[13]                                  
um_iw[140]                                 |um_iw[140]                                 
um_iw[141]                                 |um_iw[141]                                 
um_iw[142]                                 |um_iw[142]                                 
um_iw[143]                                 |um_iw[143]                                 
um_iw[144]                                 |um_iw[144]                                 
um_iw[145]                                 |um_iw[145]                                 
um_iw[146]                                 |um_iw[146]                                 
um_iw[147]                                 |um_iw[147]                                 
um_iw[148]                                 |um_iw[148]                                 
um_iw[149]                                 |um_iw[149]                                 
um_iw[14]                                  |um_iw[14]                                  
um_iw[150]                                 |um_iw[150]                                 
um_iw[151]                                 |um_iw[151]                                 
um_iw[152]                                 |um_iw[152]                                 
um_iw[153]                                 |um_iw[153]                                 
um_iw[154]                                 |um_iw[154]                                 
um_iw[155]                                 |um_iw[155]                                 
um_iw[156]                                 |um_iw[156]                                 
um_iw[157]                                 |um_iw[157]                                 
um_iw[158]                                 |um_iw[158]                                 
um_iw[159]                                 |um_iw[159]                                 
um_iw[15]                                  |um_iw[15]                                  
um_iw[160]                                 |um_iw[160]                                 
um_iw[161]                                 |um_iw[161]                                 
um_iw[162]                                 |um_iw[162]                                 
um_iw[163]                                 |um_iw[163]                                 
um_iw[164]                                 |um_iw[164]                                 
um_iw[165]                                 |um_iw[165]                                 
um_iw[166]                                 |um_iw[166]                                 
um_iw[167]                                 |um_iw[167]                                 
um_iw[168]                                 |um_iw[168]                                 
um_iw[169]                                 |um_iw[169]                                 
um_iw[16]                                  |um_iw[16]                                  
um_iw[170]                                 |um_iw[170]                                 
um_iw[171]                                 |um_iw[171]                                 
um_iw[172]                                 |um_iw[172]                                 
um_iw[173]                                 |um_iw[173]                                 
um_iw[174]                                 |um_iw[174]                                 
um_iw[175]                                 |um_iw[175]                                 
um_iw[176]                                 |um_iw[176]                                 
um_iw[177]                                 |um_iw[177]                                 
um_iw[178]                                 |um_iw[178]                                 
um_iw[179]                                 |um_iw[179]                                 
um_iw[17]                                  |um_iw[17]                                  
um_iw[180]                                 |um_iw[180]                                 
um_iw[181]                                 |um_iw[181]                                 
um_iw[182]                                 |um_iw[182]                                 
um_iw[183]                                 |um_iw[183]                                 
um_iw[184]                                 |um_iw[184]                                 
um_iw[185]                                 |um_iw[185]                                 
um_iw[186]                                 |um_iw[186]                                 
um_iw[187]                                 |um_iw[187]                                 
um_iw[188]                                 |um_iw[188]                                 
um_iw[189]                                 |um_iw[189]                                 
um_iw[18]                                  |um_iw[18]                                  
um_iw[190]                                 |um_iw[190]                                 
um_iw[191]                                 |um_iw[191]                                 
um_iw[192]                                 |um_iw[192]                                 
um_iw[193]                                 |um_iw[193]                                 
um_iw[194]                                 |um_iw[194]                                 
um_iw[195]                                 |um_iw[195]                                 
um_iw[196]                                 |um_iw[196]                                 
um_iw[197]                                 |um_iw[197]                                 
um_iw[198]                                 |um_iw[198]                                 
um_iw[199]                                 |um_iw[199]                                 
um_iw[19]                                  |um_iw[19]                                  
um_iw[1]                                   |um_iw[1]                                   
um_iw[200]                                 |um_iw[200]                                 
um_iw[201]                                 |um_iw[201]                                 
um_iw[202]                                 |um_iw[202]                                 
um_iw[203]                                 |um_iw[203]                                 
um_iw[204]                                 |um_iw[204]                                 
um_iw[205]                                 |um_iw[205]                                 
um_iw[206]                                 |um_iw[206]                                 
um_iw[207]                                 |um_iw[207]                                 
um_iw[208]                                 |um_iw[208]                                 
um_iw[209]                                 |um_iw[209]                                 
um_iw[20]                                  |um_iw[20]                                  
um_iw[210]                                 |um_iw[210]                                 
um_iw[211]                                 |um_iw[211]                                 
um_iw[212]                                 |um_iw[212]                                 
um_iw[213]                                 |um_iw[213]                                 
um_iw[214]                                 |um_iw[214]                                 
um_iw[215]                                 |um_iw[215]                                 
um_iw[216]                                 |um_iw[216]                                 
um_iw[217]                                 |um_iw[217]                                 
um_iw[218]                                 |um_iw[218]                                 
um_iw[219]                                 |um_iw[219]                                 
um_iw[21]                                  |um_iw[21]                                  
um_iw[220]                                 |um_iw[220]                                 
um_iw[221]                                 |um_iw[221]                                 
um_iw[222]                                 |um_iw[222]                                 
um_iw[223]                                 |um_iw[223]                                 
um_iw[224]                                 |um_iw[224]                                 
um_iw[225]                                 |um_iw[225]                                 
um_iw[226]                                 |um_iw[226]                                 
um_iw[227]                                 |um_iw[227]                                 
um_iw[228]                                 |um_iw[228]                                 
um_iw[229]                                 |um_iw[229]                                 
um_iw[22]                                  |um_iw[22]                                  
um_iw[230]                                 |um_iw[230]                                 
um_iw[231]                                 |um_iw[231]                                 
um_iw[232]                                 |um_iw[232]                                 
um_iw[233]                                 |um_iw[233]                                 
um_iw[234]                                 |um_iw[234]                                 
um_iw[235]                                 |um_iw[235]                                 
um_iw[236]                                 |um_iw[236]                                 
um_iw[237]                                 |um_iw[237]                                 
um_iw[238]                                 |um_iw[238]                                 
um_iw[239]                                 |um_iw[239]                                 
um_iw[23]                                  |um_iw[23]                                  
um_iw[240]                                 |um_iw[240]                                 
um_iw[241]                                 |um_iw[241]                                 
um_iw[242]                                 |um_iw[242]                                 
um_iw[243]                                 |um_iw[243]                                 
um_iw[244]                                 |um_iw[244]                                 
um_iw[245]                                 |um_iw[245]                                 
um_iw[246]                                 |um_iw[246]                                 
um_iw[247]                                 |um_iw[247]                                 
um_iw[248]                                 |um_iw[248]                                 
um_iw[249]                                 |um_iw[249]                                 
um_iw[24]                                  |um_iw[24]                                  
um_iw[250]                                 |um_iw[250]                                 
um_iw[251]                                 |um_iw[251]                                 
um_iw[252]                                 |um_iw[252]                                 
um_iw[253]                                 |um_iw[253]                                 
um_iw[254]                                 |um_iw[254]                                 
um_iw[255]                                 |um_iw[255]                                 
um_iw[256]                                 |um_iw[256]                                 
um_iw[257]                                 |um_iw[257]                                 
um_iw[258]                                 |um_iw[258]                                 
um_iw[259]                                 |um_iw[259]                                 
um_iw[25]                                  |um_iw[25]                                  
um_iw[260]                                 |um_iw[260]                                 
um_iw[261]                                 |um_iw[261]                                 
um_iw[262]                                 |um_iw[262]                                 
um_iw[263]                                 |um_iw[263]                                 
um_iw[264]                                 |um_iw[264]                                 
um_iw[265]                                 |um_iw[265]                                 
um_iw[266]                                 |um_iw[266]                                 
um_iw[267]                                 |um_iw[267]                                 
um_iw[268]                                 |um_iw[268]                                 
um_iw[269]                                 |um_iw[269]                                 
um_iw[26]                                  |um_iw[26]                                  
um_iw[270]                                 |um_iw[270]                                 
um_iw[271]                                 |um_iw[271]                                 
um_iw[272]                                 |um_iw[272]                                 
um_iw[273]                                 |um_iw[273]                                 
um_iw[274]                                 |um_iw[274]                                 
um_iw[275]                                 |um_iw[275]                                 
um_iw[276]                                 |um_iw[276]                                 
um_iw[277]                                 |um_iw[277]                                 
um_iw[278]                                 |um_iw[278]                                 
um_iw[279]                                 |um_iw[279]                                 
um_iw[27]                                  |um_iw[27]                                  
um_iw[280]                                 |um_iw[280]                                 
um_iw[281]                                 |um_iw[281]                                 
um_iw[282]                                 |um_iw[282]                                 
um_iw[283]                                 |um_iw[283]                                 
um_iw[284]                                 |um_iw[284]                                 
um_iw[285]                                 |um_iw[285]                                 
um_iw[286]                                 |um_iw[286]                                 
um_iw[287]                                 |um_iw[287]                                 
um_iw[28]                                  |um_iw[28]                                  
um_iw[29]                                  |um_iw[29]                                  
um_iw[2]                                   |um_iw[2]                                   
um_iw[30]                                  |um_iw[30]                                  
um_iw[31]                                  |um_iw[31]                                  
um_iw[32]                                  |um_iw[32]                                  
um_iw[33]                                  |um_iw[33]                                  
um_iw[34]                                  |um_iw[34]                                  
um_iw[35]                                  |um_iw[35]                                  
um_iw[36]                                  |um_iw[36]                                  
um_iw[37]                                  |um_iw[37]                                  
um_iw[38]                                  |um_iw[38]                                  
um_iw[39]                                  |um_iw[39]                                  
um_iw[3]                                   |um_iw[3]                                   
um_iw[40]                                  |um_iw[40]                                  
um_iw[41]                                  |um_iw[41]                                  
um_iw[42]                                  |um_iw[42]                                  
um_iw[43]                                  |um_iw[43]                                  
um_iw[44]                                  |um_iw[44]                                  
um_iw[45]                                  |um_iw[45]                                  
um_iw[46]                                  |um_iw[46]                                  
um_iw[47]                                  |um_iw[47]                                  
um_iw[48]                                  |um_iw[48]                                  
um_iw[49]                                  |um_iw[49]                                  
um_iw[4]                                   |um_iw[4]                                   
um_iw[50]                                  |um_iw[50]                                  
um_iw[51]                                  |um_iw[51]                                  
um_iw[52]                                  |um_iw[52]                                  
um_iw[53]                                  |um_iw[53]                                  
um_iw[54]                                  |um_iw[54]                                  
um_iw[55]                                  |um_iw[55]                                  
um_iw[56]                                  |um_iw[56]                                  
um_iw[57]                                  |um_iw[57]                                  
um_iw[58]                                  |um_iw[58]                                  
um_iw[59]                                  |um_iw[59]                                  
um_iw[5]                                   |um_iw[5]                                   
um_iw[60]                                  |um_iw[60]                                  
um_iw[61]                                  |um_iw[61]                                  
um_iw[62]                                  |um_iw[62]                                  
um_iw[63]                                  |um_iw[63]                                  
um_iw[64]                                  |um_iw[64]                                  
um_iw[65]                                  |um_iw[65]                                  
um_iw[66]                                  |um_iw[66]                                  
um_iw[67]                                  |um_iw[67]                                  
um_iw[68]                                  |um_iw[68]                                  
um_iw[69]                                  |um_iw[69]                                  
um_iw[6]                                   |um_iw[6]                                   
um_iw[70]                                  |um_iw[70]                                  
um_iw[71]                                  |um_iw[71]                                  
um_iw[72]                                  |um_iw[72]                                  
um_iw[73]                                  |um_iw[73]                                  
um_iw[74]                                  |um_iw[74]                                  
um_iw[75]                                  |um_iw[75]                                  
um_iw[76]                                  |um_iw[76]                                  
um_iw[77]                                  |um_iw[77]                                  
um_iw[78]                                  |um_iw[78]                                  
um_iw[79]                                  |um_iw[79]                                  
um_iw[7]                                   |um_iw[7]                                   
um_iw[80]                                  |um_iw[80]                                  
um_iw[81]                                  |um_iw[81]                                  
um_iw[82]                                  |um_iw[82]                                  
um_iw[83]                                  |um_iw[83]                                  
um_iw[84]                                  |um_iw[84]                                  
um_iw[85]                                  |um_iw[85]                                  
um_iw[86]                                  |um_iw[86]                                  
um_iw[87]                                  |um_iw[87]                                  
um_iw[88]                                  |um_iw[88]                                  
um_iw[89]                                  |um_iw[89]                                  
um_iw[8]                                   |um_iw[8]                                   
um_iw[90]                                  |um_iw[90]                                  
um_iw[91]                                  |um_iw[91]                                  
um_iw[92]                                  |um_iw[92]                                  
um_iw[93]                                  |um_iw[93]                                  
um_iw[94]                                  |um_iw[94]                                  
um_iw[95]                                  |um_iw[95]                                  
um_iw[96]                                  |um_iw[96]                                  
um_iw[97]                                  |um_iw[97]                                  
um_iw[98]                                  |um_iw[98]                                  
um_iw[99]                                  |um_iw[99]                                  
um_iw[9]                                   |um_iw[9]                                   
um_k_zero[0]                               |um_k_zero[0]                               
um_k_zero[10]                              |um_k_zero[10]                              
um_k_zero[11]                              |um_k_zero[11]                              
um_k_zero[12]                              |um_k_zero[12]                              
um_k_zero[13]                              |um_k_zero[13]                              
um_k_zero[14]                              |um_k_zero[14]                              
um_k_zero[15]                              |um_k_zero[15]                              
um_k_zero[1]                               |um_k_zero[1]                               
um_k_zero[2]                               |um_k_zero[2]                               
um_k_zero[3]                               |um_k_zero[3]                               
um_k_zero[4]                               |um_k_zero[4]                               
um_k_zero[5]                               |um_k_zero[5]                               
um_k_zero[6]                               |um_k_zero[6]                               
um_k_zero[7]                               |um_k_zero[7]                               
um_k_zero[8]                               |um_k_zero[8]                               
um_k_zero[9]                               |um_k_zero[9]                               
um_ow[0]                                   |um_ow[0]                                   
um_ow[100]                                 |um_ow[100]                                 
um_ow[101]                                 |um_ow[101]                                 
um_ow[102]                                 |um_ow[102]                                 
um_ow[103]                                 |um_ow[103]                                 
um_ow[104]                                 |um_ow[104]                                 
um_ow[105]                                 |um_ow[105]                                 
um_ow[106]                                 |um_ow[106]                                 
um_ow[107]                                 |um_ow[107]                                 
um_ow[108]                                 |um_ow[108]                                 
um_ow[109]                                 |um_ow[109]                                 
um_ow[10]                                  |um_ow[10]                                  
um_ow[110]                                 |um_ow[110]                                 
um_ow[111]                                 |um_ow[111]                                 
um_ow[112]                                 |um_ow[112]                                 
um_ow[113]                                 |um_ow[113]                                 
um_ow[114]                                 |um_ow[114]                                 
um_ow[115]                                 |um_ow[115]                                 
um_ow[116]                                 |um_ow[116]                                 
um_ow[117]                                 |um_ow[117]                                 
um_ow[118]                                 |um_ow[118]                                 
um_ow[119]                                 |um_ow[119]                                 
um_ow[11]                                  |um_ow[11]                                  
um_ow[120]                                 |um_ow[120]                                 
um_ow[121]                                 |um_ow[121]                                 
um_ow[122]                                 |um_ow[122]                                 
um_ow[123]                                 |um_ow[123]                                 
um_ow[124]                                 |um_ow[124]                                 
um_ow[125]                                 |um_ow[125]                                 
um_ow[126]                                 |um_ow[126]                                 
um_ow[127]                                 |um_ow[127]                                 
um_ow[128]                                 |um_ow[128]                                 
um_ow[129]                                 |um_ow[129]                                 
um_ow[12]                                  |um_ow[12]                                  
um_ow[130]                                 |um_ow[130]                                 
um_ow[131]                                 |um_ow[131]                                 
um_ow[132]                                 |um_ow[132]                                 
um_ow[133]                                 |um_ow[133]                                 
um_ow[134]                                 |um_ow[134]                                 
um_ow[135]                                 |um_ow[135]                                 
um_ow[136]                                 |um_ow[136]                                 
um_ow[137]                                 |um_ow[137]                                 
um_ow[138]                                 |um_ow[138]                                 
um_ow[139]                                 |um_ow[139]                                 
um_ow[13]                                  |um_ow[13]                                  
um_ow[140]                                 |um_ow[140]                                 
um_ow[141]                                 |um_ow[141]                                 
um_ow[142]                                 |um_ow[142]                                 
um_ow[143]                                 |um_ow[143]                                 
um_ow[144]                                 |um_ow[144]                                 
um_ow[145]                                 |um_ow[145]                                 
um_ow[146]                                 |um_ow[146]                                 
um_ow[147]                                 |um_ow[147]                                 
um_ow[148]                                 |um_ow[148]                                 
um_ow[149]                                 |um_ow[149]                                 
um_ow[14]                                  |um_ow[14]                                  
um_ow[150]                                 |um_ow[150]                                 
um_ow[151]                                 |um_ow[151]                                 
um_ow[152]                                 |um_ow[152]                                 
um_ow[153]                                 |um_ow[153]                                 
um_ow[154]                                 |um_ow[154]                                 
um_ow[155]                                 |um_ow[155]                                 
um_ow[156]                                 |um_ow[156]                                 
um_ow[157]                                 |um_ow[157]                                 
um_ow[158]                                 |um_ow[158]                                 
um_ow[159]                                 |um_ow[159]                                 
um_ow[15]                                  |um_ow[15]                                  
um_ow[160]                                 |um_ow[160]                                 
um_ow[161]                                 |um_ow[161]                                 
um_ow[162]                                 |um_ow[162]                                 
um_ow[163]                                 |um_ow[163]                                 
um_ow[164]                                 |um_ow[164]                                 
um_ow[165]                                 |um_ow[165]                                 
um_ow[166]                                 |um_ow[166]                                 
um_ow[167]                                 |um_ow[167]                                 
um_ow[168]                                 |um_ow[168]                                 
um_ow[169]                                 |um_ow[169]                                 
um_ow[16]                                  |um_ow[16]                                  
um_ow[170]                                 |um_ow[170]                                 
um_ow[171]                                 |um_ow[171]                                 
um_ow[172]                                 |um_ow[172]                                 
um_ow[173]                                 |um_ow[173]                                 
um_ow[174]                                 |um_ow[174]                                 
um_ow[175]                                 |um_ow[175]                                 
um_ow[176]                                 |um_ow[176]                                 
um_ow[177]                                 |um_ow[177]                                 
um_ow[178]                                 |um_ow[178]                                 
um_ow[179]                                 |um_ow[179]                                 
um_ow[17]                                  |um_ow[17]                                  
um_ow[180]                                 |um_ow[180]                                 
um_ow[181]                                 |um_ow[181]                                 
um_ow[182]                                 |um_ow[182]                                 
um_ow[183]                                 |um_ow[183]                                 
um_ow[184]                                 |um_ow[184]                                 
um_ow[185]                                 |um_ow[185]                                 
um_ow[186]                                 |um_ow[186]                                 
um_ow[187]                                 |um_ow[187]                                 
um_ow[188]                                 |um_ow[188]                                 
um_ow[189]                                 |um_ow[189]                                 
um_ow[18]                                  |um_ow[18]                                  
um_ow[190]                                 |um_ow[190]                                 
um_ow[191]                                 |um_ow[191]                                 
um_ow[192]                                 |um_ow[192]                                 
um_ow[193]                                 |um_ow[193]                                 
um_ow[194]                                 |um_ow[194]                                 
um_ow[195]                                 |um_ow[195]                                 
um_ow[196]                                 |um_ow[196]                                 
um_ow[197]                                 |um_ow[197]                                 
um_ow[198]                                 |um_ow[198]                                 
um_ow[199]                                 |um_ow[199]                                 
um_ow[19]                                  |um_ow[19]                                  
um_ow[1]                                   |um_ow[1]                                   
um_ow[200]                                 |um_ow[200]                                 
um_ow[201]                                 |um_ow[201]                                 
um_ow[202]                                 |um_ow[202]                                 
um_ow[203]                                 |um_ow[203]                                 
um_ow[204]                                 |um_ow[204]                                 
um_ow[205]                                 |um_ow[205]                                 
um_ow[206]                                 |um_ow[206]                                 
um_ow[207]                                 |um_ow[207]                                 
um_ow[208]                                 |um_ow[208]                                 
um_ow[209]                                 |um_ow[209]                                 
um_ow[20]                                  |um_ow[20]                                  
um_ow[210]                                 |um_ow[210]                                 
um_ow[211]                                 |um_ow[211]                                 
um_ow[212]                                 |um_ow[212]                                 
um_ow[213]                                 |um_ow[213]                                 
um_ow[214]                                 |um_ow[214]                                 
um_ow[215]                                 |um_ow[215]                                 
um_ow[216]                                 |um_ow[216]                                 
um_ow[217]                                 |um_ow[217]                                 
um_ow[218]                                 |um_ow[218]                                 
um_ow[219]                                 |um_ow[219]                                 
um_ow[21]                                  |um_ow[21]                                  
um_ow[220]                                 |um_ow[220]                                 
um_ow[221]                                 |um_ow[221]                                 
um_ow[222]                                 |um_ow[222]                                 
um_ow[223]                                 |um_ow[223]                                 
um_ow[224]                                 |um_ow[224]                                 
um_ow[225]                                 |um_ow[225]                                 
um_ow[226]                                 |um_ow[226]                                 
um_ow[227]                                 |um_ow[227]                                 
um_ow[228]                                 |um_ow[228]                                 
um_ow[229]                                 |um_ow[229]                                 
um_ow[22]                                  |um_ow[22]                                  
um_ow[230]                                 |um_ow[230]                                 
um_ow[231]                                 |um_ow[231]                                 
um_ow[232]                                 |um_ow[232]                                 
um_ow[233]                                 |um_ow[233]                                 
um_ow[234]                                 |um_ow[234]                                 
um_ow[235]                                 |um_ow[235]                                 
um_ow[236]                                 |um_ow[236]                                 
um_ow[237]                                 |um_ow[237]                                 
um_ow[238]                                 |um_ow[238]                                 
um_ow[239]                                 |um_ow[239]                                 
um_ow[23]                                  |um_ow[23]                                  
um_ow[240]                                 |um_ow[240]                                 
um_ow[241]                                 |um_ow[241]                                 
um_ow[242]                                 |um_ow[242]                                 
um_ow[243]                                 |um_ow[243]                                 
um_ow[244]                                 |um_ow[244]                                 
um_ow[245]                                 |um_ow[245]                                 
um_ow[246]                                 |um_ow[246]                                 
um_ow[247]                                 |um_ow[247]                                 
um_ow[248]                                 |um_ow[248]                                 
um_ow[249]                                 |um_ow[249]                                 
um_ow[24]                                  |um_ow[24]                                  
um_ow[250]                                 |um_ow[250]                                 
um_ow[251]                                 |um_ow[251]                                 
um_ow[252]                                 |um_ow[252]                                 
um_ow[253]                                 |um_ow[253]                                 
um_ow[254]                                 |um_ow[254]                                 
um_ow[255]                                 |um_ow[255]                                 
um_ow[256]                                 |um_ow[256]                                 
um_ow[257]                                 |um_ow[257]                                 
um_ow[258]                                 |um_ow[258]                                 
um_ow[259]                                 |um_ow[259]                                 
um_ow[25]                                  |um_ow[25]                                  
um_ow[260]                                 |um_ow[260]                                 
um_ow[261]                                 |um_ow[261]                                 
um_ow[262]                                 |um_ow[262]                                 
um_ow[263]                                 |um_ow[263]                                 
um_ow[264]                                 |um_ow[264]                                 
um_ow[265]                                 |um_ow[265]                                 
um_ow[266]                                 |um_ow[266]                                 
um_ow[267]                                 |um_ow[267]                                 
um_ow[268]                                 |um_ow[268]                                 
um_ow[269]                                 |um_ow[269]                                 
um_ow[26]                                  |um_ow[26]                                  
um_ow[270]                                 |um_ow[270]                                 
um_ow[271]                                 |um_ow[271]                                 
um_ow[272]                                 |um_ow[272]                                 
um_ow[273]                                 |um_ow[273]                                 
um_ow[274]                                 |um_ow[274]                                 
um_ow[275]                                 |um_ow[275]                                 
um_ow[276]                                 |um_ow[276]                                 
um_ow[277]                                 |um_ow[277]                                 
um_ow[278]                                 |um_ow[278]                                 
um_ow[279]                                 |um_ow[279]                                 
um_ow[27]                                  |um_ow[27]                                  
um_ow[280]                                 |um_ow[280]                                 
um_ow[281]                                 |um_ow[281]                                 
um_ow[282]                                 |um_ow[282]                                 
um_ow[283]                                 |um_ow[283]                                 
um_ow[284]                                 |um_ow[284]                                 
um_ow[285]                                 |um_ow[285]                                 
um_ow[286]                                 |um_ow[286]                                 
um_ow[287]                                 |um_ow[287]                                 
um_ow[288]                                 |um_ow[288]                                 
um_ow[289]                                 |um_ow[289]                                 
um_ow[28]                                  |um_ow[28]                                  
um_ow[290]                                 |um_ow[290]                                 
um_ow[291]                                 |um_ow[291]                                 
um_ow[292]                                 |um_ow[292]                                 
um_ow[293]                                 |um_ow[293]                                 
um_ow[294]                                 |um_ow[294]                                 
um_ow[295]                                 |um_ow[295]                                 
um_ow[296]                                 |um_ow[296]                                 
um_ow[297]                                 |um_ow[297]                                 
um_ow[298]                                 |um_ow[298]                                 
um_ow[299]                                 |um_ow[299]                                 
um_ow[29]                                  |um_ow[29]                                  
um_ow[2]                                   |um_ow[2]                                   
um_ow[300]                                 |um_ow[300]                                 
um_ow[301]                                 |um_ow[301]                                 
um_ow[302]                                 |um_ow[302]                                 
um_ow[303]                                 |um_ow[303]                                 
um_ow[304]                                 |um_ow[304]                                 
um_ow[305]                                 |um_ow[305]                                 
um_ow[306]                                 |um_ow[306]                                 
um_ow[307]                                 |um_ow[307]                                 
um_ow[308]                                 |um_ow[308]                                 
um_ow[309]                                 |um_ow[309]                                 
um_ow[30]                                  |um_ow[30]                                  
um_ow[310]                                 |um_ow[310]                                 
um_ow[311]                                 |um_ow[311]                                 
um_ow[312]                                 |um_ow[312]                                 
um_ow[313]                                 |um_ow[313]                                 
um_ow[314]                                 |um_ow[314]                                 
um_ow[315]                                 |um_ow[315]                                 
um_ow[316]                                 |um_ow[316]                                 
um_ow[317]                                 |um_ow[317]                                 
um_ow[318]                                 |um_ow[318]                                 
um_ow[319]                                 |um_ow[319]                                 
um_ow[31]                                  |um_ow[31]                                  
um_ow[320]                                 |um_ow[320]                                 
um_ow[321]                                 |um_ow[321]                                 
um_ow[322]                                 |um_ow[322]                                 
um_ow[323]                                 |um_ow[323]                                 
um_ow[324]                                 |um_ow[324]                                 
um_ow[325]                                 |um_ow[325]                                 
um_ow[326]                                 |um_ow[326]                                 
um_ow[327]                                 |um_ow[327]                                 
um_ow[328]                                 |um_ow[328]                                 
um_ow[329]                                 |um_ow[329]                                 
um_ow[32]                                  |um_ow[32]                                  
um_ow[330]                                 |um_ow[330]                                 
um_ow[331]                                 |um_ow[331]                                 
um_ow[332]                                 |um_ow[332]                                 
um_ow[333]                                 |um_ow[333]                                 
um_ow[334]                                 |um_ow[334]                                 
um_ow[335]                                 |um_ow[335]                                 
um_ow[336]                                 |um_ow[336]                                 
um_ow[337]                                 |um_ow[337]                                 
um_ow[338]                                 |um_ow[338]                                 
um_ow[339]                                 |um_ow[339]                                 
um_ow[33]                                  |um_ow[33]                                  
um_ow[340]                                 |um_ow[340]                                 
um_ow[341]                                 |um_ow[341]                                 
um_ow[342]                                 |um_ow[342]                                 
um_ow[343]                                 |um_ow[343]                                 
um_ow[344]                                 |um_ow[344]                                 
um_ow[345]                                 |um_ow[345]                                 
um_ow[346]                                 |um_ow[346]                                 
um_ow[347]                                 |um_ow[347]                                 
um_ow[348]                                 |um_ow[348]                                 
um_ow[349]                                 |um_ow[349]                                 
um_ow[34]                                  |um_ow[34]                                  
um_ow[350]                                 |um_ow[350]                                 
um_ow[351]                                 |um_ow[351]                                 
um_ow[352]                                 |um_ow[352]                                 
um_ow[353]                                 |um_ow[353]                                 
um_ow[354]                                 |um_ow[354]                                 
um_ow[355]                                 |um_ow[355]                                 
um_ow[356]                                 |um_ow[356]                                 
um_ow[357]                                 |um_ow[357]                                 
um_ow[358]                                 |um_ow[358]                                 
um_ow[359]                                 |um_ow[359]                                 
um_ow[35]                                  |um_ow[35]                                  
um_ow[360]                                 |um_ow[360]                                 
um_ow[361]                                 |um_ow[361]                                 
um_ow[362]                                 |um_ow[362]                                 
um_ow[363]                                 |um_ow[363]                                 
um_ow[364]                                 |um_ow[364]                                 
um_ow[365]                                 |um_ow[365]                                 
um_ow[366]                                 |um_ow[366]                                 
um_ow[367]                                 |um_ow[367]                                 
um_ow[368]                                 |um_ow[368]                                 
um_ow[369]                                 |um_ow[369]                                 
um_ow[36]                                  |um_ow[36]                                  
um_ow[370]                                 |um_ow[370]                                 
um_ow[371]                                 |um_ow[371]                                 
um_ow[372]                                 |um_ow[372]                                 
um_ow[373]                                 |um_ow[373]                                 
um_ow[374]                                 |um_ow[374]                                 
um_ow[375]                                 |um_ow[375]                                 
um_ow[376]                                 |um_ow[376]                                 
um_ow[377]                                 |um_ow[377]                                 
um_ow[378]                                 |um_ow[378]                                 
um_ow[379]                                 |um_ow[379]                                 
um_ow[37]                                  |um_ow[37]                                  
um_ow[380]                                 |um_ow[380]                                 
um_ow[381]                                 |um_ow[381]                                 
um_ow[382]                                 |um_ow[382]                                 
um_ow[383]                                 |um_ow[383]                                 
um_ow[38]                                  |um_ow[38]                                  
um_ow[39]                                  |um_ow[39]                                  
um_ow[3]                                   |um_ow[3]                                   
um_ow[40]                                  |um_ow[40]                                  
um_ow[41]                                  |um_ow[41]                                  
um_ow[42]                                  |um_ow[42]                                  
um_ow[43]                                  |um_ow[43]                                  
um_ow[44]                                  |um_ow[44]                                  
um_ow[45]                                  |um_ow[45]                                  
um_ow[46]                                  |um_ow[46]                                  
um_ow[47]                                  |um_ow[47]                                  
um_ow[48]                                  |um_ow[48]                                  
um_ow[49]                                  |um_ow[49]                                  
um_ow[4]                                   |um_ow[4]                                   
um_ow[50]                                  |um_ow[50]                                  
um_ow[51]                                  |um_ow[51]                                  
um_ow[52]                                  |um_ow[52]                                  
um_ow[53]                                  |um_ow[53]                                  
um_ow[54]                                  |um_ow[54]                                  
um_ow[55]                                  |um_ow[55]                                  
um_ow[56]                                  |um_ow[56]                                  
um_ow[57]                                  |um_ow[57]                                  
um_ow[58]                                  |um_ow[58]                                  
um_ow[59]                                  |um_ow[59]                                  
um_ow[5]                                   |um_ow[5]                                   
um_ow[60]                                  |um_ow[60]                                  
um_ow[61]                                  |um_ow[61]                                  
um_ow[62]                                  |um_ow[62]                                  
um_ow[63]                                  |um_ow[63]                                  
um_ow[64]                                  |um_ow[64]                                  
um_ow[65]                                  |um_ow[65]                                  
um_ow[66]                                  |um_ow[66]                                  
um_ow[67]                                  |um_ow[67]                                  
um_ow[68]                                  |um_ow[68]                                  
um_ow[69]                                  |um_ow[69]                                  
um_ow[6]                                   |um_ow[6]                                   
um_ow[70]                                  |um_ow[70]                                  
um_ow[71]                                  |um_ow[71]                                  
um_ow[72]                                  |um_ow[72]                                  
um_ow[73]                                  |um_ow[73]                                  
um_ow[74]                                  |um_ow[74]                                  
um_ow[75]                                  |um_ow[75]                                  
um_ow[76]                                  |um_ow[76]                                  
um_ow[77]                                  |um_ow[77]                                  
um_ow[78]                                  |um_ow[78]                                  
um_ow[79]                                  |um_ow[79]                                  
um_ow[7]                                   |um_ow[7]                                   
um_ow[80]                                  |um_ow[80]                                  
um_ow[81]                                  |um_ow[81]                                  
um_ow[82]                                  |um_ow[82]                                  
um_ow[83]                                  |um_ow[83]                                  
um_ow[84]                                  |um_ow[84]                                  
um_ow[85]                                  |um_ow[85]                                  
um_ow[86]                                  |um_ow[86]                                  
um_ow[87]                                  |um_ow[87]                                  
um_ow[88]                                  |um_ow[88]                                  
um_ow[89]                                  |um_ow[89]                                  
um_ow[8]                                   |um_ow[8]                                   
um_ow[90]                                  |um_ow[90]                                  
um_ow[91]                                  |um_ow[91]                                  
um_ow[92]                                  |um_ow[92]                                  
um_ow[93]                                  |um_ow[93]                                  
um_ow[94]                                  |um_ow[94]                                  
um_ow[95]                                  |um_ow[95]                                  
um_ow[96]                                  |um_ow[96]                                  
um_ow[97]                                  |um_ow[97]                                  
um_ow[98]                                  |um_ow[98]                                  
um_ow[99]                                  |um_ow[99]                                  
um_ow[9]                                   |um_ow[9]                                   
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_mux and tt_mux are equivalent.

Cell tt_um_test (0) disconnected node: clk
Cell tt_um_test (0) disconnected node: ena
Cell tt_um_test (0) disconnected node: rst_n
Cell tt_um_test (0) disconnected node: ui_in[0]
Cell tt_um_test (0) disconnected node: ui_in[1]
Cell tt_um_test (0) disconnected node: ui_in[2]
Cell tt_um_test (0) disconnected node: ui_in[3]
Cell tt_um_test (0) disconnected node: ui_in[4]
Cell tt_um_test (0) disconnected node: ui_in[5]
Cell tt_um_test (0) disconnected node: ui_in[6]
Cell tt_um_test (0) disconnected node: ui_in[7]
Cell tt_um_test (0) disconnected node: uio_in[0]
Cell tt_um_test (0) disconnected node: uio_in[1]
Cell tt_um_test (0) disconnected node: uio_in[2]
Cell tt_um_test (0) disconnected node: uio_in[3]
Cell tt_um_test (0) disconnected node: uio_in[4]
Cell tt_um_test (0) disconnected node: uio_in[5]
Cell tt_um_test (0) disconnected node: uio_in[6]
Cell tt_um_test (0) disconnected node: uio_in[7]
Cell tt_um_test (0) disconnected node: uio_oe[0]
Cell tt_um_test (0) disconnected node: uio_oe[1]
Cell tt_um_test (0) disconnected node: uio_oe[2]
Cell tt_um_test (0) disconnected node: uio_oe[3]
Cell tt_um_test (0) disconnected node: uio_oe[4]
Cell tt_um_test (0) disconnected node: uio_oe[5]
Cell tt_um_test (0) disconnected node: uio_oe[6]
Cell tt_um_test (0) disconnected node: uio_oe[7]
Cell tt_um_test (0) disconnected node: uio_out[0]
Cell tt_um_test (0) disconnected node: uio_out[1]
Cell tt_um_test (0) disconnected node: uio_out[2]
Cell tt_um_test (0) disconnected node: uio_out[3]
Cell tt_um_test (0) disconnected node: uio_out[4]
Cell tt_um_test (0) disconnected node: uio_out[5]
Cell tt_um_test (0) disconnected node: uio_out[6]
Cell tt_um_test (0) disconnected node: uio_out[7]
Cell tt_um_test (0) disconnected node: uo_out[0]
Cell tt_um_test (0) disconnected node: uo_out[1]
Cell tt_um_test (0) disconnected node: uo_out[2]
Cell tt_um_test (0) disconnected node: uo_out[3]
Cell tt_um_test (0) disconnected node: uo_out[4]
Cell tt_um_test (0) disconnected node: uo_out[5]
Cell tt_um_test (0) disconnected node: uo_out[6]
Cell tt_um_test (0) disconnected node: uo_out[7]
Cell tt_um_test (0) disconnected node: vccd1
Cell tt_um_test (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_test is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_test                      |Circuit 2: tt_um_test                      
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_test and tt_um_test are equivalent.

Cell tt_um_cam (0) disconnected node: clk
Cell tt_um_cam (0) disconnected node: ena
Cell tt_um_cam (0) disconnected node: rst_n
Cell tt_um_cam (0) disconnected node: ui_in[0]
Cell tt_um_cam (0) disconnected node: ui_in[1]
Cell tt_um_cam (0) disconnected node: ui_in[2]
Cell tt_um_cam (0) disconnected node: ui_in[3]
Cell tt_um_cam (0) disconnected node: ui_in[4]
Cell tt_um_cam (0) disconnected node: ui_in[5]
Cell tt_um_cam (0) disconnected node: ui_in[6]
Cell tt_um_cam (0) disconnected node: ui_in[7]
Cell tt_um_cam (0) disconnected node: uio_in[0]
Cell tt_um_cam (0) disconnected node: uio_in[1]
Cell tt_um_cam (0) disconnected node: uio_in[2]
Cell tt_um_cam (0) disconnected node: uio_in[3]
Cell tt_um_cam (0) disconnected node: uio_in[4]
Cell tt_um_cam (0) disconnected node: uio_in[5]
Cell tt_um_cam (0) disconnected node: uio_in[6]
Cell tt_um_cam (0) disconnected node: uio_in[7]
Cell tt_um_cam (0) disconnected node: uio_oe[0]
Cell tt_um_cam (0) disconnected node: uio_oe[1]
Cell tt_um_cam (0) disconnected node: uio_oe[2]
Cell tt_um_cam (0) disconnected node: uio_oe[3]
Cell tt_um_cam (0) disconnected node: uio_oe[4]
Cell tt_um_cam (0) disconnected node: uio_oe[5]
Cell tt_um_cam (0) disconnected node: uio_oe[6]
Cell tt_um_cam (0) disconnected node: uio_oe[7]
Cell tt_um_cam (0) disconnected node: uio_out[0]
Cell tt_um_cam (0) disconnected node: uio_out[1]
Cell tt_um_cam (0) disconnected node: uio_out[2]
Cell tt_um_cam (0) disconnected node: uio_out[3]
Cell tt_um_cam (0) disconnected node: uio_out[4]
Cell tt_um_cam (0) disconnected node: uio_out[5]
Cell tt_um_cam (0) disconnected node: uio_out[6]
Cell tt_um_cam (0) disconnected node: uio_out[7]
Cell tt_um_cam (0) disconnected node: uo_out[0]
Cell tt_um_cam (0) disconnected node: uo_out[1]
Cell tt_um_cam (0) disconnected node: uo_out[2]
Cell tt_um_cam (0) disconnected node: uo_out[3]
Cell tt_um_cam (0) disconnected node: uo_out[4]
Cell tt_um_cam (0) disconnected node: uo_out[5]
Cell tt_um_cam (0) disconnected node: uo_out[6]
Cell tt_um_cam (0) disconnected node: uo_out[7]
Cell tt_um_cam (0) disconnected node: vccd1
Cell tt_um_cam (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_cam is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_cam                       |Circuit 2: tt_um_cam                       
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_cam and tt_um_cam are equivalent.

Cell tt_um_loopback (0) disconnected node: VGND
Cell tt_um_loopback (0) disconnected node: VPWR
Cell tt_um_loopback (0) disconnected node: clk
Cell tt_um_loopback (0) disconnected node: ena
Cell tt_um_loopback (0) disconnected node: rst_n
Cell tt_um_loopback (0) disconnected node: ui_in[0]
Cell tt_um_loopback (0) disconnected node: ui_in[1]
Cell tt_um_loopback (0) disconnected node: ui_in[2]
Cell tt_um_loopback (0) disconnected node: ui_in[3]
Cell tt_um_loopback (0) disconnected node: ui_in[4]
Cell tt_um_loopback (0) disconnected node: ui_in[5]
Cell tt_um_loopback (0) disconnected node: ui_in[6]
Cell tt_um_loopback (0) disconnected node: ui_in[7]
Cell tt_um_loopback (0) disconnected node: uio_in[0]
Cell tt_um_loopback (0) disconnected node: uio_in[1]
Cell tt_um_loopback (0) disconnected node: uio_in[2]
Cell tt_um_loopback (0) disconnected node: uio_in[3]
Cell tt_um_loopback (0) disconnected node: uio_in[4]
Cell tt_um_loopback (0) disconnected node: uio_in[5]
Cell tt_um_loopback (0) disconnected node: uio_in[6]
Cell tt_um_loopback (0) disconnected node: uio_in[7]
Cell tt_um_loopback (0) disconnected node: uio_oe[0]
Cell tt_um_loopback (0) disconnected node: uio_oe[1]
Cell tt_um_loopback (0) disconnected node: uio_oe[2]
Cell tt_um_loopback (0) disconnected node: uio_oe[3]
Cell tt_um_loopback (0) disconnected node: uio_oe[4]
Cell tt_um_loopback (0) disconnected node: uio_oe[5]
Cell tt_um_loopback (0) disconnected node: uio_oe[6]
Cell tt_um_loopback (0) disconnected node: uio_oe[7]
Cell tt_um_loopback (0) disconnected node: uio_out[0]
Cell tt_um_loopback (0) disconnected node: uio_out[1]
Cell tt_um_loopback (0) disconnected node: uio_out[2]
Cell tt_um_loopback (0) disconnected node: uio_out[3]
Cell tt_um_loopback (0) disconnected node: uio_out[4]
Cell tt_um_loopback (0) disconnected node: uio_out[5]
Cell tt_um_loopback (0) disconnected node: uio_out[6]
Cell tt_um_loopback (0) disconnected node: uio_out[7]
Cell tt_um_loopback (0) disconnected node: uo_out[0]
Cell tt_um_loopback (0) disconnected node: uo_out[1]
Cell tt_um_loopback (0) disconnected node: uo_out[2]
Cell tt_um_loopback (0) disconnected node: uo_out[3]
Cell tt_um_loopback (0) disconnected node: uo_out[4]
Cell tt_um_loopback (0) disconnected node: uo_out[5]
Cell tt_um_loopback (0) disconnected node: uo_out[6]
Cell tt_um_loopback (0) disconnected node: uo_out[7]
Warning: Equate pins:  cell tt_um_loopback is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_loopback                  |Circuit 2: tt_um_loopback                  
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_loopback and tt_um_loopback are equivalent.

Cell tt_ctrl (0) disconnected node: ctrl_ena
Cell tt_ctrl (0) disconnected node: ctrl_sel_inc
Cell tt_ctrl (0) disconnected node: ctrl_sel_rst_n
Cell tt_ctrl (0) disconnected node: k_one
Cell tt_ctrl (0) disconnected node: k_zero
Cell tt_ctrl (0) disconnected node: pad_ui_in[0]
Cell tt_ctrl (0) disconnected node: pad_ui_in[1]
Cell tt_ctrl (0) disconnected node: pad_ui_in[2]
Cell tt_ctrl (0) disconnected node: pad_ui_in[3]
Cell tt_ctrl (0) disconnected node: pad_ui_in[4]
Cell tt_ctrl (0) disconnected node: pad_ui_in[5]
Cell tt_ctrl (0) disconnected node: pad_ui_in[6]
Cell tt_ctrl (0) disconnected node: pad_ui_in[7]
Cell tt_ctrl (0) disconnected node: pad_ui_in[8]
Cell tt_ctrl (0) disconnected node: pad_ui_in[9]
Cell tt_ctrl (0) disconnected node: pad_uio_in[0]
Cell tt_ctrl (0) disconnected node: pad_uio_in[1]
Cell tt_ctrl (0) disconnected node: pad_uio_in[2]
Cell tt_ctrl (0) disconnected node: pad_uio_in[3]
Cell tt_ctrl (0) disconnected node: pad_uio_in[4]
Cell tt_ctrl (0) disconnected node: pad_uio_in[5]
Cell tt_ctrl (0) disconnected node: pad_uio_in[6]
Cell tt_ctrl (0) disconnected node: pad_uio_in[7]
Cell tt_ctrl (0) disconnected node: pad_uio_oe_n[0]
Cell tt_ctrl (0) disconnected node: pad_uio_oe_n[1]
Cell tt_ctrl (0) disconnected node: pad_uio_oe_n[2]
Cell tt_ctrl (0) disconnected node: pad_uio_oe_n[3]
Cell tt_ctrl (0) disconnected node: pad_uio_oe_n[4]
Cell tt_ctrl (0) disconnected node: pad_uio_oe_n[5]
Cell tt_ctrl (0) disconnected node: pad_uio_oe_n[6]
Cell tt_ctrl (0) disconnected node: pad_uio_oe_n[7]
Cell tt_ctrl (0) disconnected node: pad_uio_out[0]
Cell tt_ctrl (0) disconnected node: pad_uio_out[1]
Cell tt_ctrl (0) disconnected node: pad_uio_out[2]
Cell tt_ctrl (0) disconnected node: pad_uio_out[3]
Cell tt_ctrl (0) disconnected node: pad_uio_out[4]
Cell tt_ctrl (0) disconnected node: pad_uio_out[5]
Cell tt_ctrl (0) disconnected node: pad_uio_out[6]
Cell tt_ctrl (0) disconnected node: pad_uio_out[7]
Cell tt_ctrl (0) disconnected node: pad_uo_out[0]
Cell tt_ctrl (0) disconnected node: pad_uo_out[1]
Cell tt_ctrl (0) disconnected node: pad_uo_out[2]
Cell tt_ctrl (0) disconnected node: pad_uo_out[3]
Cell tt_ctrl (0) disconnected node: pad_uo_out[4]
Cell tt_ctrl (0) disconnected node: pad_uo_out[5]
Cell tt_ctrl (0) disconnected node: pad_uo_out[6]
Cell tt_ctrl (0) disconnected node: pad_uo_out[7]
Cell tt_ctrl (0) disconnected node: spine_iw[0]
Cell tt_ctrl (0) disconnected node: spine_iw[10]
Cell tt_ctrl (0) disconnected node: spine_iw[11]
Cell tt_ctrl (0) disconnected node: spine_iw[12]
Cell tt_ctrl (0) disconnected node: spine_iw[13]
Cell tt_ctrl (0) disconnected node: spine_iw[14]
Cell tt_ctrl (0) disconnected node: spine_iw[15]
Cell tt_ctrl (0) disconnected node: spine_iw[16]
Cell tt_ctrl (0) disconnected node: spine_iw[17]
Cell tt_ctrl (0) disconnected node: spine_iw[18]
Cell tt_ctrl (0) disconnected node: spine_iw[19]
Cell tt_ctrl (0) disconnected node: spine_iw[1]
Cell tt_ctrl (0) disconnected node: spine_iw[20]
Cell tt_ctrl (0) disconnected node: spine_iw[21]
Cell tt_ctrl (0) disconnected node: spine_iw[22]
Cell tt_ctrl (0) disconnected node: spine_iw[23]
Cell tt_ctrl (0) disconnected node: spine_iw[24]
Cell tt_ctrl (0) disconnected node: spine_iw[25]
Cell tt_ctrl (0) disconnected node: spine_iw[26]
Cell tt_ctrl (0) disconnected node: spine_iw[27]
Cell tt_ctrl (0) disconnected node: spine_iw[28]
Cell tt_ctrl (0) disconnected node: spine_iw[29]
Cell tt_ctrl (0) disconnected node: spine_iw[2]
Cell tt_ctrl (0) disconnected node: spine_iw[30]
Cell tt_ctrl (0) disconnected node: spine_iw[3]
Cell tt_ctrl (0) disconnected node: spine_iw[4]
Cell tt_ctrl (0) disconnected node: spine_iw[5]
Cell tt_ctrl (0) disconnected node: spine_iw[6]
Cell tt_ctrl (0) disconnected node: spine_iw[7]
Cell tt_ctrl (0) disconnected node: spine_iw[8]
Cell tt_ctrl (0) disconnected node: spine_iw[9]
Cell tt_ctrl (0) disconnected node: spine_ow[0]
Cell tt_ctrl (0) disconnected node: spine_ow[10]
Cell tt_ctrl (0) disconnected node: spine_ow[11]
Cell tt_ctrl (0) disconnected node: spine_ow[12]
Cell tt_ctrl (0) disconnected node: spine_ow[13]
Cell tt_ctrl (0) disconnected node: spine_ow[14]
Cell tt_ctrl (0) disconnected node: spine_ow[15]
Cell tt_ctrl (0) disconnected node: spine_ow[16]
Cell tt_ctrl (0) disconnected node: spine_ow[17]
Cell tt_ctrl (0) disconnected node: spine_ow[18]
Cell tt_ctrl (0) disconnected node: spine_ow[19]
Cell tt_ctrl (0) disconnected node: spine_ow[1]
Cell tt_ctrl (0) disconnected node: spine_ow[20]
Cell tt_ctrl (0) disconnected node: spine_ow[21]
Cell tt_ctrl (0) disconnected node: spine_ow[22]
Cell tt_ctrl (0) disconnected node: spine_ow[23]
Cell tt_ctrl (0) disconnected node: spine_ow[24]
Cell tt_ctrl (0) disconnected node: spine_ow[25]
Cell tt_ctrl (0) disconnected node: spine_ow[2]
Cell tt_ctrl (0) disconnected node: spine_ow[3]
Cell tt_ctrl (0) disconnected node: spine_ow[4]
Cell tt_ctrl (0) disconnected node: spine_ow[5]
Cell tt_ctrl (0) disconnected node: spine_ow[6]
Cell tt_ctrl (0) disconnected node: spine_ow[7]
Cell tt_ctrl (0) disconnected node: spine_ow[8]
Cell tt_ctrl (0) disconnected node: spine_ow[9]
Cell tt_ctrl (0) disconnected node: vccd1
Cell tt_ctrl (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_ctrl is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_ctrl                         |Circuit 2: tt_ctrl                         
-------------------------------------------|-------------------------------------------
ctrl_ena                                   |ctrl_ena                                   
ctrl_sel_inc                               |ctrl_sel_inc                               
ctrl_sel_rst_n                             |ctrl_sel_rst_n                             
k_one                                      |k_one                                      
k_zero                                     |k_zero                                     
pad_ui_in[0]                               |pad_ui_in[0]                               
pad_ui_in[1]                               |pad_ui_in[1]                               
pad_ui_in[2]                               |pad_ui_in[2]                               
pad_ui_in[3]                               |pad_ui_in[3]                               
pad_ui_in[4]                               |pad_ui_in[4]                               
pad_ui_in[5]                               |pad_ui_in[5]                               
pad_ui_in[6]                               |pad_ui_in[6]                               
pad_ui_in[7]                               |pad_ui_in[7]                               
pad_ui_in[8]                               |pad_ui_in[8]                               
pad_ui_in[9]                               |pad_ui_in[9]                               
pad_uio_in[0]                              |pad_uio_in[0]                              
pad_uio_in[1]                              |pad_uio_in[1]                              
pad_uio_in[2]                              |pad_uio_in[2]                              
pad_uio_in[3]                              |pad_uio_in[3]                              
pad_uio_in[4]                              |pad_uio_in[4]                              
pad_uio_in[5]                              |pad_uio_in[5]                              
pad_uio_in[6]                              |pad_uio_in[6]                              
pad_uio_in[7]                              |pad_uio_in[7]                              
pad_uio_oe_n[0]                            |pad_uio_oe_n[0]                            
pad_uio_oe_n[1]                            |pad_uio_oe_n[1]                            
pad_uio_oe_n[2]                            |pad_uio_oe_n[2]                            
pad_uio_oe_n[3]                            |pad_uio_oe_n[3]                            
pad_uio_oe_n[4]                            |pad_uio_oe_n[4]                            
pad_uio_oe_n[5]                            |pad_uio_oe_n[5]                            
pad_uio_oe_n[6]                            |pad_uio_oe_n[6]                            
pad_uio_oe_n[7]                            |pad_uio_oe_n[7]                            
pad_uio_out[0]                             |pad_uio_out[0]                             
pad_uio_out[1]                             |pad_uio_out[1]                             
pad_uio_out[2]                             |pad_uio_out[2]                             
pad_uio_out[3]                             |pad_uio_out[3]                             
pad_uio_out[4]                             |pad_uio_out[4]                             
pad_uio_out[5]                             |pad_uio_out[5]                             
pad_uio_out[6]                             |pad_uio_out[6]                             
pad_uio_out[7]                             |pad_uio_out[7]                             
pad_uo_out[0]                              |pad_uo_out[0]                              
pad_uo_out[1]                              |pad_uo_out[1]                              
pad_uo_out[2]                              |pad_uo_out[2]                              
pad_uo_out[3]                              |pad_uo_out[3]                              
pad_uo_out[4]                              |pad_uo_out[4]                              
pad_uo_out[5]                              |pad_uo_out[5]                              
pad_uo_out[6]                              |pad_uo_out[6]                              
pad_uo_out[7]                              |pad_uo_out[7]                              
spine_iw[0]                                |spine_iw[0]                                
spine_iw[10]                               |spine_iw[10]                               
spine_iw[11]                               |spine_iw[11]                               
spine_iw[12]                               |spine_iw[12]                               
spine_iw[13]                               |spine_iw[13]                               
spine_iw[14]                               |spine_iw[14]                               
spine_iw[15]                               |spine_iw[15]                               
spine_iw[16]                               |spine_iw[16]                               
spine_iw[17]                               |spine_iw[17]                               
spine_iw[18]                               |spine_iw[18]                               
spine_iw[19]                               |spine_iw[19]                               
spine_iw[1]                                |spine_iw[1]                                
spine_iw[20]                               |spine_iw[20]                               
spine_iw[21]                               |spine_iw[21]                               
spine_iw[22]                               |spine_iw[22]                               
spine_iw[23]                               |spine_iw[23]                               
spine_iw[24]                               |spine_iw[24]                               
spine_iw[25]                               |spine_iw[25]                               
spine_iw[26]                               |spine_iw[26]                               
spine_iw[27]                               |spine_iw[27]                               
spine_iw[28]                               |spine_iw[28]                               
spine_iw[29]                               |spine_iw[29]                               
spine_iw[2]                                |spine_iw[2]                                
spine_iw[30]                               |spine_iw[30]                               
spine_iw[3]                                |spine_iw[3]                                
spine_iw[4]                                |spine_iw[4]                                
spine_iw[5]                                |spine_iw[5]                                
spine_iw[6]                                |spine_iw[6]                                
spine_iw[7]                                |spine_iw[7]                                
spine_iw[8]                                |spine_iw[8]                                
spine_iw[9]                                |spine_iw[9]                                
spine_ow[0]                                |spine_ow[0]                                
spine_ow[10]                               |spine_ow[10]                               
spine_ow[11]                               |spine_ow[11]                               
spine_ow[12]                               |spine_ow[12]                               
spine_ow[13]                               |spine_ow[13]                               
spine_ow[14]                               |spine_ow[14]                               
spine_ow[15]                               |spine_ow[15]                               
spine_ow[16]                               |spine_ow[16]                               
spine_ow[17]                               |spine_ow[17]                               
spine_ow[18]                               |spine_ow[18]                               
spine_ow[19]                               |spine_ow[19]                               
spine_ow[1]                                |spine_ow[1]                                
spine_ow[20]                               |spine_ow[20]                               
spine_ow[21]                               |spine_ow[21]                               
spine_ow[22]                               |spine_ow[22]                               
spine_ow[23]                               |spine_ow[23]                               
spine_ow[24]                               |spine_ow[24]                               
spine_ow[25]                               |spine_ow[25]                               
spine_ow[2]                                |spine_ow[2]                                
spine_ow[3]                                |spine_ow[3]                                
spine_ow[4]                                |spine_ow[4]                                
spine_ow[5]                                |spine_ow[5]                                
spine_ow[6]                                |spine_ow[6]                                
spine_ow[7]                                |spine_ow[7]                                
spine_ow[8]                                |spine_ow[8]                                
spine_ow[9]                                |spine_ow[9]                                
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_ctrl and tt_ctrl are equivalent.

Cell tt_um_moyes0_top_module (0) disconnected node: clk
Cell tt_um_moyes0_top_module (0) disconnected node: ena
Cell tt_um_moyes0_top_module (0) disconnected node: rst_n
Cell tt_um_moyes0_top_module (0) disconnected node: ui_in[0]
Cell tt_um_moyes0_top_module (0) disconnected node: ui_in[1]
Cell tt_um_moyes0_top_module (0) disconnected node: ui_in[2]
Cell tt_um_moyes0_top_module (0) disconnected node: ui_in[3]
Cell tt_um_moyes0_top_module (0) disconnected node: ui_in[4]
Cell tt_um_moyes0_top_module (0) disconnected node: ui_in[5]
Cell tt_um_moyes0_top_module (0) disconnected node: ui_in[6]
Cell tt_um_moyes0_top_module (0) disconnected node: ui_in[7]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_in[0]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_in[1]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_in[2]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_in[3]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_in[4]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_in[5]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_in[6]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_in[7]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_oe[0]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_oe[1]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_oe[2]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_oe[3]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_oe[4]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_oe[5]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_oe[6]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_oe[7]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_out[0]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_out[1]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_out[2]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_out[3]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_out[4]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_out[5]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_out[6]
Cell tt_um_moyes0_top_module (0) disconnected node: uio_out[7]
Cell tt_um_moyes0_top_module (0) disconnected node: uo_out[0]
Cell tt_um_moyes0_top_module (0) disconnected node: uo_out[1]
Cell tt_um_moyes0_top_module (0) disconnected node: uo_out[2]
Cell tt_um_moyes0_top_module (0) disconnected node: uo_out[3]
Cell tt_um_moyes0_top_module (0) disconnected node: uo_out[4]
Cell tt_um_moyes0_top_module (0) disconnected node: uo_out[5]
Cell tt_um_moyes0_top_module (0) disconnected node: uo_out[6]
Cell tt_um_moyes0_top_module (0) disconnected node: uo_out[7]
Cell tt_um_moyes0_top_module (0) disconnected node: vccd1
Cell tt_um_moyes0_top_module (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_moyes0_top_module is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_moyes0_top_module         |Circuit 2: tt_um_moyes0_top_module         
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_moyes0_top_module and tt_um_moyes0_top_module are equivalent.

Cell tt_um_tomkeddie_a (0) disconnected node: clk
Cell tt_um_tomkeddie_a (0) disconnected node: ena
Cell tt_um_tomkeddie_a (0) disconnected node: rst_n
Cell tt_um_tomkeddie_a (0) disconnected node: ui_in[0]
Cell tt_um_tomkeddie_a (0) disconnected node: ui_in[1]
Cell tt_um_tomkeddie_a (0) disconnected node: ui_in[2]
Cell tt_um_tomkeddie_a (0) disconnected node: ui_in[3]
Cell tt_um_tomkeddie_a (0) disconnected node: ui_in[4]
Cell tt_um_tomkeddie_a (0) disconnected node: ui_in[5]
Cell tt_um_tomkeddie_a (0) disconnected node: ui_in[6]
Cell tt_um_tomkeddie_a (0) disconnected node: ui_in[7]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_in[0]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_in[1]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_in[2]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_in[3]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_in[4]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_in[5]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_in[6]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_in[7]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_oe[0]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_oe[1]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_oe[2]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_oe[3]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_oe[4]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_oe[5]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_oe[6]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_oe[7]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_out[0]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_out[1]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_out[2]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_out[3]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_out[4]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_out[5]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_out[6]
Cell tt_um_tomkeddie_a (0) disconnected node: uio_out[7]
Cell tt_um_tomkeddie_a (0) disconnected node: uo_out[0]
Cell tt_um_tomkeddie_a (0) disconnected node: uo_out[1]
Cell tt_um_tomkeddie_a (0) disconnected node: uo_out[2]
Cell tt_um_tomkeddie_a (0) disconnected node: uo_out[3]
Cell tt_um_tomkeddie_a (0) disconnected node: uo_out[4]
Cell tt_um_tomkeddie_a (0) disconnected node: uo_out[5]
Cell tt_um_tomkeddie_a (0) disconnected node: uo_out[6]
Cell tt_um_tomkeddie_a (0) disconnected node: uo_out[7]
Cell tt_um_tomkeddie_a (0) disconnected node: vccd1
Cell tt_um_tomkeddie_a (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_tomkeddie_a is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_tomkeddie_a               |Circuit 2: tt_um_tomkeddie_a               
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_tomkeddie_a and tt_um_tomkeddie_a are equivalent.

Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[0]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[1]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[2]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[3]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[4]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[5]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[6]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[7]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[8]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[9]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[10]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[11]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[12]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[13]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[14]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[15]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[16]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[17]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[18]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[19]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[20]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[21]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[22]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[23]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[24]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[25]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[26]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[27]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[28]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[29]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[30]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: din0[31]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr0[0]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr0[1]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr0[2]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr0[3]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr0[4]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr0[5]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr0[6]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr0[7]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr0[8]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr1[0]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr1[1]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr1[2]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr1[3]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr1[4]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr1[5]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr1[6]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr1[7]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: addr1[8]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: csb0
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: csb1
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: web0
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: clk0
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: clk1
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: wmask0[0]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: wmask0[1]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: wmask0[2]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: wmask0[3]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[0]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[1]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[2]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[3]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[4]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[5]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[6]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[7]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[8]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[9]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[10]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[11]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[12]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[13]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[14]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[15]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[16]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[17]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[18]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[19]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[20]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[21]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[22]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[23]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[24]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[25]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[26]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[27]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[28]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[29]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[30]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout0[31]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[0]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[1]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[2]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[3]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[4]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[5]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[6]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[7]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[8]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[9]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[10]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[11]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[12]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[13]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[14]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[15]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[16]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[17]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[18]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[19]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[20]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[21]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[22]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[23]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[24]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[25]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[26]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[27]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[28]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[29]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[30]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: dout1[31]
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: vccd1
Cell sky130_sram_2kbyte_1rw1r_32x512_8 (0) disconnected node: vssd1
Warning: Equate pins:  cell sky130_sram_2kbyte_1rw1r_32x512_8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_sram_2kbyte_1rw1r_32x512 |Circuit 2: sky130_sram_2kbyte_1rw1r_32x512 
-------------------------------------------|-------------------------------------------
din0[0]                                    |din0[0]                                    
din0[1]                                    |din0[1]                                    
din0[2]                                    |din0[2]                                    
din0[3]                                    |din0[3]                                    
din0[4]                                    |din0[4]                                    
din0[5]                                    |din0[5]                                    
din0[6]                                    |din0[6]                                    
din0[7]                                    |din0[7]                                    
din0[8]                                    |din0[8]                                    
din0[9]                                    |din0[9]                                    
din0[10]                                   |din0[10]                                   
din0[11]                                   |din0[11]                                   
din0[12]                                   |din0[12]                                   
din0[13]                                   |din0[13]                                   
din0[14]                                   |din0[14]                                   
din0[15]                                   |din0[15]                                   
din0[16]                                   |din0[16]                                   
din0[17]                                   |din0[17]                                   
din0[18]                                   |din0[18]                                   
din0[19]                                   |din0[19]                                   
din0[20]                                   |din0[20]                                   
din0[21]                                   |din0[21]                                   
din0[22]                                   |din0[22]                                   
din0[23]                                   |din0[23]                                   
din0[24]                                   |din0[24]                                   
din0[25]                                   |din0[25]                                   
din0[26]                                   |din0[26]                                   
din0[27]                                   |din0[27]                                   
din0[28]                                   |din0[28]                                   
din0[29]                                   |din0[29]                                   
din0[30]                                   |din0[30]                                   
din0[31]                                   |din0[31]                                   
addr0[0]                                   |addr0[0]                                   
addr0[1]                                   |addr0[1]                                   
addr0[2]                                   |addr0[2]                                   
addr0[3]                                   |addr0[3]                                   
addr0[4]                                   |addr0[4]                                   
addr0[5]                                   |addr0[5]                                   
addr0[6]                                   |addr0[6]                                   
addr0[7]                                   |addr0[7]                                   
addr0[8]                                   |addr0[8]                                   
addr1[0]                                   |addr1[0]                                   
addr1[1]                                   |addr1[1]                                   
addr1[2]                                   |addr1[2]                                   
addr1[3]                                   |addr1[3]                                   
addr1[4]                                   |addr1[4]                                   
addr1[5]                                   |addr1[5]                                   
addr1[6]                                   |addr1[6]                                   
addr1[7]                                   |addr1[7]                                   
addr1[8]                                   |addr1[8]                                   
csb0                                       |csb0                                       
csb1                                       |csb1                                       
web0                                       |web0                                       
clk0                                       |clk0                                       
clk1                                       |clk1                                       
wmask0[0]                                  |wmask0[0]                                  
wmask0[1]                                  |wmask0[1]                                  
wmask0[2]                                  |wmask0[2]                                  
wmask0[3]                                  |wmask0[3]                                  
dout0[0]                                   |dout0[0]                                   
dout0[1]                                   |dout0[1]                                   
dout0[2]                                   |dout0[2]                                   
dout0[3]                                   |dout0[3]                                   
dout0[4]                                   |dout0[4]                                   
dout0[5]                                   |dout0[5]                                   
dout0[6]                                   |dout0[6]                                   
dout0[7]                                   |dout0[7]                                   
dout0[8]                                   |dout0[8]                                   
dout0[9]                                   |dout0[9]                                   
dout0[10]                                  |dout0[10]                                  
dout0[11]                                  |dout0[11]                                  
dout0[12]                                  |dout0[12]                                  
dout0[13]                                  |dout0[13]                                  
dout0[14]                                  |dout0[14]                                  
dout0[15]                                  |dout0[15]                                  
dout0[16]                                  |dout0[16]                                  
dout0[17]                                  |dout0[17]                                  
dout0[18]                                  |dout0[18]                                  
dout0[19]                                  |dout0[19]                                  
dout0[20]                                  |dout0[20]                                  
dout0[21]                                  |dout0[21]                                  
dout0[22]                                  |dout0[22]                                  
dout0[23]                                  |dout0[23]                                  
dout0[24]                                  |dout0[24]                                  
dout0[25]                                  |dout0[25]                                  
dout0[26]                                  |dout0[26]                                  
dout0[27]                                  |dout0[27]                                  
dout0[28]                                  |dout0[28]                                  
dout0[29]                                  |dout0[29]                                  
dout0[30]                                  |dout0[30]                                  
dout0[31]                                  |dout0[31]                                  
dout1[0]                                   |dout1[0]                                   
dout1[1]                                   |dout1[1]                                   
dout1[2]                                   |dout1[2]                                   
dout1[3]                                   |dout1[3]                                   
dout1[4]                                   |dout1[4]                                   
dout1[5]                                   |dout1[5]                                   
dout1[6]                                   |dout1[6]                                   
dout1[7]                                   |dout1[7]                                   
dout1[8]                                   |dout1[8]                                   
dout1[9]                                   |dout1[9]                                   
dout1[10]                                  |dout1[10]                                  
dout1[11]                                  |dout1[11]                                  
dout1[12]                                  |dout1[12]                                  
dout1[13]                                  |dout1[13]                                  
dout1[14]                                  |dout1[14]                                  
dout1[15]                                  |dout1[15]                                  
dout1[16]                                  |dout1[16]                                  
dout1[17]                                  |dout1[17]                                  
dout1[18]                                  |dout1[18]                                  
dout1[19]                                  |dout1[19]                                  
dout1[20]                                  |dout1[20]                                  
dout1[21]                                  |dout1[21]                                  
dout1[22]                                  |dout1[22]                                  
dout1[23]                                  |dout1[23]                                  
dout1[24]                                  |dout1[24]                                  
dout1[25]                                  |dout1[25]                                  
dout1[26]                                  |dout1[26]                                  
dout1[27]                                  |dout1[27]                                  
dout1[28]                                  |dout1[28]                                  
dout1[29]                                  |dout1[29]                                  
dout1[30]                                  |dout1[30]                                  
dout1[31]                                  |dout1[31]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_sram_2kbyte_1rw1r_32x512_8 and sky130_sram_2kbyte_1rw1r_32x512_8 are equivalent.

Cell tt_um_urish_dffram (0) disconnected node: clk
Cell tt_um_urish_dffram (0) disconnected node: ena
Cell tt_um_urish_dffram (0) disconnected node: rst_n
Cell tt_um_urish_dffram (0) disconnected node: ui_in[0]
Cell tt_um_urish_dffram (0) disconnected node: ui_in[1]
Cell tt_um_urish_dffram (0) disconnected node: ui_in[2]
Cell tt_um_urish_dffram (0) disconnected node: ui_in[3]
Cell tt_um_urish_dffram (0) disconnected node: ui_in[4]
Cell tt_um_urish_dffram (0) disconnected node: ui_in[5]
Cell tt_um_urish_dffram (0) disconnected node: ui_in[6]
Cell tt_um_urish_dffram (0) disconnected node: ui_in[7]
Cell tt_um_urish_dffram (0) disconnected node: uio_in[0]
Cell tt_um_urish_dffram (0) disconnected node: uio_in[1]
Cell tt_um_urish_dffram (0) disconnected node: uio_in[2]
Cell tt_um_urish_dffram (0) disconnected node: uio_in[3]
Cell tt_um_urish_dffram (0) disconnected node: uio_in[4]
Cell tt_um_urish_dffram (0) disconnected node: uio_in[5]
Cell tt_um_urish_dffram (0) disconnected node: uio_in[6]
Cell tt_um_urish_dffram (0) disconnected node: uio_in[7]
Cell tt_um_urish_dffram (0) disconnected node: uio_oe[0]
Cell tt_um_urish_dffram (0) disconnected node: uio_oe[1]
Cell tt_um_urish_dffram (0) disconnected node: uio_oe[2]
Cell tt_um_urish_dffram (0) disconnected node: uio_oe[3]
Cell tt_um_urish_dffram (0) disconnected node: uio_oe[4]
Cell tt_um_urish_dffram (0) disconnected node: uio_oe[5]
Cell tt_um_urish_dffram (0) disconnected node: uio_oe[6]
Cell tt_um_urish_dffram (0) disconnected node: uio_oe[7]
Cell tt_um_urish_dffram (0) disconnected node: uio_out[0]
Cell tt_um_urish_dffram (0) disconnected node: uio_out[1]
Cell tt_um_urish_dffram (0) disconnected node: uio_out[2]
Cell tt_um_urish_dffram (0) disconnected node: uio_out[3]
Cell tt_um_urish_dffram (0) disconnected node: uio_out[4]
Cell tt_um_urish_dffram (0) disconnected node: uio_out[5]
Cell tt_um_urish_dffram (0) disconnected node: uio_out[6]
Cell tt_um_urish_dffram (0) disconnected node: uio_out[7]
Cell tt_um_urish_dffram (0) disconnected node: uo_out[0]
Cell tt_um_urish_dffram (0) disconnected node: uo_out[1]
Cell tt_um_urish_dffram (0) disconnected node: uo_out[2]
Cell tt_um_urish_dffram (0) disconnected node: uo_out[3]
Cell tt_um_urish_dffram (0) disconnected node: uo_out[4]
Cell tt_um_urish_dffram (0) disconnected node: uo_out[5]
Cell tt_um_urish_dffram (0) disconnected node: uo_out[6]
Cell tt_um_urish_dffram (0) disconnected node: uo_out[7]
Cell tt_um_urish_dffram (0) disconnected node: vccd1
Cell tt_um_urish_dffram (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_urish_dffram is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_urish_dffram              |Circuit 2: tt_um_urish_dffram              
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_urish_dffram and tt_um_urish_dffram are equivalent.

Cell tt_um_wokwi_347144898258928211 (0) disconnected node: clk
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: ena
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: rst_n
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: ui_in[0]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: ui_in[1]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: ui_in[2]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: ui_in[3]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: ui_in[4]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: ui_in[5]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: ui_in[6]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: ui_in[7]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_in[0]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_in[1]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_in[2]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_in[3]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_in[4]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_in[5]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_in[6]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_in[7]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_oe[0]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_oe[1]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_oe[2]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_oe[3]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_oe[4]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_oe[5]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_oe[6]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_oe[7]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_out[0]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_out[1]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_out[2]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_out[3]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_out[4]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_out[5]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_out[6]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uio_out[7]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uo_out[0]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uo_out[1]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uo_out[2]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uo_out[3]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uo_out[4]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uo_out[5]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uo_out[6]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: uo_out[7]
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: vccd1
Cell tt_um_wokwi_347144898258928211 (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_wokwi_347144898258928211 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_wokwi_347144898258928211  |Circuit 2: tt_um_wokwi_347144898258928211  
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_wokwi_347144898258928211 and tt_um_wokwi_347144898258928211 are equivalent.

Cell tt_um_TrainLED2_top (0) disconnected node: clk
Cell tt_um_TrainLED2_top (0) disconnected node: ena
Cell tt_um_TrainLED2_top (0) disconnected node: rst_n
Cell tt_um_TrainLED2_top (0) disconnected node: ui_in[0]
Cell tt_um_TrainLED2_top (0) disconnected node: ui_in[1]
Cell tt_um_TrainLED2_top (0) disconnected node: ui_in[2]
Cell tt_um_TrainLED2_top (0) disconnected node: ui_in[3]
Cell tt_um_TrainLED2_top (0) disconnected node: ui_in[4]
Cell tt_um_TrainLED2_top (0) disconnected node: ui_in[5]
Cell tt_um_TrainLED2_top (0) disconnected node: ui_in[6]
Cell tt_um_TrainLED2_top (0) disconnected node: ui_in[7]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_in[0]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_in[1]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_in[2]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_in[3]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_in[4]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_in[5]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_in[6]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_in[7]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_oe[0]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_oe[1]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_oe[2]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_oe[3]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_oe[4]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_oe[5]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_oe[6]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_oe[7]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_out[0]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_out[1]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_out[2]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_out[3]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_out[4]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_out[5]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_out[6]
Cell tt_um_TrainLED2_top (0) disconnected node: uio_out[7]
Cell tt_um_TrainLED2_top (0) disconnected node: uo_out[0]
Cell tt_um_TrainLED2_top (0) disconnected node: uo_out[1]
Cell tt_um_TrainLED2_top (0) disconnected node: uo_out[2]
Cell tt_um_TrainLED2_top (0) disconnected node: uo_out[3]
Cell tt_um_TrainLED2_top (0) disconnected node: uo_out[4]
Cell tt_um_TrainLED2_top (0) disconnected node: uo_out[5]
Cell tt_um_TrainLED2_top (0) disconnected node: uo_out[6]
Cell tt_um_TrainLED2_top (0) disconnected node: uo_out[7]
Cell tt_um_TrainLED2_top (0) disconnected node: vccd1
Cell tt_um_TrainLED2_top (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_TrainLED2_top is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_TrainLED2_top             |Circuit 2: tt_um_TrainLED2_top             
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_TrainLED2_top and tt_um_TrainLED2_top are equivalent.

Cell tt_um_wokwi_366318576852367361 (0) disconnected node: clk
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: ena
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: rst_n
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: ui_in[0]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: ui_in[1]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: ui_in[2]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: ui_in[3]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: ui_in[4]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: ui_in[5]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: ui_in[6]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: ui_in[7]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_in[0]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_in[1]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_in[2]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_in[3]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_in[4]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_in[5]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_in[6]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_in[7]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_oe[0]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_oe[1]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_oe[2]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_oe[3]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_oe[4]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_oe[5]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_oe[6]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_oe[7]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_out[0]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_out[1]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_out[2]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_out[3]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_out[4]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_out[5]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_out[6]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uio_out[7]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uo_out[0]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uo_out[1]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uo_out[2]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uo_out[3]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uo_out[4]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uo_out[5]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uo_out[6]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: uo_out[7]
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: vccd1
Cell tt_um_wokwi_366318576852367361 (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_wokwi_366318576852367361 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_wokwi_366318576852367361  |Circuit 2: tt_um_wokwi_366318576852367361  
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_wokwi_366318576852367361 and tt_um_wokwi_366318576852367361 are equivalent.

Cell tt_um_kiwih_tt_top (0) disconnected node: clk
Cell tt_um_kiwih_tt_top (0) disconnected node: ena
Cell tt_um_kiwih_tt_top (0) disconnected node: rst_n
Cell tt_um_kiwih_tt_top (0) disconnected node: ui_in[0]
Cell tt_um_kiwih_tt_top (0) disconnected node: ui_in[1]
Cell tt_um_kiwih_tt_top (0) disconnected node: ui_in[2]
Cell tt_um_kiwih_tt_top (0) disconnected node: ui_in[3]
Cell tt_um_kiwih_tt_top (0) disconnected node: ui_in[4]
Cell tt_um_kiwih_tt_top (0) disconnected node: ui_in[5]
Cell tt_um_kiwih_tt_top (0) disconnected node: ui_in[6]
Cell tt_um_kiwih_tt_top (0) disconnected node: ui_in[7]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_in[0]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_in[1]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_in[2]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_in[3]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_in[4]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_in[5]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_in[6]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_in[7]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_oe[0]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_oe[1]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_oe[2]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_oe[3]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_oe[4]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_oe[5]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_oe[6]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_oe[7]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_out[0]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_out[1]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_out[2]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_out[3]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_out[4]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_out[5]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_out[6]
Cell tt_um_kiwih_tt_top (0) disconnected node: uio_out[7]
Cell tt_um_kiwih_tt_top (0) disconnected node: uo_out[0]
Cell tt_um_kiwih_tt_top (0) disconnected node: uo_out[1]
Cell tt_um_kiwih_tt_top (0) disconnected node: uo_out[2]
Cell tt_um_kiwih_tt_top (0) disconnected node: uo_out[3]
Cell tt_um_kiwih_tt_top (0) disconnected node: uo_out[4]
Cell tt_um_kiwih_tt_top (0) disconnected node: uo_out[5]
Cell tt_um_kiwih_tt_top (0) disconnected node: uo_out[6]
Cell tt_um_kiwih_tt_top (0) disconnected node: uo_out[7]
Cell tt_um_kiwih_tt_top (0) disconnected node: vccd1
Cell tt_um_kiwih_tt_top (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_kiwih_tt_top is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_kiwih_tt_top              |Circuit 2: tt_um_kiwih_tt_top              
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_kiwih_tt_top and tt_um_kiwih_tt_top are equivalent.

Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: clk
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: ena
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: rst_n
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: ui_in[0]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: ui_in[1]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: ui_in[2]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: ui_in[3]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: ui_in[4]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: ui_in[5]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: ui_in[6]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: ui_in[7]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_in[0]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_in[1]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_in[2]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_in[3]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_in[4]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_in[5]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_in[6]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_in[7]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_oe[0]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_oe[1]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_oe[2]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_oe[3]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_oe[4]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_oe[5]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_oe[6]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_oe[7]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_out[0]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_out[1]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_out[2]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_out[3]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_out[4]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_out[5]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_out[6]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uio_out[7]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uo_out[0]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uo_out[1]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uo_out[2]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uo_out[3]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uo_out[4]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uo_out[5]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uo_out[6]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: uo_out[7]
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: vccd1
Cell tt_um_psychogenic_neptuneproportional (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_psychogenic_neptuneproportional is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_psychogenic_neptunepropor |Circuit 2: tt_um_psychogenic_neptunepropor 
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_psychogenic_neptuneproportional and tt_um_psychogenic_neptuneproportional are equivalent.

Cell tt_um_MichaelBell_hovalaag (0) disconnected node: clk
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: ena
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: rst_n
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: ui_in[0]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: ui_in[1]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: ui_in[2]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: ui_in[3]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: ui_in[4]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: ui_in[5]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: ui_in[6]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: ui_in[7]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_in[0]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_in[1]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_in[2]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_in[3]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_in[4]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_in[5]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_in[6]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_in[7]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_oe[0]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_oe[1]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_oe[2]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_oe[3]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_oe[4]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_oe[5]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_oe[6]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_oe[7]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_out[0]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_out[1]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_out[2]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_out[3]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_out[4]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_out[5]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_out[6]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uio_out[7]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uo_out[0]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uo_out[1]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uo_out[2]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uo_out[3]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uo_out[4]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uo_out[5]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uo_out[6]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: uo_out[7]
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: vccd1
Cell tt_um_MichaelBell_hovalaag (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_MichaelBell_hovalaag is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_MichaelBell_hovalaag      |Circuit 2: tt_um_MichaelBell_hovalaag      
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_MichaelBell_hovalaag and tt_um_MichaelBell_hovalaag are equivalent.

Cell tt_um_urish_simon (0) disconnected node: clk
Cell tt_um_urish_simon (0) disconnected node: ena
Cell tt_um_urish_simon (0) disconnected node: rst_n
Cell tt_um_urish_simon (0) disconnected node: ui_in[0]
Cell tt_um_urish_simon (0) disconnected node: ui_in[1]
Cell tt_um_urish_simon (0) disconnected node: ui_in[2]
Cell tt_um_urish_simon (0) disconnected node: ui_in[3]
Cell tt_um_urish_simon (0) disconnected node: ui_in[4]
Cell tt_um_urish_simon (0) disconnected node: ui_in[5]
Cell tt_um_urish_simon (0) disconnected node: ui_in[6]
Cell tt_um_urish_simon (0) disconnected node: ui_in[7]
Cell tt_um_urish_simon (0) disconnected node: uio_in[0]
Cell tt_um_urish_simon (0) disconnected node: uio_in[1]
Cell tt_um_urish_simon (0) disconnected node: uio_in[2]
Cell tt_um_urish_simon (0) disconnected node: uio_in[3]
Cell tt_um_urish_simon (0) disconnected node: uio_in[4]
Cell tt_um_urish_simon (0) disconnected node: uio_in[5]
Cell tt_um_urish_simon (0) disconnected node: uio_in[6]
Cell tt_um_urish_simon (0) disconnected node: uio_in[7]
Cell tt_um_urish_simon (0) disconnected node: uio_oe[0]
Cell tt_um_urish_simon (0) disconnected node: uio_oe[1]
Cell tt_um_urish_simon (0) disconnected node: uio_oe[2]
Cell tt_um_urish_simon (0) disconnected node: uio_oe[3]
Cell tt_um_urish_simon (0) disconnected node: uio_oe[4]
Cell tt_um_urish_simon (0) disconnected node: uio_oe[5]
Cell tt_um_urish_simon (0) disconnected node: uio_oe[6]
Cell tt_um_urish_simon (0) disconnected node: uio_oe[7]
Cell tt_um_urish_simon (0) disconnected node: uio_out[0]
Cell tt_um_urish_simon (0) disconnected node: uio_out[1]
Cell tt_um_urish_simon (0) disconnected node: uio_out[2]
Cell tt_um_urish_simon (0) disconnected node: uio_out[3]
Cell tt_um_urish_simon (0) disconnected node: uio_out[4]
Cell tt_um_urish_simon (0) disconnected node: uio_out[5]
Cell tt_um_urish_simon (0) disconnected node: uio_out[6]
Cell tt_um_urish_simon (0) disconnected node: uio_out[7]
Cell tt_um_urish_simon (0) disconnected node: uo_out[0]
Cell tt_um_urish_simon (0) disconnected node: uo_out[1]
Cell tt_um_urish_simon (0) disconnected node: uo_out[2]
Cell tt_um_urish_simon (0) disconnected node: uo_out[3]
Cell tt_um_urish_simon (0) disconnected node: uo_out[4]
Cell tt_um_urish_simon (0) disconnected node: uo_out[5]
Cell tt_um_urish_simon (0) disconnected node: uo_out[6]
Cell tt_um_urish_simon (0) disconnected node: uo_out[7]
Cell tt_um_urish_simon (0) disconnected node: vccd1
Cell tt_um_urish_simon (0) disconnected node: vssd1
Warning: Equate pins:  cell tt_um_urish_simon is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: tt_um_urish_simon               |Circuit 2: tt_um_urish_simon               
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_urish_simon and tt_um_urish_simon are equivalent.

Cell user_project_wrapper (0) disconnected node: analog_io[0]
Cell user_project_wrapper (0) disconnected node: analog_io[10]
Cell user_project_wrapper (0) disconnected node: analog_io[11]
Cell user_project_wrapper (0) disconnected node: analog_io[12]
Cell user_project_wrapper (0) disconnected node: analog_io[13]
Cell user_project_wrapper (0) disconnected node: analog_io[14]
Cell user_project_wrapper (0) disconnected node: analog_io[15]
Cell user_project_wrapper (0) disconnected node: analog_io[16]
Cell user_project_wrapper (0) disconnected node: analog_io[17]
Cell user_project_wrapper (0) disconnected node: analog_io[18]
Cell user_project_wrapper (0) disconnected node: analog_io[19]
Cell user_project_wrapper (0) disconnected node: analog_io[1]
Cell user_project_wrapper (0) disconnected node: analog_io[20]
Cell user_project_wrapper (0) disconnected node: analog_io[21]
Cell user_project_wrapper (0) disconnected node: analog_io[22]
Cell user_project_wrapper (0) disconnected node: analog_io[23]
Cell user_project_wrapper (0) disconnected node: analog_io[24]
Cell user_project_wrapper (0) disconnected node: analog_io[25]
Cell user_project_wrapper (0) disconnected node: analog_io[26]
Cell user_project_wrapper (0) disconnected node: analog_io[27]
Cell user_project_wrapper (0) disconnected node: analog_io[28]
Cell user_project_wrapper (0) disconnected node: analog_io[2]
Cell user_project_wrapper (0) disconnected node: analog_io[3]
Cell user_project_wrapper (0) disconnected node: analog_io[4]
Cell user_project_wrapper (0) disconnected node: analog_io[5]
Cell user_project_wrapper (0) disconnected node: analog_io[6]
Cell user_project_wrapper (0) disconnected node: analog_io[7]
Cell user_project_wrapper (0) disconnected node: analog_io[8]
Cell user_project_wrapper (0) disconnected node: analog_io[9]
Cell user_project_wrapper (0) disconnected node: io_in[0]
Cell user_project_wrapper (0) disconnected node: io_in[16]
Cell user_project_wrapper (0) disconnected node: io_in[17]
Cell user_project_wrapper (0) disconnected node: io_in[18]
Cell user_project_wrapper (0) disconnected node: io_in[19]
Cell user_project_wrapper (0) disconnected node: io_in[1]
Cell user_project_wrapper (0) disconnected node: io_in[20]
Cell user_project_wrapper (0) disconnected node: io_in[21]
Cell user_project_wrapper (0) disconnected node: io_in[22]
Cell user_project_wrapper (0) disconnected node: io_in[23]
Cell user_project_wrapper (0) disconnected node: io_in[2]
Cell user_project_wrapper (0) disconnected node: io_in[33]
Cell user_project_wrapper (0) disconnected node: io_in[35]
Cell user_project_wrapper (0) disconnected node: io_in[37]
Cell user_project_wrapper (0) disconnected node: io_in[3]
Cell user_project_wrapper (0) disconnected node: io_in[4]
Cell user_project_wrapper (0) disconnected node: io_in[5]
Cell user_project_wrapper (0) disconnected node: la_data_in[0]
Cell user_project_wrapper (0) disconnected node: la_data_in[100]
Cell user_project_wrapper (0) disconnected node: la_data_in[101]
Cell user_project_wrapper (0) disconnected node: la_data_in[102]
Cell user_project_wrapper (0) disconnected node: la_data_in[103]
Cell user_project_wrapper (0) disconnected node: la_data_in[104]
Cell user_project_wrapper (0) disconnected node: la_data_in[105]
Cell user_project_wrapper (0) disconnected node: la_data_in[106]
Cell user_project_wrapper (0) disconnected node: la_data_in[107]
Cell user_project_wrapper (0) disconnected node: la_data_in[108]
Cell user_project_wrapper (0) disconnected node: la_data_in[109]
Cell user_project_wrapper (0) disconnected node: la_data_in[10]
Cell user_project_wrapper (0) disconnected node: la_data_in[110]
Cell user_project_wrapper (0) disconnected node: la_data_in[111]
Cell user_project_wrapper (0) disconnected node: la_data_in[112]
Cell user_project_wrapper (0) disconnected node: la_data_in[113]
Cell user_project_wrapper (0) disconnected node: la_data_in[114]
Cell user_project_wrapper (0) disconnected node: la_data_in[115]
Cell user_project_wrapper (0) disconnected node: la_data_in[116]
Cell user_project_wrapper (0) disconnected node: la_data_in[117]
Cell user_project_wrapper (0) disconnected node: la_data_in[118]
Cell user_project_wrapper (0) disconnected node: la_data_in[119]
Cell user_project_wrapper (0) disconnected node: la_data_in[11]
Cell user_project_wrapper (0) disconnected node: la_data_in[120]
Cell user_project_wrapper (0) disconnected node: la_data_in[121]
Cell user_project_wrapper (0) disconnected node: la_data_in[122]
Cell user_project_wrapper (0) disconnected node: la_data_in[123]
Cell user_project_wrapper (0) disconnected node: la_data_in[124]
Cell user_project_wrapper (0) disconnected node: la_data_in[125]
Cell user_project_wrapper (0) disconnected node: la_data_in[126]
Cell user_project_wrapper (0) disconnected node: la_data_in[127]
Cell user_project_wrapper (0) disconnected node: la_data_in[12]
Cell user_project_wrapper (0) disconnected node: la_data_in[13]
Cell user_project_wrapper (0) disconnected node: la_data_in[14]
Cell user_project_wrapper (0) disconnected node: la_data_in[15]
Cell user_project_wrapper (0) disconnected node: la_data_in[16]
Cell user_project_wrapper (0) disconnected node: la_data_in[17]
Cell user_project_wrapper (0) disconnected node: la_data_in[18]
Cell user_project_wrapper (0) disconnected node: la_data_in[19]
Cell user_project_wrapper (0) disconnected node: la_data_in[1]
Cell user_project_wrapper (0) disconnected node: la_data_in[20]
Cell user_project_wrapper (0) disconnected node: la_data_in[21]
Cell user_project_wrapper (0) disconnected node: la_data_in[22]
Cell user_project_wrapper (0) disconnected node: la_data_in[23]
Cell user_project_wrapper (0) disconnected node: la_data_in[24]
Cell user_project_wrapper (0) disconnected node: la_data_in[25]
Cell user_project_wrapper (0) disconnected node: la_data_in[26]
Cell user_project_wrapper (0) disconnected node: la_data_in[27]
Cell user_project_wrapper (0) disconnected node: la_data_in[28]
Cell user_project_wrapper (0) disconnected node: la_data_in[29]
Cell user_project_wrapper (0) disconnected node: la_data_in[2]
Cell user_project_wrapper (0) disconnected node: la_data_in[30]
Cell user_project_wrapper (0) disconnected node: la_data_in[31]
Cell user_project_wrapper (0) disconnected node: la_data_in[32]
Cell user_project_wrapper (0) disconnected node: la_data_in[33]
Cell user_project_wrapper (0) disconnected node: la_data_in[34]
Cell user_project_wrapper (0) disconnected node: la_data_in[35]
Cell user_project_wrapper (0) disconnected node: la_data_in[36]
Cell user_project_wrapper (0) disconnected node: la_data_in[37]
Cell user_project_wrapper (0) disconnected node: la_data_in[38]
Cell user_project_wrapper (0) disconnected node: la_data_in[39]
Cell user_project_wrapper (0) disconnected node: la_data_in[3]
Cell user_project_wrapper (0) disconnected node: la_data_in[40]
Cell user_project_wrapper (0) disconnected node: la_data_in[41]
Cell user_project_wrapper (0) disconnected node: la_data_in[42]
Cell user_project_wrapper (0) disconnected node: la_data_in[43]
Cell user_project_wrapper (0) disconnected node: la_data_in[44]
Cell user_project_wrapper (0) disconnected node: la_data_in[45]
Cell user_project_wrapper (0) disconnected node: la_data_in[46]
Cell user_project_wrapper (0) disconnected node: la_data_in[47]
Cell user_project_wrapper (0) disconnected node: la_data_in[48]
Cell user_project_wrapper (0) disconnected node: la_data_in[49]
Cell user_project_wrapper (0) disconnected node: la_data_in[4]
Cell user_project_wrapper (0) disconnected node: la_data_in[50]
Cell user_project_wrapper (0) disconnected node: la_data_in[51]
Cell user_project_wrapper (0) disconnected node: la_data_in[52]
Cell user_project_wrapper (0) disconnected node: la_data_in[53]
Cell user_project_wrapper (0) disconnected node: la_data_in[54]
Cell user_project_wrapper (0) disconnected node: la_data_in[55]
Cell user_project_wrapper (0) disconnected node: la_data_in[56]
Cell user_project_wrapper (0) disconnected node: la_data_in[57]
Cell user_project_wrapper (0) disconnected node: la_data_in[58]
Cell user_project_wrapper (0) disconnected node: la_data_in[59]
Cell user_project_wrapper (0) disconnected node: la_data_in[5]
Cell user_project_wrapper (0) disconnected node: la_data_in[60]
Cell user_project_wrapper (0) disconnected node: la_data_in[61]
Cell user_project_wrapper (0) disconnected node: la_data_in[62]
Cell user_project_wrapper (0) disconnected node: la_data_in[63]
Cell user_project_wrapper (0) disconnected node: la_data_in[64]
Cell user_project_wrapper (0) disconnected node: la_data_in[65]
Cell user_project_wrapper (0) disconnected node: la_data_in[66]
Cell user_project_wrapper (0) disconnected node: la_data_in[67]
Cell user_project_wrapper (0) disconnected node: la_data_in[68]
Cell user_project_wrapper (0) disconnected node: la_data_in[69]
Cell user_project_wrapper (0) disconnected node: la_data_in[6]
Cell user_project_wrapper (0) disconnected node: la_data_in[70]
Cell user_project_wrapper (0) disconnected node: la_data_in[71]
Cell user_project_wrapper (0) disconnected node: la_data_in[72]
Cell user_project_wrapper (0) disconnected node: la_data_in[73]
Cell user_project_wrapper (0) disconnected node: la_data_in[74]
Cell user_project_wrapper (0) disconnected node: la_data_in[75]
Cell user_project_wrapper (0) disconnected node: la_data_in[76]
Cell user_project_wrapper (0) disconnected node: la_data_in[77]
Cell user_project_wrapper (0) disconnected node: la_data_in[78]
Cell user_project_wrapper (0) disconnected node: la_data_in[79]
Cell user_project_wrapper (0) disconnected node: la_data_in[7]
Cell user_project_wrapper (0) disconnected node: la_data_in[80]
Cell user_project_wrapper (0) disconnected node: la_data_in[81]
Cell user_project_wrapper (0) disconnected node: la_data_in[82]
Cell user_project_wrapper (0) disconnected node: la_data_in[83]
Cell user_project_wrapper (0) disconnected node: la_data_in[84]
Cell user_project_wrapper (0) disconnected node: la_data_in[85]
Cell user_project_wrapper (0) disconnected node: la_data_in[86]
Cell user_project_wrapper (0) disconnected node: la_data_in[87]
Cell user_project_wrapper (0) disconnected node: la_data_in[88]
Cell user_project_wrapper (0) disconnected node: la_data_in[89]
Cell user_project_wrapper (0) disconnected node: la_data_in[8]
Cell user_project_wrapper (0) disconnected node: la_data_in[90]
Cell user_project_wrapper (0) disconnected node: la_data_in[91]
Cell user_project_wrapper (0) disconnected node: la_data_in[92]
Cell user_project_wrapper (0) disconnected node: la_data_in[93]
Cell user_project_wrapper (0) disconnected node: la_data_in[94]
Cell user_project_wrapper (0) disconnected node: la_data_in[95]
Cell user_project_wrapper (0) disconnected node: la_data_in[96]
Cell user_project_wrapper (0) disconnected node: la_data_in[97]
Cell user_project_wrapper (0) disconnected node: la_data_in[98]
Cell user_project_wrapper (0) disconnected node: la_data_in[99]
Cell user_project_wrapper (0) disconnected node: la_data_in[9]
Cell user_project_wrapper (0) disconnected node: la_oenb[0]
Cell user_project_wrapper (0) disconnected node: la_oenb[100]
Cell user_project_wrapper (0) disconnected node: la_oenb[101]
Cell user_project_wrapper (0) disconnected node: la_oenb[102]
Cell user_project_wrapper (0) disconnected node: la_oenb[103]
Cell user_project_wrapper (0) disconnected node: la_oenb[104]
Cell user_project_wrapper (0) disconnected node: la_oenb[105]
Cell user_project_wrapper (0) disconnected node: la_oenb[106]
Cell user_project_wrapper (0) disconnected node: la_oenb[107]
Cell user_project_wrapper (0) disconnected node: la_oenb[108]
Cell user_project_wrapper (0) disconnected node: la_oenb[109]
Cell user_project_wrapper (0) disconnected node: la_oenb[10]
Cell user_project_wrapper (0) disconnected node: la_oenb[110]
Cell user_project_wrapper (0) disconnected node: la_oenb[111]
Cell user_project_wrapper (0) disconnected node: la_oenb[112]
Cell user_project_wrapper (0) disconnected node: la_oenb[113]
Cell user_project_wrapper (0) disconnected node: la_oenb[114]
Cell user_project_wrapper (0) disconnected node: la_oenb[115]
Cell user_project_wrapper (0) disconnected node: la_oenb[116]
Cell user_project_wrapper (0) disconnected node: la_oenb[117]
Cell user_project_wrapper (0) disconnected node: la_oenb[118]
Cell user_project_wrapper (0) disconnected node: la_oenb[119]
Cell user_project_wrapper (0) disconnected node: la_oenb[11]
Cell user_project_wrapper (0) disconnected node: la_oenb[120]
Cell user_project_wrapper (0) disconnected node: la_oenb[121]
Cell user_project_wrapper (0) disconnected node: la_oenb[122]
Cell user_project_wrapper (0) disconnected node: la_oenb[123]
Cell user_project_wrapper (0) disconnected node: la_oenb[124]
Cell user_project_wrapper (0) disconnected node: la_oenb[125]
Cell user_project_wrapper (0) disconnected node: la_oenb[126]
Cell user_project_wrapper (0) disconnected node: la_oenb[127]
Cell user_project_wrapper (0) disconnected node: la_oenb[12]
Cell user_project_wrapper (0) disconnected node: la_oenb[13]
Cell user_project_wrapper (0) disconnected node: la_oenb[14]
Cell user_project_wrapper (0) disconnected node: la_oenb[15]
Cell user_project_wrapper (0) disconnected node: la_oenb[16]
Cell user_project_wrapper (0) disconnected node: la_oenb[17]
Cell user_project_wrapper (0) disconnected node: la_oenb[18]
Cell user_project_wrapper (0) disconnected node: la_oenb[19]
Cell user_project_wrapper (0) disconnected node: la_oenb[1]
Cell user_project_wrapper (0) disconnected node: la_oenb[20]
Cell user_project_wrapper (0) disconnected node: la_oenb[21]
Cell user_project_wrapper (0) disconnected node: la_oenb[22]
Cell user_project_wrapper (0) disconnected node: la_oenb[23]
Cell user_project_wrapper (0) disconnected node: la_oenb[24]
Cell user_project_wrapper (0) disconnected node: la_oenb[25]
Cell user_project_wrapper (0) disconnected node: la_oenb[26]
Cell user_project_wrapper (0) disconnected node: la_oenb[27]
Cell user_project_wrapper (0) disconnected node: la_oenb[28]
Cell user_project_wrapper (0) disconnected node: la_oenb[29]
Cell user_project_wrapper (0) disconnected node: la_oenb[2]
Cell user_project_wrapper (0) disconnected node: la_oenb[30]
Cell user_project_wrapper (0) disconnected node: la_oenb[31]
Cell user_project_wrapper (0) disconnected node: la_oenb[32]
Cell user_project_wrapper (0) disconnected node: la_oenb[33]
Cell user_project_wrapper (0) disconnected node: la_oenb[34]
Cell user_project_wrapper (0) disconnected node: la_oenb[35]
Cell user_project_wrapper (0) disconnected node: la_oenb[36]
Cell user_project_wrapper (0) disconnected node: la_oenb[37]
Cell user_project_wrapper (0) disconnected node: la_oenb[38]
Cell user_project_wrapper (0) disconnected node: la_oenb[39]
Cell user_project_wrapper (0) disconnected node: la_oenb[3]
Cell user_project_wrapper (0) disconnected node: la_oenb[40]
Cell user_project_wrapper (0) disconnected node: la_oenb[41]
Cell user_project_wrapper (0) disconnected node: la_oenb[42]
Cell user_project_wrapper (0) disconnected node: la_oenb[43]
Cell user_project_wrapper (0) disconnected node: la_oenb[44]
Cell user_project_wrapper (0) disconnected node: la_oenb[45]
Cell user_project_wrapper (0) disconnected node: la_oenb[46]
Cell user_project_wrapper (0) disconnected node: la_oenb[47]
Cell user_project_wrapper (0) disconnected node: la_oenb[48]
Cell user_project_wrapper (0) disconnected node: la_oenb[49]
Cell user_project_wrapper (0) disconnected node: la_oenb[4]
Cell user_project_wrapper (0) disconnected node: la_oenb[50]
Cell user_project_wrapper (0) disconnected node: la_oenb[51]
Cell user_project_wrapper (0) disconnected node: la_oenb[52]
Cell user_project_wrapper (0) disconnected node: la_oenb[53]
Cell user_project_wrapper (0) disconnected node: la_oenb[54]
Cell user_project_wrapper (0) disconnected node: la_oenb[55]
Cell user_project_wrapper (0) disconnected node: la_oenb[56]
Cell user_project_wrapper (0) disconnected node: la_oenb[57]
Cell user_project_wrapper (0) disconnected node: la_oenb[58]
Cell user_project_wrapper (0) disconnected node: la_oenb[59]
Cell user_project_wrapper (0) disconnected node: la_oenb[5]
Cell user_project_wrapper (0) disconnected node: la_oenb[60]
Cell user_project_wrapper (0) disconnected node: la_oenb[61]
Cell user_project_wrapper (0) disconnected node: la_oenb[62]
Cell user_project_wrapper (0) disconnected node: la_oenb[63]
Cell user_project_wrapper (0) disconnected node: la_oenb[64]
Cell user_project_wrapper (0) disconnected node: la_oenb[65]
Cell user_project_wrapper (0) disconnected node: la_oenb[66]
Cell user_project_wrapper (0) disconnected node: la_oenb[67]
Cell user_project_wrapper (0) disconnected node: la_oenb[68]
Cell user_project_wrapper (0) disconnected node: la_oenb[69]
Cell user_project_wrapper (0) disconnected node: la_oenb[6]
Cell user_project_wrapper (0) disconnected node: la_oenb[70]
Cell user_project_wrapper (0) disconnected node: la_oenb[71]
Cell user_project_wrapper (0) disconnected node: la_oenb[72]
Cell user_project_wrapper (0) disconnected node: la_oenb[73]
Cell user_project_wrapper (0) disconnected node: la_oenb[74]
Cell user_project_wrapper (0) disconnected node: la_oenb[75]
Cell user_project_wrapper (0) disconnected node: la_oenb[76]
Cell user_project_wrapper (0) disconnected node: la_oenb[77]
Cell user_project_wrapper (0) disconnected node: la_oenb[78]
Cell user_project_wrapper (0) disconnected node: la_oenb[79]
Cell user_project_wrapper (0) disconnected node: la_oenb[7]
Cell user_project_wrapper (0) disconnected node: la_oenb[80]
Cell user_project_wrapper (0) disconnected node: la_oenb[81]
Cell user_project_wrapper (0) disconnected node: la_oenb[82]
Cell user_project_wrapper (0) disconnected node: la_oenb[83]
Cell user_project_wrapper (0) disconnected node: la_oenb[84]
Cell user_project_wrapper (0) disconnected node: la_oenb[85]
Cell user_project_wrapper (0) disconnected node: la_oenb[86]
Cell user_project_wrapper (0) disconnected node: la_oenb[87]
Cell user_project_wrapper (0) disconnected node: la_oenb[88]
Cell user_project_wrapper (0) disconnected node: la_oenb[89]
Cell user_project_wrapper (0) disconnected node: la_oenb[8]
Cell user_project_wrapper (0) disconnected node: la_oenb[90]
Cell user_project_wrapper (0) disconnected node: la_oenb[91]
Cell user_project_wrapper (0) disconnected node: la_oenb[92]
Cell user_project_wrapper (0) disconnected node: la_oenb[93]
Cell user_project_wrapper (0) disconnected node: la_oenb[94]
Cell user_project_wrapper (0) disconnected node: la_oenb[95]
Cell user_project_wrapper (0) disconnected node: la_oenb[96]
Cell user_project_wrapper (0) disconnected node: la_oenb[97]
Cell user_project_wrapper (0) disconnected node: la_oenb[98]
Cell user_project_wrapper (0) disconnected node: la_oenb[99]
Cell user_project_wrapper (0) disconnected node: la_oenb[9]
Cell user_project_wrapper (0) disconnected node: user_clock2
Cell user_project_wrapper (0) disconnected node: vccd2
Cell user_project_wrapper (0) disconnected node: vdda1
Cell user_project_wrapper (0) disconnected node: vdda2
Cell user_project_wrapper (0) disconnected node: vssa1
Cell user_project_wrapper (0) disconnected node: vssa2
Cell user_project_wrapper (0) disconnected node: vssd2
Cell user_project_wrapper (0) disconnected node: wb_clk_i
Cell user_project_wrapper (0) disconnected node: wb_rst_i
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[0]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[10]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[11]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[12]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[13]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[14]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[15]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[16]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[17]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[18]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[19]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[1]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[20]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[21]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[22]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[23]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[24]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[25]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[26]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[27]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[28]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[29]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[2]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[30]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[31]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[3]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[4]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[5]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[6]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[7]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[8]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[9]
Cell user_project_wrapper (0) disconnected node: wbs_cyc_i
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[0]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[10]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[11]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[12]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[13]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[14]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[15]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[16]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[17]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[18]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[19]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[1]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[20]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[21]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[22]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[23]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[24]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[25]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[26]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[27]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[28]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[29]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[2]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[30]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[31]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[3]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[4]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[5]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[6]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[7]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[8]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[9]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[0]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[1]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[2]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[3]
Cell user_project_wrapper (0) disconnected node: wbs_stb_i
Cell user_project_wrapper (0) disconnected node: wbs_we_i
Cell user_project_wrapper (1) disconnected node: vccd2
Cell user_project_wrapper (1) disconnected node: vdda1
Cell user_project_wrapper (1) disconnected node: vdda2
Cell user_project_wrapper (1) disconnected node: vssa1
Cell user_project_wrapper (1) disconnected node: vssa2
Cell user_project_wrapper (1) disconnected node: vssd2
Cell user_project_wrapper (1) disconnected node: wb_clk_i
Cell user_project_wrapper (1) disconnected node: wb_rst_i
Cell user_project_wrapper (1) disconnected node: wbs_cyc_i
Cell user_project_wrapper (1) disconnected node: wbs_stb_i
Cell user_project_wrapper (1) disconnected node: wbs_we_i
Cell user_project_wrapper (1) disconnected node: analog_io[28]
Cell user_project_wrapper (1) disconnected node: analog_io[27]
Cell user_project_wrapper (1) disconnected node: analog_io[26]
Cell user_project_wrapper (1) disconnected node: analog_io[25]
Cell user_project_wrapper (1) disconnected node: analog_io[24]
Cell user_project_wrapper (1) disconnected node: analog_io[23]
Cell user_project_wrapper (1) disconnected node: analog_io[22]
Cell user_project_wrapper (1) disconnected node: analog_io[21]
Cell user_project_wrapper (1) disconnected node: analog_io[20]
Cell user_project_wrapper (1) disconnected node: analog_io[19]
Cell user_project_wrapper (1) disconnected node: analog_io[18]
Cell user_project_wrapper (1) disconnected node: analog_io[17]
Cell user_project_wrapper (1) disconnected node: analog_io[16]
Cell user_project_wrapper (1) disconnected node: analog_io[15]
Cell user_project_wrapper (1) disconnected node: analog_io[14]
Cell user_project_wrapper (1) disconnected node: analog_io[13]
Cell user_project_wrapper (1) disconnected node: analog_io[12]
Cell user_project_wrapper (1) disconnected node: analog_io[11]
Cell user_project_wrapper (1) disconnected node: analog_io[10]
Cell user_project_wrapper (1) disconnected node: analog_io[9]
Cell user_project_wrapper (1) disconnected node: analog_io[8]
Cell user_project_wrapper (1) disconnected node: analog_io[7]
Cell user_project_wrapper (1) disconnected node: analog_io[6]
Cell user_project_wrapper (1) disconnected node: analog_io[5]
Cell user_project_wrapper (1) disconnected node: analog_io[4]
Cell user_project_wrapper (1) disconnected node: analog_io[3]
Cell user_project_wrapper (1) disconnected node: analog_io[2]
Cell user_project_wrapper (1) disconnected node: analog_io[1]
Cell user_project_wrapper (1) disconnected node: analog_io[0]
Cell user_project_wrapper (1) disconnected node: io_in[37]
Cell user_project_wrapper (1) disconnected node: io_in[35]
Cell user_project_wrapper (1) disconnected node: io_in[33]
Cell user_project_wrapper (1) disconnected node: io_in[23]
Cell user_project_wrapper (1) disconnected node: io_in[22]
Cell user_project_wrapper (1) disconnected node: io_in[21]
Cell user_project_wrapper (1) disconnected node: io_in[20]
Cell user_project_wrapper (1) disconnected node: io_in[19]
Cell user_project_wrapper (1) disconnected node: io_in[18]
Cell user_project_wrapper (1) disconnected node: io_in[17]
Cell user_project_wrapper (1) disconnected node: io_in[16]
Cell user_project_wrapper (1) disconnected node: io_in[5]
Cell user_project_wrapper (1) disconnected node: io_in[4]
Cell user_project_wrapper (1) disconnected node: io_in[3]
Cell user_project_wrapper (1) disconnected node: io_in[2]
Cell user_project_wrapper (1) disconnected node: io_in[1]
Cell user_project_wrapper (1) disconnected node: io_in[0]
Cell user_project_wrapper (1) disconnected node: la_data_in[127]
Cell user_project_wrapper (1) disconnected node: la_data_in[126]
Cell user_project_wrapper (1) disconnected node: la_data_in[125]
Cell user_project_wrapper (1) disconnected node: la_data_in[124]
Cell user_project_wrapper (1) disconnected node: la_data_in[123]
Cell user_project_wrapper (1) disconnected node: la_data_in[122]
Cell user_project_wrapper (1) disconnected node: la_data_in[121]
Cell user_project_wrapper (1) disconnected node: la_data_in[120]
Cell user_project_wrapper (1) disconnected node: la_data_in[119]
Cell user_project_wrapper (1) disconnected node: la_data_in[118]
Cell user_project_wrapper (1) disconnected node: la_data_in[117]
Cell user_project_wrapper (1) disconnected node: la_data_in[116]
Cell user_project_wrapper (1) disconnected node: la_data_in[115]
Cell user_project_wrapper (1) disconnected node: la_data_in[114]
Cell user_project_wrapper (1) disconnected node: la_data_in[113]
Cell user_project_wrapper (1) disconnected node: la_data_in[112]
Cell user_project_wrapper (1) disconnected node: la_data_in[111]
Cell user_project_wrapper (1) disconnected node: la_data_in[110]
Cell user_project_wrapper (1) disconnected node: la_data_in[109]
Cell user_project_wrapper (1) disconnected node: la_data_in[108]
Cell user_project_wrapper (1) disconnected node: la_data_in[107]
Cell user_project_wrapper (1) disconnected node: la_data_in[106]
Cell user_project_wrapper (1) disconnected node: la_data_in[105]
Cell user_project_wrapper (1) disconnected node: la_data_in[104]
Cell user_project_wrapper (1) disconnected node: la_data_in[103]
Cell user_project_wrapper (1) disconnected node: la_data_in[102]
Cell user_project_wrapper (1) disconnected node: la_data_in[101]
Cell user_project_wrapper (1) disconnected node: la_data_in[100]
Cell user_project_wrapper (1) disconnected node: la_data_in[99]
Cell user_project_wrapper (1) disconnected node: la_data_in[98]
Cell user_project_wrapper (1) disconnected node: la_data_in[97]
Cell user_project_wrapper (1) disconnected node: la_data_in[96]
Cell user_project_wrapper (1) disconnected node: la_data_in[95]
Cell user_project_wrapper (1) disconnected node: la_data_in[94]
Cell user_project_wrapper (1) disconnected node: la_data_in[93]
Cell user_project_wrapper (1) disconnected node: la_data_in[92]
Cell user_project_wrapper (1) disconnected node: la_data_in[91]
Cell user_project_wrapper (1) disconnected node: la_data_in[90]
Cell user_project_wrapper (1) disconnected node: la_data_in[89]
Cell user_project_wrapper (1) disconnected node: la_data_in[88]
Cell user_project_wrapper (1) disconnected node: la_data_in[87]
Cell user_project_wrapper (1) disconnected node: la_data_in[86]
Cell user_project_wrapper (1) disconnected node: la_data_in[85]
Cell user_project_wrapper (1) disconnected node: la_data_in[84]
Cell user_project_wrapper (1) disconnected node: la_data_in[83]
Cell user_project_wrapper (1) disconnected node: la_data_in[82]
Cell user_project_wrapper (1) disconnected node: la_data_in[81]
Cell user_project_wrapper (1) disconnected node: la_data_in[80]
Cell user_project_wrapper (1) disconnected node: la_data_in[79]
Cell user_project_wrapper (1) disconnected node: la_data_in[78]
Cell user_project_wrapper (1) disconnected node: la_data_in[77]
Cell user_project_wrapper (1) disconnected node: la_data_in[76]
Cell user_project_wrapper (1) disconnected node: la_data_in[75]
Cell user_project_wrapper (1) disconnected node: la_data_in[74]
Cell user_project_wrapper (1) disconnected node: la_data_in[73]
Cell user_project_wrapper (1) disconnected node: la_data_in[72]
Cell user_project_wrapper (1) disconnected node: la_data_in[71]
Cell user_project_wrapper (1) disconnected node: la_data_in[70]
Cell user_project_wrapper (1) disconnected node: la_data_in[69]
Cell user_project_wrapper (1) disconnected node: la_data_in[68]
Cell user_project_wrapper (1) disconnected node: la_data_in[67]
Cell user_project_wrapper (1) disconnected node: la_data_in[66]
Cell user_project_wrapper (1) disconnected node: la_data_in[65]
Cell user_project_wrapper (1) disconnected node: la_data_in[64]
Cell user_project_wrapper (1) disconnected node: la_data_in[63]
Cell user_project_wrapper (1) disconnected node: la_data_in[62]
Cell user_project_wrapper (1) disconnected node: la_data_in[61]
Cell user_project_wrapper (1) disconnected node: la_data_in[60]
Cell user_project_wrapper (1) disconnected node: la_data_in[59]
Cell user_project_wrapper (1) disconnected node: la_data_in[58]
Cell user_project_wrapper (1) disconnected node: la_data_in[57]
Cell user_project_wrapper (1) disconnected node: la_data_in[56]
Cell user_project_wrapper (1) disconnected node: la_data_in[55]
Cell user_project_wrapper (1) disconnected node: la_data_in[54]
Cell user_project_wrapper (1) disconnected node: la_data_in[53]
Cell user_project_wrapper (1) disconnected node: la_data_in[52]
Cell user_project_wrapper (1) disconnected node: la_data_in[51]
Cell user_project_wrapper (1) disconnected node: la_data_in[50]
Cell user_project_wrapper (1) disconnected node: la_data_in[49]
Cell user_project_wrapper (1) disconnected node: la_data_in[48]
Cell user_project_wrapper (1) disconnected node: la_data_in[47]
Cell user_project_wrapper (1) disconnected node: la_data_in[46]
Cell user_project_wrapper (1) disconnected node: la_data_in[45]
Cell user_project_wrapper (1) disconnected node: la_data_in[44]
Cell user_project_wrapper (1) disconnected node: la_data_in[43]
Cell user_project_wrapper (1) disconnected node: la_data_in[42]
Cell user_project_wrapper (1) disconnected node: la_data_in[41]
Cell user_project_wrapper (1) disconnected node: la_data_in[40]
Cell user_project_wrapper (1) disconnected node: la_data_in[39]
Cell user_project_wrapper (1) disconnected node: la_data_in[38]
Cell user_project_wrapper (1) disconnected node: la_data_in[37]
Cell user_project_wrapper (1) disconnected node: la_data_in[36]
Cell user_project_wrapper (1) disconnected node: la_data_in[35]
Cell user_project_wrapper (1) disconnected node: la_data_in[34]
Cell user_project_wrapper (1) disconnected node: la_data_in[33]
Cell user_project_wrapper (1) disconnected node: la_data_in[32]
Cell user_project_wrapper (1) disconnected node: la_data_in[31]
Cell user_project_wrapper (1) disconnected node: la_data_in[30]
Cell user_project_wrapper (1) disconnected node: la_data_in[29]
Cell user_project_wrapper (1) disconnected node: la_data_in[28]
Cell user_project_wrapper (1) disconnected node: la_data_in[27]
Cell user_project_wrapper (1) disconnected node: la_data_in[26]
Cell user_project_wrapper (1) disconnected node: la_data_in[25]
Cell user_project_wrapper (1) disconnected node: la_data_in[24]
Cell user_project_wrapper (1) disconnected node: la_data_in[23]
Cell user_project_wrapper (1) disconnected node: la_data_in[22]
Cell user_project_wrapper (1) disconnected node: la_data_in[21]
Cell user_project_wrapper (1) disconnected node: la_data_in[20]
Cell user_project_wrapper (1) disconnected node: la_data_in[19]
Cell user_project_wrapper (1) disconnected node: la_data_in[18]
Cell user_project_wrapper (1) disconnected node: la_data_in[17]
Cell user_project_wrapper (1) disconnected node: la_data_in[16]
Cell user_project_wrapper (1) disconnected node: la_data_in[15]
Cell user_project_wrapper (1) disconnected node: la_data_in[14]
Cell user_project_wrapper (1) disconnected node: la_data_in[13]
Cell user_project_wrapper (1) disconnected node: la_data_in[12]
Cell user_project_wrapper (1) disconnected node: la_data_in[11]
Cell user_project_wrapper (1) disconnected node: la_data_in[10]
Cell user_project_wrapper (1) disconnected node: la_data_in[9]
Cell user_project_wrapper (1) disconnected node: la_data_in[8]
Cell user_project_wrapper (1) disconnected node: la_data_in[7]
Cell user_project_wrapper (1) disconnected node: la_data_in[6]
Cell user_project_wrapper (1) disconnected node: la_data_in[5]
Cell user_project_wrapper (1) disconnected node: la_data_in[4]
Cell user_project_wrapper (1) disconnected node: la_data_in[3]
Cell user_project_wrapper (1) disconnected node: la_data_in[2]
Cell user_project_wrapper (1) disconnected node: la_data_in[1]
Cell user_project_wrapper (1) disconnected node: la_data_in[0]
Cell user_project_wrapper (1) disconnected node: la_oenb[127]
Cell user_project_wrapper (1) disconnected node: la_oenb[126]
Cell user_project_wrapper (1) disconnected node: la_oenb[125]
Cell user_project_wrapper (1) disconnected node: la_oenb[124]
Cell user_project_wrapper (1) disconnected node: la_oenb[123]
Cell user_project_wrapper (1) disconnected node: la_oenb[122]
Cell user_project_wrapper (1) disconnected node: la_oenb[121]
Cell user_project_wrapper (1) disconnected node: la_oenb[120]
Cell user_project_wrapper (1) disconnected node: la_oenb[119]
Cell user_project_wrapper (1) disconnected node: la_oenb[118]
Cell user_project_wrapper (1) disconnected node: la_oenb[117]
Cell user_project_wrapper (1) disconnected node: la_oenb[116]
Cell user_project_wrapper (1) disconnected node: la_oenb[115]
Cell user_project_wrapper (1) disconnected node: la_oenb[114]
Cell user_project_wrapper (1) disconnected node: la_oenb[113]
Cell user_project_wrapper (1) disconnected node: la_oenb[112]
Cell user_project_wrapper (1) disconnected node: la_oenb[111]
Cell user_project_wrapper (1) disconnected node: la_oenb[110]
Cell user_project_wrapper (1) disconnected node: la_oenb[109]
Cell user_project_wrapper (1) disconnected node: la_oenb[108]
Cell user_project_wrapper (1) disconnected node: la_oenb[107]
Cell user_project_wrapper (1) disconnected node: la_oenb[106]
Cell user_project_wrapper (1) disconnected node: la_oenb[105]
Cell user_project_wrapper (1) disconnected node: la_oenb[104]
Cell user_project_wrapper (1) disconnected node: la_oenb[103]
Cell user_project_wrapper (1) disconnected node: la_oenb[102]
Cell user_project_wrapper (1) disconnected node: la_oenb[101]
Cell user_project_wrapper (1) disconnected node: la_oenb[100]
Cell user_project_wrapper (1) disconnected node: la_oenb[99]
Cell user_project_wrapper (1) disconnected node: la_oenb[98]
Cell user_project_wrapper (1) disconnected node: la_oenb[97]
Cell user_project_wrapper (1) disconnected node: la_oenb[96]
Cell user_project_wrapper (1) disconnected node: la_oenb[95]
Cell user_project_wrapper (1) disconnected node: la_oenb[94]
Cell user_project_wrapper (1) disconnected node: la_oenb[93]
Cell user_project_wrapper (1) disconnected node: la_oenb[92]
Cell user_project_wrapper (1) disconnected node: la_oenb[91]
Cell user_project_wrapper (1) disconnected node: la_oenb[90]
Cell user_project_wrapper (1) disconnected node: la_oenb[89]
Cell user_project_wrapper (1) disconnected node: la_oenb[88]
Cell user_project_wrapper (1) disconnected node: la_oenb[87]
Cell user_project_wrapper (1) disconnected node: la_oenb[86]
Cell user_project_wrapper (1) disconnected node: la_oenb[85]
Cell user_project_wrapper (1) disconnected node: la_oenb[84]
Cell user_project_wrapper (1) disconnected node: la_oenb[83]
Cell user_project_wrapper (1) disconnected node: la_oenb[82]
Cell user_project_wrapper (1) disconnected node: la_oenb[81]
Cell user_project_wrapper (1) disconnected node: la_oenb[80]
Cell user_project_wrapper (1) disconnected node: la_oenb[79]
Cell user_project_wrapper (1) disconnected node: la_oenb[78]
Cell user_project_wrapper (1) disconnected node: la_oenb[77]
Cell user_project_wrapper (1) disconnected node: la_oenb[76]
Cell user_project_wrapper (1) disconnected node: la_oenb[75]
Cell user_project_wrapper (1) disconnected node: la_oenb[74]
Cell user_project_wrapper (1) disconnected node: la_oenb[73]
Cell user_project_wrapper (1) disconnected node: la_oenb[72]
Cell user_project_wrapper (1) disconnected node: la_oenb[71]
Cell user_project_wrapper (1) disconnected node: la_oenb[70]
Cell user_project_wrapper (1) disconnected node: la_oenb[69]
Cell user_project_wrapper (1) disconnected node: la_oenb[68]
Cell user_project_wrapper (1) disconnected node: la_oenb[67]
Cell user_project_wrapper (1) disconnected node: la_oenb[66]
Cell user_project_wrapper (1) disconnected node: la_oenb[65]
Cell user_project_wrapper (1) disconnected node: la_oenb[64]
Cell user_project_wrapper (1) disconnected node: la_oenb[63]
Cell user_project_wrapper (1) disconnected node: la_oenb[62]
Cell user_project_wrapper (1) disconnected node: la_oenb[61]
Cell user_project_wrapper (1) disconnected node: la_oenb[60]
Cell user_project_wrapper (1) disconnected node: la_oenb[59]
Cell user_project_wrapper (1) disconnected node: la_oenb[58]
Cell user_project_wrapper (1) disconnected node: la_oenb[57]
Cell user_project_wrapper (1) disconnected node: la_oenb[56]
Cell user_project_wrapper (1) disconnected node: la_oenb[55]
Cell user_project_wrapper (1) disconnected node: la_oenb[54]
Cell user_project_wrapper (1) disconnected node: la_oenb[53]
Cell user_project_wrapper (1) disconnected node: la_oenb[52]
Cell user_project_wrapper (1) disconnected node: la_oenb[51]
Cell user_project_wrapper (1) disconnected node: la_oenb[50]
Cell user_project_wrapper (1) disconnected node: la_oenb[49]
Cell user_project_wrapper (1) disconnected node: la_oenb[48]
Cell user_project_wrapper (1) disconnected node: la_oenb[47]
Cell user_project_wrapper (1) disconnected node: la_oenb[46]
Cell user_project_wrapper (1) disconnected node: la_oenb[45]
Cell user_project_wrapper (1) disconnected node: la_oenb[44]
Cell user_project_wrapper (1) disconnected node: la_oenb[43]
Cell user_project_wrapper (1) disconnected node: la_oenb[42]
Cell user_project_wrapper (1) disconnected node: la_oenb[41]
Cell user_project_wrapper (1) disconnected node: la_oenb[40]
Cell user_project_wrapper (1) disconnected node: la_oenb[39]
Cell user_project_wrapper (1) disconnected node: la_oenb[38]
Cell user_project_wrapper (1) disconnected node: la_oenb[37]
Cell user_project_wrapper (1) disconnected node: la_oenb[36]
Cell user_project_wrapper (1) disconnected node: la_oenb[35]
Cell user_project_wrapper (1) disconnected node: la_oenb[34]
Cell user_project_wrapper (1) disconnected node: la_oenb[33]
Cell user_project_wrapper (1) disconnected node: la_oenb[32]
Cell user_project_wrapper (1) disconnected node: la_oenb[31]
Cell user_project_wrapper (1) disconnected node: la_oenb[30]
Cell user_project_wrapper (1) disconnected node: la_oenb[29]
Cell user_project_wrapper (1) disconnected node: la_oenb[28]
Cell user_project_wrapper (1) disconnected node: la_oenb[27]
Cell user_project_wrapper (1) disconnected node: la_oenb[26]
Cell user_project_wrapper (1) disconnected node: la_oenb[25]
Cell user_project_wrapper (1) disconnected node: la_oenb[24]
Cell user_project_wrapper (1) disconnected node: la_oenb[23]
Cell user_project_wrapper (1) disconnected node: la_oenb[22]
Cell user_project_wrapper (1) disconnected node: la_oenb[21]
Cell user_project_wrapper (1) disconnected node: la_oenb[20]
Cell user_project_wrapper (1) disconnected node: la_oenb[19]
Cell user_project_wrapper (1) disconnected node: la_oenb[18]
Cell user_project_wrapper (1) disconnected node: la_oenb[17]
Cell user_project_wrapper (1) disconnected node: la_oenb[16]
Cell user_project_wrapper (1) disconnected node: la_oenb[15]
Cell user_project_wrapper (1) disconnected node: la_oenb[14]
Cell user_project_wrapper (1) disconnected node: la_oenb[13]
Cell user_project_wrapper (1) disconnected node: la_oenb[12]
Cell user_project_wrapper (1) disconnected node: la_oenb[11]
Cell user_project_wrapper (1) disconnected node: la_oenb[10]
Cell user_project_wrapper (1) disconnected node: la_oenb[9]
Cell user_project_wrapper (1) disconnected node: la_oenb[8]
Cell user_project_wrapper (1) disconnected node: la_oenb[7]
Cell user_project_wrapper (1) disconnected node: la_oenb[6]
Cell user_project_wrapper (1) disconnected node: la_oenb[5]
Cell user_project_wrapper (1) disconnected node: la_oenb[4]
Cell user_project_wrapper (1) disconnected node: la_oenb[3]
Cell user_project_wrapper (1) disconnected node: la_oenb[2]
Cell user_project_wrapper (1) disconnected node: la_oenb[1]
Cell user_project_wrapper (1) disconnected node: la_oenb[0]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[31]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[30]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[29]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[28]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[27]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[26]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[25]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[24]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[23]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[22]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[21]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[20]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[19]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[18]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[17]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[16]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[15]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[14]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[13]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[12]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[11]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[10]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[9]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[8]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[7]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[6]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[5]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[4]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[3]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[2]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[1]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[0]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[31]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[30]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[29]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[28]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[27]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[26]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[25]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[24]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[23]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[22]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[21]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[20]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[19]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[18]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[17]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[16]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[15]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[14]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[13]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[12]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[11]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[10]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[9]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[8]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[7]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[6]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[5]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[4]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[3]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[2]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[1]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[0]
Cell user_project_wrapper (1) disconnected node: wbs_sel_i[3]
Cell user_project_wrapper (1) disconnected node: wbs_sel_i[2]
Cell user_project_wrapper (1) disconnected node: wbs_sel_i[1]
Cell user_project_wrapper (1) disconnected node: wbs_sel_i[0]
Subcircuit summary:
Circuit 1: user_project_wrapper            |Circuit 2: user_project_wrapper            
-------------------------------------------|-------------------------------------------
tt_um_greycode_top (1)                     |tt_um_greycode_top (1)                     
tt_um_as1802 (1)                           |tt_um_as1802 (1)                           
tt_um_urish_sram_poc (1)                   |tt_um_urish_sram_poc (1)                   
tt_um_wokwi_347497504164545108 (1)         |tt_um_wokwi_347497504164545108 (1)         
tt_um_vga_clock (1)                        |tt_um_vga_clock (1)                        
tt_um_thorkn_vgaclock (1)                  |tt_um_thorkn_vgaclock (1)                  
tt_um_millerresearch_top (1)               |tt_um_millerresearch_top (1)               
tt_um_apu_pulse (1)                        |tt_um_apu_pulse (1)                        
tt_um_algofoogle_solo_squash (1)           |tt_um_algofoogle_solo_squash (1)           
tt_um_ternaryPC_radixconvert (1)           |tt_um_ternaryPC_radixconvert (1)           
tt_um_Reloj_top (1)                        |tt_um_Reloj_top (1)                        
tt_um_wokwi_347417602591556180 (1)         |tt_um_wokwi_347417602591556180 (1)         
tt_um_gatecat_fpga_top (1)                 |tt_um_gatecat_fpga_top (1)                 
tt_um_htfab_totp (1)                       |tt_um_htfab_totp (1)                       
tt_um_power_test (1)                       |tt_um_power_test (1)                       
tt_mux (2)                                 |tt_mux (2)                                 
tt_um_test (1)                             |tt_um_test (1)                             
tt_um_cam (1)                              |tt_um_cam (1)                              
tt_um_loopback (2)                         |tt_um_loopback (2)                         
tt_ctrl (1)                                |tt_ctrl (1)                                
tt_um_moyes0_top_module (1)                |tt_um_moyes0_top_module (1)                
tt_um_tomkeddie_a (1)                      |tt_um_tomkeddie_a (1)                      
sky130_sram_2kbyte_1rw1r_32x512_8 (1)      |sky130_sram_2kbyte_1rw1r_32x512_8 (1)      
tt_um_urish_dffram (1)                     |tt_um_urish_dffram (1)                     
tt_um_wokwi_347144898258928211 (1)         |tt_um_wokwi_347144898258928211 (1)         
tt_um_TrainLED2_top (1)                    |tt_um_TrainLED2_top (1)                    
tt_um_wokwi_366318576852367361 (1)         |tt_um_wokwi_366318576852367361 (1)         
tt_um_kiwih_tt_top (1)                     |tt_um_kiwih_tt_top (1)                     
tt_um_psychogenic_neptuneproportional (1)  |tt_um_psychogenic_neptuneproportional (1)  
tt_um_MichaelBell_hovalaag (1)             |tt_um_MichaelBell_hovalaag (1)             
tt_um_urish_simon (1)                      |tt_um_urish_simon (1)                      
Number of devices: 33                      |Number of devices: 33                      
Number of nets: 1558                       |Number of nets: 1558                       
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: user_project_wrapper            |Circuit 2: user_project_wrapper            
-------------------------------------------|-------------------------------------------
io_in[32]                                  |io_in[32]                                  
io_in[34]                                  |io_in[34]                                  
io_in[36]                                  |io_in[36]                                  
io_out[9]                                  |io_out[9]                                  
wbs_dat_o[9]                               |wbs_dat_o[9]                               
io_in[15]                                  |io_in[15]                                  
io_in[14]                                  |io_in[14]                                  
io_in[13]                                  |io_in[13]                                  
io_in[12]                                  |io_in[12]                                  
io_in[11]                                  |io_in[11]                                  
io_in[10]                                  |io_in[10]                                  
io_in[9]                                   |io_in[9]                                   
io_in[8]                                   |io_in[8]                                   
io_in[7]                                   |io_in[7]                                   
io_in[6]                                   |io_in[6]                                   
io_in[31]                                  |io_in[31]                                  
io_in[30]                                  |io_in[30]                                  
io_in[29]                                  |io_in[29]                                  
io_in[28]                                  |io_in[28]                                  
io_in[27]                                  |io_in[27]                                  
io_in[26]                                  |io_in[26]                                  
io_in[25]                                  |io_in[25]                                  
io_in[24]                                  |io_in[24]                                  
io_oeb[31]                                 |io_oeb[31]                                 
io_oeb[30]                                 |io_oeb[30]                                 
io_oeb[29]                                 |io_oeb[29]                                 
io_oeb[28]                                 |io_oeb[28]                                 
io_oeb[27]                                 |io_oeb[27]                                 
io_oeb[26]                                 |io_oeb[26]                                 
io_oeb[25]                                 |io_oeb[25]                                 
io_oeb[24]                                 |io_oeb[24]                                 
io_out[31]                                 |io_out[31]                                 
io_out[30]                                 |io_out[30]                                 
io_out[29]                                 |io_out[29]                                 
io_out[28]                                 |io_out[28]                                 
io_out[27]                                 |io_out[27]                                 
io_out[26]                                 |io_out[26]                                 
io_out[25]                                 |io_out[25]                                 
io_out[24]                                 |io_out[24]                                 
io_out[23]                                 |io_out[23]                                 
io_out[22]                                 |io_out[22]                                 
io_out[21]                                 |io_out[21]                                 
io_out[20]                                 |io_out[20]                                 
io_out[19]                                 |io_out[19]                                 
io_out[18]                                 |io_out[18]                                 
io_out[17]                                 |io_out[17]                                 
io_out[16]                                 |io_out[16]                                 
la_data_out[9]                             |la_data_out[9]                             
la_data_out[8]                             |la_data_out[8]                             
la_data_out[7]                             |la_data_out[7]                             
la_data_out[6]                             |la_data_out[6]                             
la_data_out[5]                             |la_data_out[5]                             
la_data_out[4]                             |la_data_out[4]                             
la_data_out[3]                             |la_data_out[3]                             
la_data_out[2]                             |la_data_out[2]                             
la_data_out[1]                             |la_data_out[1]                             
la_data_out[0]                             |la_data_out[0]                             
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
analog_io[0]                               |analog_io[0]                               
analog_io[10]                              |analog_io[10]                              
analog_io[11]                              |analog_io[11]                              
analog_io[12]                              |analog_io[12]                              
analog_io[13]                              |analog_io[13]                              
analog_io[14]                              |analog_io[14]                              
analog_io[15]                              |analog_io[15]                              
analog_io[16]                              |analog_io[16]                              
analog_io[17]                              |analog_io[17]                              
analog_io[18]                              |analog_io[18]                              
analog_io[19]                              |analog_io[19]                              
analog_io[1]                               |analog_io[1]                               
analog_io[20]                              |analog_io[20]                              
analog_io[21]                              |analog_io[21]                              
analog_io[22]                              |analog_io[22]                              
analog_io[23]                              |analog_io[23]                              
analog_io[24]                              |analog_io[24]                              
analog_io[25]                              |analog_io[25]                              
analog_io[26]                              |analog_io[26]                              
analog_io[27]                              |analog_io[27]                              
analog_io[28]                              |analog_io[28]                              
analog_io[2]                               |analog_io[2]                               
analog_io[3]                               |analog_io[3]                               
analog_io[4]                               |analog_io[4]                               
analog_io[5]                               |analog_io[5]                               
analog_io[6]                               |analog_io[6]                               
analog_io[7]                               |analog_io[7]                               
analog_io[8]                               |analog_io[8]                               
analog_io[9]                               |analog_io[9]                               
io_in[0]                                   |io_in[0]                                   
io_in[16]                                  |io_in[16]                                  
io_in[17]                                  |io_in[17]                                  
io_in[18]                                  |io_in[18]                                  
io_in[19]                                  |io_in[19]                                  
io_in[1]                                   |io_in[1]                                   
io_in[20]                                  |io_in[20]                                  
io_in[21]                                  |io_in[21]                                  
io_in[22]                                  |io_in[22]                                  
io_in[23]                                  |io_in[23]                                  
io_in[2]                                   |io_in[2]                                   
io_in[33]                                  |io_in[33]                                  
io_in[35]                                  |io_in[35]                                  
io_in[37]                                  |io_in[37]                                  
io_in[3]                                   |io_in[3]                                   
io_in[4]                                   |io_in[4]                                   
io_in[5]                                   |io_in[5]                                   
la_data_in[0]                              |la_data_in[0]                              
la_data_in[100]                            |la_data_in[100]                            
la_data_in[101]                            |la_data_in[101]                            
la_data_in[102]                            |la_data_in[102]                            
la_data_in[103]                            |la_data_in[103]                            
la_data_in[104]                            |la_data_in[104]                            
la_data_in[105]                            |la_data_in[105]                            
la_data_in[106]                            |la_data_in[106]                            
la_data_in[107]                            |la_data_in[107]                            
la_data_in[108]                            |la_data_in[108]                            
la_data_in[109]                            |la_data_in[109]                            
la_data_in[10]                             |la_data_in[10]                             
la_data_in[110]                            |la_data_in[110]                            
la_data_in[111]                            |la_data_in[111]                            
la_data_in[112]                            |la_data_in[112]                            
la_data_in[113]                            |la_data_in[113]                            
la_data_in[114]                            |la_data_in[114]                            
la_data_in[115]                            |la_data_in[115]                            
la_data_in[116]                            |la_data_in[116]                            
la_data_in[117]                            |la_data_in[117]                            
la_data_in[118]                            |la_data_in[118]                            
la_data_in[119]                            |la_data_in[119]                            
la_data_in[11]                             |la_data_in[11]                             
la_data_in[120]                            |la_data_in[120]                            
la_data_in[121]                            |la_data_in[121]                            
la_data_in[122]                            |la_data_in[122]                            
la_data_in[123]                            |la_data_in[123]                            
la_data_in[124]                            |la_data_in[124]                            
la_data_in[125]                            |la_data_in[125]                            
la_data_in[126]                            |la_data_in[126]                            
la_data_in[127]                            |la_data_in[127]                            
la_data_in[12]                             |la_data_in[12]                             
la_data_in[13]                             |la_data_in[13]                             
la_data_in[14]                             |la_data_in[14]                             
la_data_in[15]                             |la_data_in[15]                             
la_data_in[16]                             |la_data_in[16]                             
la_data_in[17]                             |la_data_in[17]                             
la_data_in[18]                             |la_data_in[18]                             
la_data_in[19]                             |la_data_in[19]                             
la_data_in[1]                              |la_data_in[1]                              
la_data_in[20]                             |la_data_in[20]                             
la_data_in[21]                             |la_data_in[21]                             
la_data_in[22]                             |la_data_in[22]                             
la_data_in[23]                             |la_data_in[23]                             
la_data_in[24]                             |la_data_in[24]                             
la_data_in[25]                             |la_data_in[25]                             
la_data_in[26]                             |la_data_in[26]                             
la_data_in[27]                             |la_data_in[27]                             
la_data_in[28]                             |la_data_in[28]                             
la_data_in[29]                             |la_data_in[29]                             
la_data_in[2]                              |la_data_in[2]                              
la_data_in[30]                             |la_data_in[30]                             
la_data_in[31]                             |la_data_in[31]                             
la_data_in[32]                             |la_data_in[32]                             
la_data_in[33]                             |la_data_in[33]                             
la_data_in[34]                             |la_data_in[34]                             
la_data_in[35]                             |la_data_in[35]                             
la_data_in[36]                             |la_data_in[36]                             
la_data_in[37]                             |la_data_in[37]                             
la_data_in[38]                             |la_data_in[38]                             
la_data_in[39]                             |la_data_in[39]                             
la_data_in[3]                              |la_data_in[3]                              
la_data_in[40]                             |la_data_in[40]                             
la_data_in[41]                             |la_data_in[41]                             
la_data_in[42]                             |la_data_in[42]                             
la_data_in[43]                             |la_data_in[43]                             
la_data_in[44]                             |la_data_in[44]                             
la_data_in[45]                             |la_data_in[45]                             
la_data_in[46]                             |la_data_in[46]                             
la_data_in[47]                             |la_data_in[47]                             
la_data_in[48]                             |la_data_in[48]                             
la_data_in[49]                             |la_data_in[49]                             
la_data_in[4]                              |la_data_in[4]                              
la_data_in[50]                             |la_data_in[50]                             
la_data_in[51]                             |la_data_in[51]                             
la_data_in[52]                             |la_data_in[52]                             
la_data_in[53]                             |la_data_in[53]                             
la_data_in[54]                             |la_data_in[54]                             
la_data_in[55]                             |la_data_in[55]                             
la_data_in[56]                             |la_data_in[56]                             
la_data_in[57]                             |la_data_in[57]                             
la_data_in[58]                             |la_data_in[58]                             
la_data_in[59]                             |la_data_in[59]                             
la_data_in[5]                              |la_data_in[5]                              
la_data_in[60]                             |la_data_in[60]                             
la_data_in[61]                             |la_data_in[61]                             
la_data_in[62]                             |la_data_in[62]                             
la_data_in[63]                             |la_data_in[63]                             
la_data_in[64]                             |la_data_in[64]                             
la_data_in[65]                             |la_data_in[65]                             
la_data_in[66]                             |la_data_in[66]                             
la_data_in[67]                             |la_data_in[67]                             
la_data_in[68]                             |la_data_in[68]                             
la_data_in[69]                             |la_data_in[69]                             
la_data_in[6]                              |la_data_in[6]                              
la_data_in[70]                             |la_data_in[70]                             
la_data_in[71]                             |la_data_in[71]                             
la_data_in[72]                             |la_data_in[72]                             
la_data_in[73]                             |la_data_in[73]                             
la_data_in[74]                             |la_data_in[74]                             
la_data_in[75]                             |la_data_in[75]                             
la_data_in[76]                             |la_data_in[76]                             
la_data_in[77]                             |la_data_in[77]                             
la_data_in[78]                             |la_data_in[78]                             
la_data_in[79]                             |la_data_in[79]                             
la_data_in[7]                              |la_data_in[7]                              
la_data_in[80]                             |la_data_in[80]                             
la_data_in[81]                             |la_data_in[81]                             
la_data_in[82]                             |la_data_in[82]                             
la_data_in[83]                             |la_data_in[83]                             
la_data_in[84]                             |la_data_in[84]                             
la_data_in[85]                             |la_data_in[85]                             
la_data_in[86]                             |la_data_in[86]                             
la_data_in[87]                             |la_data_in[87]                             
la_data_in[88]                             |la_data_in[88]                             
la_data_in[89]                             |la_data_in[89]                             
la_data_in[8]                              |la_data_in[8]                              
la_data_in[90]                             |la_data_in[90]                             
la_data_in[91]                             |la_data_in[91]                             
la_data_in[92]                             |la_data_in[92]                             
la_data_in[93]                             |la_data_in[93]                             
la_data_in[94]                             |la_data_in[94]                             
la_data_in[95]                             |la_data_in[95]                             
la_data_in[96]                             |la_data_in[96]                             
la_data_in[97]                             |la_data_in[97]                             
la_data_in[98]                             |la_data_in[98]                             
la_data_in[99]                             |la_data_in[99]                             
la_data_in[9]                              |la_data_in[9]                              
la_oenb[0]                                 |la_oenb[0]                                 
la_oenb[100]                               |la_oenb[100]                               
la_oenb[101]                               |la_oenb[101]                               
la_oenb[102]                               |la_oenb[102]                               
la_oenb[103]                               |la_oenb[103]                               
la_oenb[104]                               |la_oenb[104]                               
la_oenb[105]                               |la_oenb[105]                               
la_oenb[106]                               |la_oenb[106]                               
la_oenb[107]                               |la_oenb[107]                               
la_oenb[108]                               |la_oenb[108]                               
la_oenb[109]                               |la_oenb[109]                               
la_oenb[10]                                |la_oenb[10]                                
la_oenb[110]                               |la_oenb[110]                               
la_oenb[111]                               |la_oenb[111]                               
la_oenb[112]                               |la_oenb[112]                               
la_oenb[113]                               |la_oenb[113]                               
la_oenb[114]                               |la_oenb[114]                               
la_oenb[115]                               |la_oenb[115]                               
la_oenb[116]                               |la_oenb[116]                               
la_oenb[117]                               |la_oenb[117]                               
la_oenb[118]                               |la_oenb[118]                               
la_oenb[119]                               |la_oenb[119]                               
la_oenb[11]                                |la_oenb[11]                                
la_oenb[120]                               |la_oenb[120]                               
la_oenb[121]                               |la_oenb[121]                               
la_oenb[122]                               |la_oenb[122]                               
la_oenb[123]                               |la_oenb[123]                               
la_oenb[124]                               |la_oenb[124]                               
la_oenb[125]                               |la_oenb[125]                               
la_oenb[126]                               |la_oenb[126]                               
la_oenb[127]                               |la_oenb[127]                               
la_oenb[12]                                |la_oenb[12]                                
la_oenb[13]                                |la_oenb[13]                                
la_oenb[14]                                |la_oenb[14]                                
la_oenb[15]                                |la_oenb[15]                                
la_oenb[16]                                |la_oenb[16]                                
la_oenb[17]                                |la_oenb[17]                                
la_oenb[18]                                |la_oenb[18]                                
la_oenb[19]                                |la_oenb[19]                                
la_oenb[1]                                 |la_oenb[1]                                 
la_oenb[20]                                |la_oenb[20]                                
la_oenb[21]                                |la_oenb[21]                                
la_oenb[22]                                |la_oenb[22]                                
la_oenb[23]                                |la_oenb[23]                                
la_oenb[24]                                |la_oenb[24]                                
la_oenb[25]                                |la_oenb[25]                                
la_oenb[26]                                |la_oenb[26]                                
la_oenb[27]                                |la_oenb[27]                                
la_oenb[28]                                |la_oenb[28]                                
la_oenb[29]                                |la_oenb[29]                                
la_oenb[2]                                 |la_oenb[2]                                 
la_oenb[30]                                |la_oenb[30]                                
la_oenb[31]                                |la_oenb[31]                                
la_oenb[32]                                |la_oenb[32]                                
la_oenb[33]                                |la_oenb[33]                                
la_oenb[34]                                |la_oenb[34]                                
la_oenb[35]                                |la_oenb[35]                                
la_oenb[36]                                |la_oenb[36]                                
la_oenb[37]                                |la_oenb[37]                                
la_oenb[38]                                |la_oenb[38]                                
la_oenb[39]                                |la_oenb[39]                                
la_oenb[3]                                 |la_oenb[3]                                 
la_oenb[40]                                |la_oenb[40]                                
la_oenb[41]                                |la_oenb[41]                                
la_oenb[42]                                |la_oenb[42]                                
la_oenb[43]                                |la_oenb[43]                                
la_oenb[44]                                |la_oenb[44]                                
la_oenb[45]                                |la_oenb[45]                                
la_oenb[46]                                |la_oenb[46]                                
la_oenb[47]                                |la_oenb[47]                                
la_oenb[48]                                |la_oenb[48]                                
la_oenb[49]                                |la_oenb[49]                                
la_oenb[4]                                 |la_oenb[4]                                 
la_oenb[50]                                |la_oenb[50]                                
la_oenb[51]                                |la_oenb[51]                                
la_oenb[52]                                |la_oenb[52]                                
la_oenb[53]                                |la_oenb[53]                                
la_oenb[54]                                |la_oenb[54]                                
la_oenb[55]                                |la_oenb[55]                                
la_oenb[56]                                |la_oenb[56]                                
la_oenb[57]                                |la_oenb[57]                                
la_oenb[58]                                |la_oenb[58]                                
la_oenb[59]                                |la_oenb[59]                                
la_oenb[5]                                 |la_oenb[5]                                 
la_oenb[60]                                |la_oenb[60]                                
la_oenb[61]                                |la_oenb[61]                                
la_oenb[62]                                |la_oenb[62]                                
la_oenb[63]                                |la_oenb[63]                                
la_oenb[64]                                |la_oenb[64]                                
la_oenb[65]                                |la_oenb[65]                                
la_oenb[66]                                |la_oenb[66]                                
la_oenb[67]                                |la_oenb[67]                                
la_oenb[68]                                |la_oenb[68]                                
la_oenb[69]                                |la_oenb[69]                                
la_oenb[6]                                 |la_oenb[6]                                 
la_oenb[70]                                |la_oenb[70]                                
la_oenb[71]                                |la_oenb[71]                                
la_oenb[72]                                |la_oenb[72]                                
la_oenb[73]                                |la_oenb[73]                                
la_oenb[74]                                |la_oenb[74]                                
la_oenb[75]                                |la_oenb[75]                                
la_oenb[76]                                |la_oenb[76]                                
la_oenb[77]                                |la_oenb[77]                                
la_oenb[78]                                |la_oenb[78]                                
la_oenb[79]                                |la_oenb[79]                                
la_oenb[7]                                 |la_oenb[7]                                 
la_oenb[80]                                |la_oenb[80]                                
la_oenb[81]                                |la_oenb[81]                                
la_oenb[82]                                |la_oenb[82]                                
la_oenb[83]                                |la_oenb[83]                                
la_oenb[84]                                |la_oenb[84]                                
la_oenb[85]                                |la_oenb[85]                                
la_oenb[86]                                |la_oenb[86]                                
la_oenb[87]                                |la_oenb[87]                                
la_oenb[88]                                |la_oenb[88]                                
la_oenb[89]                                |la_oenb[89]                                
la_oenb[8]                                 |la_oenb[8]                                 
la_oenb[90]                                |la_oenb[90]                                
la_oenb[91]                                |la_oenb[91]                                
la_oenb[92]                                |la_oenb[92]                                
la_oenb[93]                                |la_oenb[93]                                
la_oenb[94]                                |la_oenb[94]                                
la_oenb[95]                                |la_oenb[95]                                
la_oenb[96]                                |la_oenb[96]                                
la_oenb[97]                                |la_oenb[97]                                
la_oenb[98]                                |la_oenb[98]                                
la_oenb[99]                                |la_oenb[99]                                
la_oenb[9]                                 |la_oenb[9]                                 
vccd2                                      |vccd2                                      
vdda1                                      |vdda1                                      
vdda2                                      |vdda2                                      
vssa1                                      |vssa1                                      
vssa2                                      |vssa2                                      
vssd2                                      |vssd2                                      
wb_clk_i                                   |wb_clk_i                                   
wb_rst_i                                   |wb_rst_i                                   
wbs_adr_i[0]                               |wbs_adr_i[0]                               
wbs_adr_i[10]                              |wbs_adr_i[10]                              
wbs_adr_i[11]                              |wbs_adr_i[11]                              
wbs_adr_i[12]                              |wbs_adr_i[12]                              
wbs_adr_i[13]                              |wbs_adr_i[13]                              
wbs_adr_i[14]                              |wbs_adr_i[14]                              
wbs_adr_i[15]                              |wbs_adr_i[15]                              
wbs_adr_i[16]                              |wbs_adr_i[16]                              
wbs_adr_i[17]                              |wbs_adr_i[17]                              
wbs_adr_i[18]                              |wbs_adr_i[18]                              
wbs_adr_i[19]                              |wbs_adr_i[19]                              
wbs_adr_i[1]                               |wbs_adr_i[1]                               
wbs_adr_i[20]                              |wbs_adr_i[20]                              
wbs_adr_i[21]                              |wbs_adr_i[21]                              
wbs_adr_i[22]                              |wbs_adr_i[22]                              
wbs_adr_i[23]                              |wbs_adr_i[23]                              
wbs_adr_i[24]                              |wbs_adr_i[24]                              
wbs_adr_i[25]                              |wbs_adr_i[25]                              
wbs_adr_i[26]                              |wbs_adr_i[26]                              
wbs_adr_i[27]                              |wbs_adr_i[27]                              
wbs_adr_i[28]                              |wbs_adr_i[28]                              
wbs_adr_i[29]                              |wbs_adr_i[29]                              
wbs_adr_i[2]                               |wbs_adr_i[2]                               
wbs_adr_i[30]                              |wbs_adr_i[30]                              
wbs_adr_i[31]                              |wbs_adr_i[31]                              
wbs_adr_i[3]                               |wbs_adr_i[3]                               
wbs_adr_i[4]                               |wbs_adr_i[4]                               
wbs_adr_i[5]                               |wbs_adr_i[5]                               
wbs_adr_i[6]                               |wbs_adr_i[6]                               
wbs_adr_i[7]                               |wbs_adr_i[7]                               
wbs_adr_i[8]                               |wbs_adr_i[8]                               
wbs_adr_i[9]                               |wbs_adr_i[9]                               
wbs_cyc_i                                  |wbs_cyc_i                                  
wbs_dat_i[0]                               |wbs_dat_i[0]                               
wbs_dat_i[10]                              |wbs_dat_i[10]                              
wbs_dat_i[11]                              |wbs_dat_i[11]                              
wbs_dat_i[12]                              |wbs_dat_i[12]                              
wbs_dat_i[13]                              |wbs_dat_i[13]                              
wbs_dat_i[14]                              |wbs_dat_i[14]                              
wbs_dat_i[15]                              |wbs_dat_i[15]                              
wbs_dat_i[16]                              |wbs_dat_i[16]                              
wbs_dat_i[17]                              |wbs_dat_i[17]                              
wbs_dat_i[18]                              |wbs_dat_i[18]                              
wbs_dat_i[19]                              |wbs_dat_i[19]                              
wbs_dat_i[1]                               |wbs_dat_i[1]                               
wbs_dat_i[20]                              |wbs_dat_i[20]                              
wbs_dat_i[21]                              |wbs_dat_i[21]                              
wbs_dat_i[22]                              |wbs_dat_i[22]                              
wbs_dat_i[23]                              |wbs_dat_i[23]                              
wbs_dat_i[24]                              |wbs_dat_i[24]                              
wbs_dat_i[25]                              |wbs_dat_i[25]                              
wbs_dat_i[26]                              |wbs_dat_i[26]                              
wbs_dat_i[27]                              |wbs_dat_i[27]                              
wbs_dat_i[28]                              |wbs_dat_i[28]                              
wbs_dat_i[29]                              |wbs_dat_i[29]                              
wbs_dat_i[2]                               |wbs_dat_i[2]                               
wbs_dat_i[30]                              |wbs_dat_i[30]                              
wbs_dat_i[31]                              |wbs_dat_i[31]                              
wbs_dat_i[3]                               |wbs_dat_i[3]                               
wbs_dat_i[4]                               |wbs_dat_i[4]                               
wbs_dat_i[5]                               |wbs_dat_i[5]                               
wbs_dat_i[6]                               |wbs_dat_i[6]                               
wbs_dat_i[7]                               |wbs_dat_i[7]                               
wbs_dat_i[8]                               |wbs_dat_i[8]                               
wbs_dat_i[9]                               |wbs_dat_i[9]                               
wbs_sel_i[0]                               |wbs_sel_i[0]                               
wbs_sel_i[1]                               |wbs_sel_i[1]                               
wbs_sel_i[2]                               |wbs_sel_i[2]                               
wbs_sel_i[3]                               |wbs_sel_i[3]                               
wbs_stb_i                                  |wbs_stb_i                                  
wbs_we_i                                   |wbs_we_i                                   
(no matching pin)                          |user_clock2                                
(no matching pin)                          |io_out[5]                                  
(no matching pin)                          |wbs_ack_o                                  
(no matching pin)                          |io_oeb[37]                                 
(no matching pin)                          |io_oeb[35]                                 
(no matching pin)                          |io_oeb[33]                                 
(no matching pin)                          |io_oeb[23]                                 
(no matching pin)                          |io_oeb[22]                                 
(no matching pin)                          |io_oeb[21]                                 
(no matching pin)                          |io_oeb[20]                                 
(no matching pin)                          |io_oeb[19]                                 
(no matching pin)                          |io_oeb[18]                                 
(no matching pin)                          |io_oeb[17]                                 
(no matching pin)                          |io_oeb[16]                                 
(no matching pin)                          |io_oeb[5]                                  
(no matching pin)                          |io_oeb[4]                                  
(no matching pin)                          |io_out[37]                                 
(no matching pin)                          |io_out[36]                                 
(no matching pin)                          |io_out[35]                                 
(no matching pin)                          |io_out[34]                                 
(no matching pin)                          |io_out[33]                                 
(no matching pin)                          |io_out[32]                                 
(no matching pin)                          |io_out[4]                                  
(no matching pin)                          |la_data_out[127]                           
(no matching pin)                          |la_data_out[126]                           
(no matching pin)                          |la_data_out[125]                           
(no matching pin)                          |la_data_out[124]                           
(no matching pin)                          |la_data_out[123]                           
(no matching pin)                          |la_data_out[122]                           
(no matching pin)                          |la_data_out[121]                           
(no matching pin)                          |la_data_out[120]                           
(no matching pin)                          |la_data_out[119]                           
(no matching pin)                          |la_data_out[118]                           
(no matching pin)                          |la_data_out[117]                           
(no matching pin)                          |la_data_out[116]                           
(no matching pin)                          |la_data_out[115]                           
(no matching pin)                          |la_data_out[114]                           
(no matching pin)                          |la_data_out[113]                           
(no matching pin)                          |la_data_out[112]                           
(no matching pin)                          |la_data_out[111]                           
(no matching pin)                          |la_data_out[110]                           
(no matching pin)                          |la_data_out[109]                           
(no matching pin)                          |la_data_out[108]                           
(no matching pin)                          |la_data_out[107]                           
(no matching pin)                          |la_data_out[106]                           
(no matching pin)                          |la_data_out[105]                           
(no matching pin)                          |la_data_out[104]                           
(no matching pin)                          |la_data_out[103]                           
(no matching pin)                          |la_data_out[102]                           
(no matching pin)                          |la_data_out[101]                           
(no matching pin)                          |la_data_out[100]                           
(no matching pin)                          |la_data_out[99]                            
(no matching pin)                          |la_data_out[98]                            
(no matching pin)                          |la_data_out[97]                            
(no matching pin)                          |la_data_out[96]                            
(no matching pin)                          |la_data_out[95]                            
(no matching pin)                          |la_data_out[94]                            
(no matching pin)                          |la_data_out[93]                            
(no matching pin)                          |la_data_out[92]                            
(no matching pin)                          |la_data_out[91]                            
(no matching pin)                          |la_data_out[90]                            
(no matching pin)                          |la_data_out[89]                            
(no matching pin)                          |la_data_out[88]                            
(no matching pin)                          |la_data_out[87]                            
(no matching pin)                          |la_data_out[86]                            
(no matching pin)                          |la_data_out[85]                            
(no matching pin)                          |la_data_out[84]                            
(no matching pin)                          |la_data_out[83]                            
(no matching pin)                          |la_data_out[82]                            
(no matching pin)                          |la_data_out[81]                            
(no matching pin)                          |la_data_out[80]                            
(no matching pin)                          |la_data_out[79]                            
(no matching pin)                          |la_data_out[78]                            
(no matching pin)                          |la_data_out[77]                            
(no matching pin)                          |la_data_out[76]                            
(no matching pin)                          |la_data_out[75]                            
(no matching pin)                          |la_data_out[74]                            
(no matching pin)                          |la_data_out[73]                            
(no matching pin)                          |la_data_out[72]                            
(no matching pin)                          |la_data_out[71]                            
(no matching pin)                          |la_data_out[70]                            
(no matching pin)                          |la_data_out[69]                            
(no matching pin)                          |la_data_out[68]                            
(no matching pin)                          |la_data_out[67]                            
(no matching pin)                          |la_data_out[66]                            
(no matching pin)                          |la_data_out[65]                            
(no matching pin)                          |la_data_out[64]                            
(no matching pin)                          |la_data_out[63]                            
(no matching pin)                          |la_data_out[62]                            
(no matching pin)                          |la_data_out[61]                            
(no matching pin)                          |la_data_out[60]                            
(no matching pin)                          |la_data_out[59]                            
(no matching pin)                          |la_data_out[58]                            
(no matching pin)                          |la_data_out[57]                            
(no matching pin)                          |la_data_out[56]                            
(no matching pin)                          |la_data_out[55]                            
(no matching pin)                          |la_data_out[54]                            
(no matching pin)                          |la_data_out[53]                            
(no matching pin)                          |la_data_out[52]                            
(no matching pin)                          |la_data_out[51]                            
(no matching pin)                          |la_data_out[50]                            
(no matching pin)                          |la_data_out[49]                            
(no matching pin)                          |la_data_out[48]                            
(no matching pin)                          |la_data_out[47]                            
(no matching pin)                          |la_data_out[46]                            
(no matching pin)                          |la_data_out[45]                            
(no matching pin)                          |la_data_out[44]                            
(no matching pin)                          |la_data_out[43]                            
(no matching pin)                          |la_data_out[42]                            
(no matching pin)                          |la_data_out[41]                            
(no matching pin)                          |la_data_out[40]                            
(no matching pin)                          |la_data_out[39]                            
(no matching pin)                          |la_data_out[38]                            
(no matching pin)                          |la_data_out[37]                            
(no matching pin)                          |la_data_out[36]                            
(no matching pin)                          |la_data_out[35]                            
(no matching pin)                          |la_data_out[34]                            
(no matching pin)                          |la_data_out[33]                            
(no matching pin)                          |la_data_out[32]                            
(no matching pin)                          |la_data_out[31]                            
(no matching pin)                          |la_data_out[30]                            
(no matching pin)                          |la_data_out[29]                            
(no matching pin)                          |la_data_out[28]                            
(no matching pin)                          |la_data_out[27]                            
(no matching pin)                          |la_data_out[26]                            
(no matching pin)                          |la_data_out[25]                            
(no matching pin)                          |la_data_out[24]                            
(no matching pin)                          |la_data_out[23]                            
(no matching pin)                          |la_data_out[22]                            
(no matching pin)                          |la_data_out[21]                            
(no matching pin)                          |la_data_out[20]                            
(no matching pin)                          |la_data_out[19]                            
(no matching pin)                          |la_data_out[18]                            
(no matching pin)                          |la_data_out[17]                            
(no matching pin)                          |la_data_out[16]                            
(no matching pin)                          |la_data_out[15]                            
(no matching pin)                          |la_data_out[14]                            
(no matching pin)                          |la_data_out[13]                            
(no matching pin)                          |la_data_out[12]                            
(no matching pin)                          |la_data_out[11]                            
(no matching pin)                          |la_data_out[10]                            
(no matching pin)                          |user_irq[2]                                
(no matching pin)                          |user_irq[1]                                
(no matching pin)                          |user_irq[0]                                
(no matching pin)                          |wbs_dat_o[31]                              
(no matching pin)                          |wbs_dat_o[30]                              
(no matching pin)                          |wbs_dat_o[29]                              
(no matching pin)                          |wbs_dat_o[28]                              
(no matching pin)                          |wbs_dat_o[27]                              
(no matching pin)                          |wbs_dat_o[26]                              
(no matching pin)                          |wbs_dat_o[25]                              
(no matching pin)                          |wbs_dat_o[24]                              
(no matching pin)                          |wbs_dat_o[23]                              
(no matching pin)                          |wbs_dat_o[22]                              
(no matching pin)                          |wbs_dat_o[21]                              
(no matching pin)                          |wbs_dat_o[20]                              
(no matching pin)                          |wbs_dat_o[19]                              
(no matching pin)                          |wbs_dat_o[18]                              
(no matching pin)                          |wbs_dat_o[17]                              
(no matching pin)                          |wbs_dat_o[16]                              
(no matching pin)                          |wbs_dat_o[15]                              
(no matching pin)                          |wbs_dat_o[14]                              
(no matching pin)                          |wbs_dat_o[13]                              
(no matching pin)                          |wbs_dat_o[12]                              
(no matching pin)                          |wbs_dat_o[11]                              
(no matching pin)                          |wbs_dat_o[10]                              
(no matching pin)                          |wbs_dat_o[8]                               
(no matching pin)                          |wbs_dat_o[7]                               
(no matching pin)                          |wbs_dat_o[6]                               
(no matching pin)                          |wbs_dat_o[5]                               
(no matching pin)                          |wbs_dat_o[4]                               
(no matching pin)                          |wbs_dat_o[3]                               
(no matching pin)                          |wbs_dat_o[2]                               
(no matching pin)                          |wbs_dat_o[1]                               
(no matching pin)                          |wbs_dat_o[0]                               
(no matching pin)                          |io_oeb[36]                                 
(no matching pin)                          |io_oeb[34]                                 
(no matching pin)                          |io_oeb[32]                                 
(no matching pin)                          |io_oeb[15]                                 
(no matching pin)                          |io_oeb[14]                                 
(no matching pin)                          |io_oeb[13]                                 
(no matching pin)                          |io_oeb[12]                                 
(no matching pin)                          |io_oeb[11]                                 
(no matching pin)                          |io_oeb[10]                                 
(no matching pin)                          |io_oeb[9]                                  
(no matching pin)                          |io_oeb[8]                                  
(no matching pin)                          |io_oeb[7]                                  
(no matching pin)                          |io_oeb[6]                                  
(no matching pin)                          |io_oeb[3]                                  
(no matching pin)                          |io_oeb[2]                                  
(no matching pin)                          |io_oeb[1]                                  
(no matching pin)                          |io_oeb[0]                                  
(no matching pin)                          |io_out[15]                                 
(no matching pin)                          |io_out[14]                                 
(no matching pin)                          |io_out[13]                                 
(no matching pin)                          |io_out[12]                                 
(no matching pin)                          |io_out[11]                                 
(no matching pin)                          |io_out[10]                                 
(no matching pin)                          |io_out[8]                                  
(no matching pin)                          |io_out[7]                                  
(no matching pin)                          |io_out[6]                                  
(no matching pin)                          |io_out[3]                                  
(no matching pin)                          |io_out[2]                                  
(no matching pin)                          |io_out[1]                                  
(no matching pin)                          |io_out[0]                                  
user_clock2                                |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for user_project_wrapper and user_project_wrapper altered to match.
Device classes user_project_wrapper and user_project_wrapper are equivalent.

Final result: Top level cell failed pin matching.
