{
  "design": {
    "design_info": {
      "boundary_crc": "0xB1B472912B037571",
      "device": "xc7z020clg400-1",
      "name": "TIME_TAG",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "incident_ctr": "",
      "read_ctr": "",
      "timer": "",
      "blk_mem_gen_0": "",
      "ADDR_SEL_0": "",
      "xlconstant_0": "",
      "TT_R_CTL_0": "",
      "TT_RED_0": ""
    },
    "ports": {
      "CH0": {
        "direction": "I"
      },
      "CLK_460_000": {
        "direction": "I"
      },
      "RSTn": {
        "direction": "I"
      },
      "r_rdy": {
        "direction": "I"
      },
      "d_rdy": {
        "direction": "O"
      },
      "douta": {
        "direction": "O",
        "left": "47",
        "right": "0"
      },
      "MS": {
        "direction": "I"
      }
    },
    "components": {
      "incident_ctr": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "TIME_TAG_c_counter_binary_0_0",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "Output_Width": {
            "value": "14"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "read_ctr": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "TIME_TAG_incident_ctr_0",
        "parameters": {
          "CE": {
            "value": "false"
          },
          "Output_Width": {
            "value": "14"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "timer": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "TIME_TAG_c_counter_binary_0_1",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "Output_Width": {
            "value": "48"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "TIME_TAG_blk_mem_gen_0_1",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Read_Width_A": {
            "value": "48"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "16344"
          },
          "Write_Width_A": {
            "value": "48"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "ADDR_SEL_0": {
        "vlnv": "xilinx.com:module_ref:ADDR_SEL:1.0",
        "xci_name": "TIME_TAG_ADDR_SEL_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ADDR_SEL",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rctl": {
            "direction": "I"
          },
          "read": {
            "direction": "I",
            "left": "13",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 14}",
                "value_src": "ip_prop"
              }
            }
          },
          "incident": {
            "direction": "I",
            "left": "13",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 14}",
                "value_src": "ip_prop"
              }
            }
          },
          "addra": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "TIME_TAG_xlconstant_0_0"
      },
      "TT_R_CTL_0": {
        "vlnv": "xilinx.com:module_ref:TT_R_CTL:1.0",
        "xci_name": "TIME_TAG_TT_R_CTL_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TT_R_CTL",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "r_ct_rst": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "mclk": {
            "direction": "I"
          },
          "r_rdy": {
            "direction": "I"
          },
          "r_ct_pls": {
            "direction": "O"
          },
          "d_rdy": {
            "direction": "O"
          },
          "ictr": {
            "direction": "I",
            "left": "13",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 14}",
                "value_src": "ip_prop"
              }
            }
          },
          "rctr": {
            "direction": "I",
            "left": "13",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 14}",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "TT_RED_0": {
        "vlnv": "xilinx.com:module_ref:TT_RED:1.0",
        "xci_name": "TIME_TAG_TT_RED_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TT_RED",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RSTn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "ictr_rst": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "tctr_rst": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "inp": {
            "direction": "I"
          },
          "MCLK": {
            "direction": "I"
          },
          "wea": {
            "direction": "O"
          },
          "ictr": {
            "direction": "I",
            "left": "13",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 14}",
                "value_src": "ip_prop"
              }
            }
          },
          "rctl": {
            "direction": "O"
          },
          "ictr_en": {
            "direction": "O"
          },
          "tctr_en": {
            "direction": "O"
          },
          "MS": {
            "direction": "I"
          }
        }
      }
    },
    "nets": {
      "timer_Q": {
        "ports": [
          "timer/Q",
          "blk_mem_gen_0/dina"
        ]
      },
      "TT_RED_0_wea": {
        "ports": [
          "TT_RED_0/wea",
          "blk_mem_gen_0/wea"
        ]
      },
      "incident_ctr_Q": {
        "ports": [
          "incident_ctr/Q",
          "ADDR_SEL_0/incident",
          "TT_R_CTL_0/ictr",
          "TT_RED_0/ictr"
        ]
      },
      "TT_RED_0_ictr_rst": {
        "ports": [
          "TT_RED_0/ictr_rst",
          "incident_ctr/SCLR"
        ]
      },
      "TT_RED_0_tctr_rst": {
        "ports": [
          "TT_RED_0/tctr_rst",
          "timer/SCLR"
        ]
      },
      "CH0_1": {
        "ports": [
          "CH0",
          "incident_ctr/CLK",
          "TT_RED_0/inp"
        ]
      },
      "CLK_460_000_1": {
        "ports": [
          "CLK_460_000",
          "timer/CLK",
          "blk_mem_gen_0/clka",
          "TT_R_CTL_0/mclk",
          "TT_RED_0/MCLK"
        ]
      },
      "RSTn_1": {
        "ports": [
          "RSTn",
          "TT_RED_0/RSTn"
        ]
      },
      "TT_R_CTL_0_r_ct_pls": {
        "ports": [
          "TT_R_CTL_0/r_ct_pls",
          "read_ctr/CLK"
        ]
      },
      "TT_R_CTL_0_r_ct_rst": {
        "ports": [
          "TT_R_CTL_0/r_ct_rst",
          "read_ctr/SCLR"
        ]
      },
      "TT_RED_0_rctl": {
        "ports": [
          "TT_RED_0/rctl",
          "ADDR_SEL_0/rctl",
          "TT_R_CTL_0/rstn"
        ]
      },
      "r_rdy_1": {
        "ports": [
          "r_rdy",
          "TT_R_CTL_0/r_rdy"
        ]
      },
      "read_ctr_Q": {
        "ports": [
          "read_ctr/Q",
          "ADDR_SEL_0/read",
          "TT_R_CTL_0/rctr"
        ]
      },
      "TT_R_CTL_0_d_rdy": {
        "ports": [
          "TT_R_CTL_0/d_rdy",
          "d_rdy"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "douta"
        ]
      },
      "ADDR_SEL_0_addra": {
        "ports": [
          "ADDR_SEL_0/addra",
          "blk_mem_gen_0/addra"
        ]
      },
      "TT_RED_0_ictr_en": {
        "ports": [
          "TT_RED_0/ictr_en",
          "incident_ctr/CE"
        ]
      },
      "TT_RED_0_tctr_en": {
        "ports": [
          "TT_RED_0/tctr_en",
          "timer/CE"
        ]
      },
      "MS_1": {
        "ports": [
          "MS",
          "TT_RED_0/MS"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "blk_mem_gen_0/ena"
        ]
      }
    }
  }
}