[{"DBLP title": "Verifying VIA Nano microprocessor components.", "DBLP authors": ["Warren A. Hunt Jr."], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770925/", "OA papers": []}, {"DBLP title": "Formal verification of an ASIC ethernet switch block.", "DBLP authors": ["B. A. Krishna", "Anamaya Sullerey", "Alok Jain"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770927/", "OA papers": []}, {"DBLP title": "Formal verification of arbiters using property strengthening and underapproximations.", "DBLP authors": ["Gadiel Auerbach", "Fady Copty", "Viresh Paruthi"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770928/", "OA papers": []}, {"DBLP title": "SAT-based semiformal verification of hardware.", "DBLP authors": ["Sabih Agbaria", "Dan Carmi", "Orly Cohen", "Dmitry Korchemny", "Michael Lifshits", "Alexander Nadel"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770929/", "OA papers": []}, {"DBLP title": "SLAM2: Static driver verification with under 4% false alarms.", "DBLP authors": ["Thomas Ball", "Ella Bounimova", "Rahul Kumar", "Vladimir Levin"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770931/", "OA papers": []}, {"DBLP title": "Precise static analysis of untrusted driver binaries.", "DBLP authors": ["Johannes Kinder", "Helmut Veith"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770932/", "OA papers": []}, {"DBLP title": "Verifying SystemC: A software model checking approach.", "DBLP authors": ["Alessandro Cimatti", "Andrea Micheli", "Iman Narasamdya", "Marco Roveri"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770933/", "OA papers": []}, {"DBLP title": "Coping with Moore's Law (and more): Supporting arrays in state-of-the-art model checkers.", "DBLP authors": ["Jason Baumgartner", "Michael L. Case", "Hari Mony"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770934/", "OA papers": []}, {"DBLP title": "CalCS: SMT solving for non-linear convex constraints.", "DBLP authors": ["Pierluigi Nuzzo", "Alberto Puggelli", "Sanjit A. Seshia", "Alberto L. Sangiovanni-Vincentelli"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770935/", "OA papers": []}, {"DBLP title": "Integrating ICP and LRA solvers for deciding nonlinear real arithmetic problems.", "DBLP authors": ["Sicun Gao", "Malay K. Ganai", "Franjo Ivancic", "Aarti Gupta", "Sriram Sankaranarayanan", "Edmund M. Clarke"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770936/", "OA papers": []}, {"DBLP title": "A halting algorithm to determine the existence of decoder.", "DBLP authors": ["ShengYu Shen", "Ying Qin", "Jianmin Zhang", "Sikun Li"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770937/", "OA papers": []}, {"DBLP title": "Synthesis for regular specifications over unbounded domains.", "DBLP authors": ["Jad Hamza", "Barbara Jobstmann", "Viktor Kuncak"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770938/", "OA papers": []}, {"DBLP title": "Automatic inference of memory fences.", "DBLP authors": ["Michael Kuperstein", "Martin T. Vechev", "Eran Yahav"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770939/", "OA papers": []}, {"DBLP title": "Applying SMT in symbolic execution of microcode.", "DBLP authors": ["Anders Franz\u00e9n", "Alessandro Cimatti", "Alexander Nadel", "Roberto Sebastiani", "Jonathan Shalev"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770940/", "OA papers": []}, {"DBLP title": "Automated formal verification of processors based on architectural models.", "DBLP authors": ["Ulrich K\u00fchne", "Sven Beyer", "J\u00f6rg Bormann", "John Barstow"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770941/", "OA papers": []}, {"DBLP title": "Encoding industrial hardware verification problems into effectively propositional logic.", "DBLP authors": ["Moshe Emmer", "Zurab Khasidashvili", "Konstantin Korovin", "Andrei Voronkov"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770942/", "OA papers": []}, {"DBLP title": "Combinational techniques for sequential equivalence checking.", "DBLP authors": ["Hamid Savoj", "David Berthelot", "Alan Mishchenko", "Robert K. Brayton"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770943/", "OA papers": []}, {"DBLP title": "Automatic verification of estimate functions with polynomials of bounded functions.", "DBLP authors": ["Jun Sawada"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770944/", "OA papers": []}, {"DBLP title": "A framework for incremental modelling and verification of on-chip protocols.", "DBLP authors": ["Peter B\u00f6hm"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770945/", "OA papers": []}, {"DBLP title": "Modular specification and verification of interprocess communication.", "DBLP authors": ["Eyad Alkassar", "Ernie Cohen", "Mark A. Hillebrand", "Hristo Pentchev"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770946/", "OA papers": []}, {"DBLP title": "Large-scale application of formal verification: From fiction to fact.", "DBLP authors": ["Viresh Paruthi"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770947/", "OA papers": []}, {"DBLP title": "A single-instance incremental SAT formulation of proof- and counterexample-based abstraction.", "DBLP authors": ["Niklas E\u00e9n", "Alan Mishchenko", "Nina Amla"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770948/", "OA papers": []}, {"DBLP title": "Predicate abstraction with adjustable-block encoding.", "DBLP authors": ["Dirk Beyer", "M. Erkan Keremoglu", "Philipp Wendler"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770949/", "OA papers": []}, {"DBLP title": "Modular bug detection with inertial refinement.", "DBLP authors": ["Nishant Sinha"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770950/", "OA papers": []}, {"DBLP title": "Path predicate abstraction by complete interval property checking.", "DBLP authors": ["Joakim Urdahl", "Dominik Stoffel", "J\u00f6rg Bormann", "Markus Wedler", "Wolfgang Kunz"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770951/", "OA papers": []}, {"DBLP title": "Relieving capacity limits on FPGA-based SAT-solvers.", "DBLP authors": ["Leopold Haller", "Satnam Singh"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770952/", "OA papers": []}, {"DBLP title": "Boosting minimal unsatisfiable core extraction.", "DBLP authors": ["Alexander Nadel"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770953/", "OA papers": []}, {"DBLP title": "Propelling SAT and SAT-based BMC using careset.", "DBLP authors": ["Malay K. Ganai"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770954/", "OA papers": []}, {"DBLP title": "Efficiently solving quantified bit-vector formulas.", "DBLP authors": ["Christoph M. Wintersteiger", "Youssef Hamadi", "Leonardo Mendon\u00e7a de Moura"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770955/", "OA papers": []}, {"DBLP title": "Boosting multi-core reachability performance with shared hash tables.", "DBLP authors": ["Alfons Laarman", "Jaco van de Pol", "Michael Weber"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770956/", "OA papers": []}, {"DBLP title": "Verifying shadow page table algorithms.", "DBLP authors": ["Eyad Alkassar", "Ernie Cohen", "Mark A. Hillebrand", "Mikhail Kovalev", "Wolfgang J. Paul"], "year": 2010, "doi": "https://ieeexplore.ieee.org/document/5770958/", "OA papers": []}]