#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x1270c8bb0 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 2 29;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 6 "addr_a";
    .port_info 3 /INPUT 6 "addr_b";
    .port_info 4 /INPUT 8 "din_a";
    .port_info 5 /OUTPUT 8 "dout_a";
    .port_info 6 /OUTPUT 8 "dout_b";
P_0x125ff3b70 .param/l "ADDR_WIDTH" 0 2 31, +C4<00000000000000000000000000000110>;
P_0x125ff3bb0 .param/l "DATA_WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
L_0x1270e8050 .functor BUFZ 8, L_0x1270e7e50, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1270e8340 .functor BUFZ 8, L_0x1270e8100, C4<00000000>, C4<00000000>, C4<00000000>;
v0x125fcb980_0 .net *"_ivl_0", 7 0, L_0x1270e7e50;  1 drivers
v0x1270584a0_0 .net *"_ivl_10", 7 0, L_0x1270e81e0;  1 drivers
L_0x128088058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127057500_0 .net *"_ivl_13", 1 0, L_0x128088058;  1 drivers
v0x12708e2d0_0 .net *"_ivl_2", 7 0, L_0x1270e7ef0;  1 drivers
L_0x128088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1270819c0_0 .net *"_ivl_5", 1 0, L_0x128088010;  1 drivers
v0x12705c660_0 .net *"_ivl_8", 7 0, L_0x1270e8100;  1 drivers
o0x128050130 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x12706cbd0_0 .net "addr_a", 5 0, o0x128050130;  0 drivers
o0x128050160 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x127056520_0 .net "addr_b", 5 0, o0x128050160;  0 drivers
o0x128050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x125f38840_0 .net "clk", 0 0, o0x128050190;  0 drivers
o0x1280501c0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x125f8f1b0_0 .net "din_a", 7 0, o0x1280501c0;  0 drivers
v0x125f61580_0 .net "dout_a", 7 0, L_0x1270e8050;  1 drivers
v0x125f36980_0 .net "dout_b", 7 0, L_0x1270e8340;  1 drivers
v0x125f1e530_0 .var "q_addr_a", 5 0;
v0x125fa9af0_0 .var "q_addr_b", 5 0;
v0x125f97450 .array "ram", 0 63, 7 0;
o0x1280502b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x125f8aaa0_0 .net "we", 0 0, o0x1280502b0;  0 drivers
E_0x125fe4be0 .event posedge, v0x125f38840_0;
L_0x1270e7e50 .array/port v0x125f97450, L_0x1270e7ef0;
L_0x1270e7ef0 .concat [ 6 2 0 0], v0x125f1e530_0, L_0x128088010;
L_0x1270e8100 .array/port v0x125f97450, L_0x1270e81e0;
L_0x1270e81e0 .concat [ 6 2 0 0], v0x125fa9af0_0, L_0x128088058;
S_0x1270b6ab0 .scope module, "testbench" "testbench" 3 5;
 .timescale -9 -12;
v0x1270e7d30_0 .var "clk", 0 0;
v0x1270e7dc0_0 .var "rst", 0 0;
S_0x1270991f0 .scope module, "top" "riscv_top" 3 10, 4 4 0, S_0x1270b6ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "EXCLK";
    .port_info 1 /INPUT 1 "btnC";
    .port_info 2 /OUTPUT 1 "Tx";
    .port_info 3 /INPUT 1 "Rx";
    .port_info 4 /OUTPUT 1 "led";
P_0x12708e990 .param/l "RAM_ADDR_WIDTH" 1 4 18, +C4<00000000000000000000000000010001>;
P_0x12708e9d0 .param/l "SIM" 0 4 6, +C4<00000000000000000000000000000001>;
P_0x12708ea10 .param/l "SYS_CLK_FREQ" 1 4 16, +C4<00000101111101011110000100000000>;
P_0x12708ea50 .param/l "UART_BAUD_RATE" 1 4 17, +C4<00000000000000011100001000000000>;
L_0x1270e83f0 .functor BUFZ 1, v0x1270e7d30_0, C4<0>, C4<0>, C4<0>;
L_0x1270e8ae0 .functor NOT 1, L_0x1270f2f60, C4<0>, C4<0>, C4<0>;
L_0x1270eb6a0 .functor OR 1, v0x1270e7ad0_0, v0x1270e2db0_0, C4<0>, C4<0>;
L_0x1270f2560 .functor BUFZ 1, L_0x1270f2f60, C4<0>, C4<0>, C4<0>;
L_0x1270f2650 .functor BUFZ 8, L_0x1270f3080, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x128088eb0 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x1270f2870 .functor AND 32, L_0x1270f2700, L_0x128088eb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x1270f2a00 .functor BUFZ 1, L_0x1270f2920, C4<0>, C4<0>, C4<0>;
L_0x1270f2df0 .functor BUFZ 8, L_0x1270e89c0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1270e5740_0 .net "EXCLK", 0 0, v0x1270e7d30_0;  1 drivers
o0x128058560 .functor BUFZ 1, C4<z>; HiZ drive
v0x1270e57f0_0 .net "Rx", 0 0, o0x128058560;  0 drivers
v0x1270e5890_0 .net "Tx", 0 0, L_0x1270ee4e0;  1 drivers
L_0x1280881c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1270e5920_0 .net/2u *"_ivl_10", 0 0, L_0x1280881c0;  1 drivers
L_0x128088208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1270e59b0_0 .net/2u *"_ivl_12", 0 0, L_0x128088208;  1 drivers
v0x1270e5a90_0 .net *"_ivl_23", 1 0, L_0x1270f2180;  1 drivers
L_0x128088d90 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1270e5b40_0 .net/2u *"_ivl_24", 1 0, L_0x128088d90;  1 drivers
v0x1270e5bf0_0 .net *"_ivl_26", 0 0, L_0x1270f22a0;  1 drivers
L_0x128088dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1270e5c90_0 .net/2u *"_ivl_28", 0 0, L_0x128088dd8;  1 drivers
L_0x128088e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1270e5da0_0 .net/2u *"_ivl_30", 0 0, L_0x128088e20;  1 drivers
v0x1270e5e50_0 .net *"_ivl_38", 31 0, L_0x1270f2700;  1 drivers
L_0x128088e68 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1270e5f00_0 .net *"_ivl_41", 30 0, L_0x128088e68;  1 drivers
v0x1270e5fb0_0 .net/2u *"_ivl_42", 31 0, L_0x128088eb0;  1 drivers
v0x1270e6060_0 .net *"_ivl_44", 31 0, L_0x1270f2870;  1 drivers
v0x1270e6110_0 .net *"_ivl_5", 1 0, L_0x1270e8b90;  1 drivers
L_0x128088ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1270e61c0_0 .net/2u *"_ivl_50", 0 0, L_0x128088ef8;  1 drivers
L_0x128088f40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1270e6270_0 .net/2u *"_ivl_52", 0 0, L_0x128088f40;  1 drivers
v0x1270e6400_0 .net *"_ivl_56", 31 0, L_0x1270f2c70;  1 drivers
L_0x128088f88 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1270e6490_0 .net *"_ivl_59", 14 0, L_0x128088f88;  1 drivers
L_0x128088178 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1270e6540_0 .net/2u *"_ivl_6", 1 0, L_0x128088178;  1 drivers
v0x1270e65f0_0 .net *"_ivl_8", 0 0, L_0x1270e8c30;  1 drivers
v0x1270e6690_0 .net "btnC", 0 0, v0x1270e7dc0_0;  1 drivers
v0x1270e6730_0 .net "clk", 0 0, L_0x1270e83f0;  1 drivers
v0x1270e67c0_0 .net "cpu_dbgreg_dout", 31 0, L_0x1270e92f0;  1 drivers
v0x1270e68a0_0 .net "cpu_ram_a", 31 0, L_0x1270eb0d0;  1 drivers
v0x1270e6930_0 .net "cpu_ram_din", 7 0, L_0x1270f32a0;  1 drivers
v0x1270e6a00_0 .net "cpu_ram_dout", 7 0, L_0x1270eaed0;  1 drivers
v0x1270e6ad0_0 .net "cpu_ram_wr", 0 0, L_0x1270eb540;  1 drivers
v0x1270e6ba0_0 .net "cpu_rdy", 0 0, L_0x1270f2af0;  1 drivers
v0x1270e6c30_0 .net "cpumc_a", 31 0, L_0x1270f2d50;  1 drivers
v0x1270e6cc0_0 .net "cpumc_din", 7 0, L_0x1270f3080;  1 drivers
v0x1270e6d90_0 .net "cpumc_wr", 0 0, L_0x1270f2f60;  1 drivers
v0x1270e6e20_0 .net "hci_active", 0 0, L_0x1270f2920;  1 drivers
v0x1270e6300_0 .net "hci_active_out", 0 0, L_0x1270f1df0;  1 drivers
v0x1270e70b0_0 .net "hci_io_din", 7 0, L_0x1270f2650;  1 drivers
v0x1270e7140_0 .net "hci_io_dout", 7 0, v0x1270e32a0_0;  1 drivers
v0x1270e71d0_0 .net "hci_io_en", 0 0, L_0x1270f23c0;  1 drivers
v0x1270e7260_0 .net "hci_io_full", 0 0, L_0x1270eb750;  1 drivers
v0x1270e72f0_0 .net "hci_io_sel", 2 0, L_0x1270f20a0;  1 drivers
v0x1270e7380_0 .net "hci_io_wr", 0 0, L_0x1270f2560;  1 drivers
v0x1270e7430_0 .net "hci_ram_a", 16 0, v0x1270e2e40_0;  1 drivers
v0x1270e74e0_0 .net "hci_ram_din", 7 0, L_0x1270f2df0;  1 drivers
v0x1270e7590_0 .net "hci_ram_dout", 7 0, L_0x1270f1f00;  1 drivers
v0x1270e7640_0 .net "hci_ram_wr", 0 0, v0x1270e3990_0;  1 drivers
v0x1270e76f0_0 .net "led", 0 0, L_0x1270f2a00;  1 drivers
v0x1270e7780_0 .net "program_finish", 0 0, v0x1270e2db0_0;  1 drivers
v0x1270e7830_0 .var "q_hci_io_en", 0 0;
v0x1270e78c0_0 .net "ram_a", 16 0, L_0x1270e8ef0;  1 drivers
v0x1270e7990_0 .net "ram_dout", 7 0, L_0x1270e89c0;  1 drivers
v0x1270e7a20_0 .net "ram_en", 0 0, L_0x1270e8d50;  1 drivers
v0x1270e7ad0_0 .var "rst", 0 0;
v0x1270e7c60_0 .var "rst_delay", 0 0;
E_0x12708eda0 .event posedge, v0x1270e6690_0, v0x1270a8f40_0;
L_0x1270e8b90 .part L_0x1270f2d50, 16, 2;
L_0x1270e8c30 .cmp/eq 2, L_0x1270e8b90, L_0x128088178;
L_0x1270e8d50 .functor MUXZ 1, L_0x128088208, L_0x1280881c0, L_0x1270e8c30, C4<>;
L_0x1270e8ef0 .part L_0x1270f2d50, 0, 17;
L_0x1270f20a0 .part L_0x1270f2d50, 0, 3;
L_0x1270f2180 .part L_0x1270f2d50, 16, 2;
L_0x1270f22a0 .cmp/eq 2, L_0x1270f2180, L_0x128088d90;
L_0x1270f23c0 .functor MUXZ 1, L_0x128088e20, L_0x128088dd8, L_0x1270f22a0, C4<>;
L_0x1270f2700 .concat [ 1 31 0 0], L_0x1270f1df0, L_0x128088e68;
L_0x1270f2920 .part L_0x1270f2870, 0, 1;
L_0x1270f2af0 .functor MUXZ 1, L_0x128088f40, L_0x128088ef8, L_0x1270f2920, C4<>;
L_0x1270f2c70 .concat [ 17 15 0 0], v0x1270e2e40_0, L_0x128088f88;
L_0x1270f2d50 .functor MUXZ 32, L_0x1270eb0d0, L_0x1270f2c70, L_0x1270f2920, C4<>;
L_0x1270f2f60 .functor MUXZ 1, L_0x1270eb540, v0x1270e3990_0, L_0x1270f2920, C4<>;
L_0x1270f3080 .functor MUXZ 8, L_0x1270eaed0, L_0x1270f1f00, L_0x1270f2920, C4<>;
L_0x1270f32a0 .functor MUXZ 8, L_0x1270e89c0, v0x1270e32a0_0, v0x1270e7830_0, C4<>;
S_0x1270ae950 .scope module, "cpu0" "cpu" 4 100, 5 17 0, S_0x1270991f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 8 "mem_din";
    .port_info 4 /OUTPUT 8 "mem_dout";
    .port_info 5 /OUTPUT 32 "mem_a";
    .port_info 6 /OUTPUT 1 "mem_wr";
    .port_info 7 /INPUT 1 "io_buffer_full";
    .port_info 8 /OUTPUT 32 "dbgreg_dout";
L_0x1270e90b0 .functor OR 1, L_0x1270eb6a0, L_0x1270e8fd0, C4<0>, C4<0>;
L_0x1270e9200 .functor OR 1, L_0x1270eb6a0, L_0x1270e9160, C4<0>, C4<0>;
L_0x1270e96d0 .functor AND 1, v0x12705cdc0_0, L_0x1270e9630, C4<1>, C4<1>;
v0x1270d0b30_0 .net *"_ivl_1", 0 0, L_0x1270e8fd0;  1 drivers
L_0x128088250 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1270d0bd0_0 .net *"_ivl_11", 30 0, L_0x128088250;  1 drivers
v0x1270d0c70_0 .net *"_ivl_13", 0 0, L_0x1270e9490;  1 drivers
v0x1270d0d10_0 .net *"_ivl_15", 0 0, L_0x1270e9630;  1 drivers
v0x1270d0db0_0 .net *"_ivl_5", 0 0, L_0x1270e9160;  1 drivers
v0x1270d0e90_0 .net *"_ivl_7", 0 0, L_0x1270e9200;  1 drivers
v0x1270d0f30_0 .net "clk_in", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x1270d0fc0_0 .net "dbgreg_dout", 31 0, L_0x1270e92f0;  alias, 1 drivers
v0x1270d1070_0 .net "ex_branch_address", 31 0, v0x1270b3c30_0;  1 drivers
v0x1270d1180_0 .net "ex_branch_offset_in", 31 0, v0x125fdd540_0;  1 drivers
v0x1270d1250_0 .net "ex_forward_or_not", 0 0, v0x12705a950_0;  1 drivers
v0x1270d1320_0 .net "ex_imm", 31 0, v0x1270b6d80_0;  1 drivers
v0x1270d13f0_0 .net "ex_jump", 0 0, v0x12705cdc0_0;  1 drivers
v0x1270d1480_0 .net "ex_mem_MEM_address", 31 0, v0x12705caf0_0;  1 drivers
v0x1270d1550_0 .net "ex_mem_op", 5 0, v0x127098150_0;  1 drivers
v0x1270d1620_0 .net "ex_mem_reg_address", 4 0, v0x1270cb280_0;  1 drivers
v0x1270d16b0_0 .net "ex_mem_status", 2 0, v0x127098a00_0;  1 drivers
v0x1270d1840_0 .net "ex_mem_target_data_in", 31 0, v0x1270af420_0;  1 drivers
v0x1270d18d0_0 .net "ex_op", 5 0, v0x1270b4d60_0;  1 drivers
v0x1270d1960_0 .net "ex_pc", 31 0, v0x1270b4a50_0;  1 drivers
v0x1270d19f0_0 .net "ex_rd_address", 4 0, v0x1270b4740_0;  1 drivers
v0x1270d1ac0_0 .net "ex_rs1_value", 31 0, v0x1270acf80_0;  1 drivers
v0x1270d1b90_0 .net "ex_rs2_value", 31 0, v0x1270acd70_0;  1 drivers
v0x1270d1c60_0 .net "icache_inst_address_out", 31 0, L_0x1270e97c0;  1 drivers
v0x1270d1d30_0 .net "icache_inst_data_out", 31 0, v0x127091220_0;  1 drivers
v0x1270d1e00_0 .net "icache_inst_enable_out", 0 0, v0x12704c4b0_0;  1 drivers
v0x1270d1ed0_0 .net "icache_inst_read_out", 0 0, v0x127089c50_0;  1 drivers
v0x1270d1fa0_0 .net "id_ex_branch_address", 31 0, v0x12704bb80_0;  1 drivers
v0x1270d2030_0 .net "id_ex_branch_offset_in", 31 0, v0x12704bc10_0;  1 drivers
v0x1270d2100_0 .net "id_ex_if_operate_reg", 0 0, v0x1270abe50_0;  1 drivers
v0x1270d2190_0 .net "id_ex_imm", 31 0, v0x1270aa8a0_0;  1 drivers
v0x1270d2260_0 .net "id_ex_op", 5 0, v0x127094d00_0;  1 drivers
v0x1270d2330_0 .net "id_ex_pc", 31 0, v0x12704d3a0_0;  1 drivers
v0x1270d1780_0 .net "id_ex_rd_address", 4 0, v0x1270cc200_0;  1 drivers
v0x1270d2600_0 .net "id_ex_rs1_value", 31 0, v0x1270c9c00_0;  1 drivers
v0x1270d2690_0 .net "id_ex_rs2_value", 31 0, v0x127046c70_0;  1 drivers
v0x1270d2760_0 .net "id_inst_in", 31 0, v0x125fcd650_0;  1 drivers
v0x1270d27f0_0 .net "id_pc_in", 31 0, v0x125fcab50_0;  1 drivers
v0x1270d2880_0 .net "if_inst", 31 0, v0x127095b20_0;  1 drivers
v0x1270d2950_0 .net "if_jump", 0 0, L_0x1270e96d0;  1 drivers
v0x1270d2a60_0 .net "if_pc", 31 0, v0x127084f20_0;  1 drivers
v0x1270d2af0_0 .net "io_buffer_full", 0 0, L_0x1270eb750;  alias, 1 drivers
v0x1270d2b80_0 .net "load_or_not", 0 0, v0x127082ae0_0;  1 drivers
v0x1270d2c50_0 .net "mc_inst_address_out", 31 0, v0x127049280_0;  1 drivers
v0x1270d2d20_0 .net "mc_inst_busy", 0 0, v0x125fe3d20_0;  1 drivers
v0x1270d2db0_0 .net "mc_inst_data", 31 0, v0x125fe3fb0_0;  1 drivers
v0x1270d2e80_0 .net "mc_inst_enable", 0 0, v0x1270cdb00_0;  1 drivers
v0x1270d2f50_0 .net "mc_inst_enable_out", 0 0, v0x127095810_0;  1 drivers
v0x1270d3020_0 .net "mc_mem_busy", 0 0, v0x1270cdd40_0;  1 drivers
v0x1270d30f0_0 .net "mc_mem_data", 31 0, v0x1270cdf30_0;  1 drivers
v0x1270d31c0_0 .net "mc_to_mem_enable", 0 0, v0x1270cde80_0;  1 drivers
v0x1270d3290_0 .net "mem_MEM_address", 31 0, v0x1270a76c0_0;  1 drivers
v0x1270d3360_0 .net "mem_a", 31 0, L_0x1270eb0d0;  alias, 1 drivers
v0x1270d33f0_0 .net "mem_din", 7 0, L_0x1270f32a0;  alias, 1 drivers
v0x1270d3480_0 .net "mem_dout", 7 0, L_0x1270eaed0;  alias, 1 drivers
v0x1270d3510_0 .net "mem_mc_address", 31 0, v0x125fb88f0_0;  1 drivers
v0x1270d35e0_0 .net "mem_mc_enable", 0 0, v0x125fb8ab0_0;  1 drivers
v0x1270d36b0_0 .net "mem_mc_read_or_write", 0 0, v0x125fb6320_0;  1 drivers
v0x1270d3740_0 .net "mem_mc_target_data", 31 0, v0x125fb63b0_0;  1 drivers
v0x1270d3810_0 .net "mem_mc_width", 2 0, v0x125fb64c0_0;  1 drivers
v0x1270d38e0_0 .net "mem_op", 5 0, v0x12709ae00_0;  1 drivers
v0x1270d39b0_0 .net "mem_reg_address", 4 0, v0x127091e40_0;  1 drivers
v0x1270d3a80_0 .net "mem_status", 2 0, v0x1270a2ad0_0;  1 drivers
v0x1270d3b50_0 .net "mem_target_data_in", 31 0, v0x1270cbdc0_0;  1 drivers
v0x1270d3c20_0 .net "mem_wb_if_operate_reg", 0 0, v0x125fc04f0_0;  1 drivers
v0x1270d23c0_0 .net "mem_wb_rd_address", 4 0, v0x125fb3350_0;  1 drivers
v0x1270d2450_0 .net "mem_wb_rd_value", 31 0, v0x125fb33e0_0;  1 drivers
v0x1270d24e0_0 .net "mem_wr", 0 0, L_0x1270eb540;  alias, 1 drivers
v0x1270d3cb0_0 .net "pc", 31 0, v0x1270cedd0_0;  1 drivers
v0x1270d3d40_0 .net "pc_enable", 0 0, v0x125fa3700_0;  1 drivers
v0x1270d3e10_0 .net "pc_jump", 31 0, v0x125f6c330_0;  1 drivers
v0x1270d3ee0_0 .net "rdy_in", 0 0, L_0x1270f2af0;  alias, 1 drivers
v0x1270d3f70_0 .net "rs1_address", 4 0, v0x1270cc290_0;  1 drivers
v0x1270d4000_0 .net "rs1_read", 0 0, v0x1270c9f10_0;  1 drivers
v0x1270d40d0_0 .net "rs1_value", 31 0, v0x1270cfdd0_0;  1 drivers
v0x1270d41a0_0 .net "rs2_address", 4 0, v0x1270c9c90_0;  1 drivers
v0x1270d4270_0 .net "rs2_read", 0 0, v0x1270c88c0_0;  1 drivers
v0x1270d4340_0 .net "rs2_value", 31 0, v0x1270cff30_0;  1 drivers
v0x1270d4410_0 .net "rst", 0 0, L_0x1270e90b0;  1 drivers
v0x1270d44a0_0 .net "rst_in", 0 0, L_0x1270eb6a0;  1 drivers
v0x1270d4530_0 .net "stall_id", 0 0, v0x1270abdc0_0;  1 drivers
v0x1270d4600_0 .net "stall_if", 0 0, L_0x1270e98d0;  1 drivers
v0x1270d46d0_0 .net "stall_mem", 0 0, v0x125fb3230_0;  1 drivers
v0x1270d47a0_0 .net "stall_status", 4 0, v0x1270d0a70_0;  1 drivers
v0x1270d4830_0 .net "wb_if_operate_reg", 0 0, v0x125fcefb0_0;  1 drivers
v0x1270d4900_0 .net "wb_rd_address", 4 0, v0x125fcf0d0_0;  1 drivers
v0x1270d4990_0 .net "wb_rd_value", 31 0, v0x125f05a80_0;  1 drivers
L_0x1270e8fd0 .reduce/nor L_0x1270f2af0;
L_0x1270e9160 .reduce/nor L_0x1270f2af0;
L_0x1270e92f0 .concat [ 1 31 0 0], L_0x1270e9200, L_0x128088250;
L_0x1270e9490 .part v0x1270d0a70_0, 3, 1;
L_0x1270e9630 .reduce/nor L_0x1270e9490;
S_0x1270ae2f0 .scope module, "ex0" "EX" 5 335, 6 2 0, S_0x1270ae950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 32 "pc_in";
    .port_info 2 /INPUT 6 "op_in";
    .port_info 3 /INPUT 32 "imm_in";
    .port_info 4 /INPUT 32 "rs1_value_in";
    .port_info 5 /INPUT 32 "rs2_value_in";
    .port_info 6 /INPUT 5 "rd_address_in";
    .port_info 7 /INPUT 32 "branch_address_in";
    .port_info 8 /INPUT 32 "branch_offset_in";
    .port_info 9 /OUTPUT 1 "Load_or_not";
    .port_info 10 /OUTPUT 6 "op_out";
    .port_info 11 /OUTPUT 3 "status_out";
    .port_info 12 /OUTPUT 1 "ex_forward_or_not";
    .port_info 13 /OUTPUT 32 "mem_address_out";
    .port_info 14 /OUTPUT 32 "target_data_out";
    .port_info 15 /OUTPUT 5 "reg_address_out";
    .port_info 16 /OUTPUT 1 "jump_or_not";
    .port_info 17 /OUTPUT 32 "pc_jump_out";
v0x127082ae0_0 .var "Load_or_not", 0 0;
v0x127082640_0 .net "branch_address_in", 31 0, v0x1270b3c30_0;  alias, 1 drivers
v0x127082f10_0 .net "branch_offset_in", 31 0, v0x125fdd540_0;  alias, 1 drivers
v0x12705a950_0 .var "ex_forward_or_not", 0 0;
v0x12705d090_0 .net "imm_in", 31 0, v0x1270b6d80_0;  alias, 1 drivers
v0x12705cdc0_0 .var "jump_or_not", 0 0;
v0x12705caf0_0 .var "mem_address_out", 31 0;
v0x1270980c0_0 .net "op_in", 5 0, v0x1270b4d60_0;  alias, 1 drivers
v0x127098150_0 .var "op_out", 5 0;
v0x125f6c2a0_0 .net "pc_in", 31 0, v0x1270b4a50_0;  alias, 1 drivers
v0x125f6c330_0 .var "pc_jump_out", 31 0;
v0x1270cb1f0_0 .net "rd_address_in", 4 0, v0x1270b4740_0;  alias, 1 drivers
v0x1270cb280_0 .var "reg_address_out", 4 0;
v0x1270972b0_0 .net "rs1_value_in", 31 0, v0x1270acf80_0;  alias, 1 drivers
v0x127097340_0 .net "rs2_value_in", 31 0, v0x1270acd70_0;  alias, 1 drivers
v0x127098970_0 .net "rst", 0 0, L_0x1270e90b0;  alias, 1 drivers
v0x127098a00_0 .var "status_out", 2 0;
v0x1270af420_0 .var "target_data_out", 31 0;
E_0x1270181c0/0 .event edge, v0x127098970_0, v0x1270980c0_0, v0x1270972b0_0, v0x12705d090_0;
E_0x1270181c0/1 .event edge, v0x1270cb1f0_0, v0x127097340_0, v0x125f6c2a0_0, v0x127082640_0;
E_0x1270181c0/2 .event edge, v0x127082f10_0;
E_0x1270181c0 .event/or E_0x1270181c0/0, E_0x1270181c0/1, E_0x1270181c0/2;
S_0x1270a19d0 .scope module, "ex_mem0" "EX_MEM" 5 360, 7 3 0, S_0x1270ae950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 5 "stall_in";
    .port_info 3 /INPUT 6 "op_in";
    .port_info 4 /INPUT 3 "status_in";
    .port_info 5 /INPUT 32 "mem_address_in";
    .port_info 6 /INPUT 32 "target_data_in";
    .port_info 7 /INPUT 5 "reg_address_in";
    .port_info 8 /OUTPUT 6 "op_out";
    .port_info 9 /OUTPUT 3 "status_out";
    .port_info 10 /OUTPUT 32 "mem_address_out";
    .port_info 11 /OUTPUT 32 "target_data_out";
    .port_info 12 /OUTPUT 5 "reg_address_out";
v0x1270a8f40_0 .net "clk", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x1270a8fd0_0 .net "mem_address_in", 31 0, v0x12705caf0_0;  alias, 1 drivers
v0x1270a76c0_0 .var "mem_address_out", 31 0;
v0x1270a7750_0 .net "op_in", 5 0, v0x127098150_0;  alias, 1 drivers
v0x12709ae00_0 .var "op_out", 5 0;
v0x127091db0_0 .net "reg_address_in", 4 0, v0x1270cb280_0;  alias, 1 drivers
v0x127091e40_0 .var "reg_address_out", 4 0;
v0x1270904f0_0 .net "rst", 0 0, L_0x1270e90b0;  alias, 1 drivers
v0x127090580_0 .net "stall_in", 4 0, v0x1270d0a70_0;  alias, 1 drivers
v0x127088480_0 .net "status_in", 2 0, v0x127098a00_0;  alias, 1 drivers
v0x1270a2ad0_0 .var "status_out", 2 0;
v0x1270a2b60_0 .net "target_data_in", 31 0, v0x1270af420_0;  alias, 1 drivers
v0x1270cbdc0_0 .var "target_data_out", 31 0;
E_0x127018130 .event posedge, v0x1270a8f40_0;
S_0x1270a6c60 .scope module, "icache0" "ICACHE" 5 188, 8 2 0, S_0x1270ae950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /INPUT 1 "inst_busy_in";
    .port_info 3 /INPUT 1 "inst_enable_in";
    .port_info 4 /INPUT 32 "inst_data_in";
    .port_info 5 /OUTPUT 1 "inst_read_out";
    .port_info 6 /OUTPUT 32 "inst_address_out";
    .port_info 7 /INPUT 1 "inst_read_in";
    .port_info 8 /INPUT 32 "inst_address_in";
    .port_info 9 /OUTPUT 1 "inst_enable_out";
    .port_info 10 /OUTPUT 32 "inst_data_out";
L_0x1270e97c0 .functor BUFZ 32, v0x127049280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1270c84b0_0 .net "clk_in", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x1270c8540_0 .var/i "i", 31 0;
v0x127049d10 .array "icache_data", 0 127, 31 0;
v0x1270821c0 .array "icache_tag", 0 127, 9 0;
v0x1270b0110_0 .var "icache_valid", 127 0;
v0x1270a8370_0 .net "inst_address_in", 31 0, v0x127049280_0;  alias, 1 drivers
v0x1270a8400_0 .net "inst_address_out", 31 0, L_0x1270e97c0;  alias, 1 drivers
v0x12709c510_0 .net "inst_busy_in", 0 0, v0x125fe3d20_0;  alias, 1 drivers
v0x12709c5a0_0 .net "inst_data_in", 31 0, v0x125fe3fb0_0;  alias, 1 drivers
v0x127091220_0 .var "inst_data_out", 31 0;
v0x12704c420_0 .net "inst_enable_in", 0 0, v0x1270cdb00_0;  alias, 1 drivers
v0x12704c4b0_0 .var "inst_enable_out", 0 0;
v0x127089bc0_0 .net "inst_read_in", 0 0, v0x127095810_0;  alias, 1 drivers
v0x127089c50_0 .var "inst_read_out", 0 0;
v0x127085830_0 .net "rst_in", 0 0, L_0x1270e90b0;  alias, 1 drivers
v0x1270821c0_0 .array/port v0x1270821c0, 0;
E_0x1270cb6f0/0 .event edge, v0x127098970_0, v0x127089bc0_0, v0x1270a8370_0, v0x1270821c0_0;
v0x1270821c0_1 .array/port v0x1270821c0, 1;
v0x1270821c0_2 .array/port v0x1270821c0, 2;
v0x1270821c0_3 .array/port v0x1270821c0, 3;
v0x1270821c0_4 .array/port v0x1270821c0, 4;
E_0x1270cb6f0/1 .event edge, v0x1270821c0_1, v0x1270821c0_2, v0x1270821c0_3, v0x1270821c0_4;
v0x1270821c0_5 .array/port v0x1270821c0, 5;
v0x1270821c0_6 .array/port v0x1270821c0, 6;
v0x1270821c0_7 .array/port v0x1270821c0, 7;
v0x1270821c0_8 .array/port v0x1270821c0, 8;
E_0x1270cb6f0/2 .event edge, v0x1270821c0_5, v0x1270821c0_6, v0x1270821c0_7, v0x1270821c0_8;
v0x1270821c0_9 .array/port v0x1270821c0, 9;
v0x1270821c0_10 .array/port v0x1270821c0, 10;
v0x1270821c0_11 .array/port v0x1270821c0, 11;
v0x1270821c0_12 .array/port v0x1270821c0, 12;
E_0x1270cb6f0/3 .event edge, v0x1270821c0_9, v0x1270821c0_10, v0x1270821c0_11, v0x1270821c0_12;
v0x1270821c0_13 .array/port v0x1270821c0, 13;
v0x1270821c0_14 .array/port v0x1270821c0, 14;
v0x1270821c0_15 .array/port v0x1270821c0, 15;
v0x1270821c0_16 .array/port v0x1270821c0, 16;
E_0x1270cb6f0/4 .event edge, v0x1270821c0_13, v0x1270821c0_14, v0x1270821c0_15, v0x1270821c0_16;
v0x1270821c0_17 .array/port v0x1270821c0, 17;
v0x1270821c0_18 .array/port v0x1270821c0, 18;
v0x1270821c0_19 .array/port v0x1270821c0, 19;
v0x1270821c0_20 .array/port v0x1270821c0, 20;
E_0x1270cb6f0/5 .event edge, v0x1270821c0_17, v0x1270821c0_18, v0x1270821c0_19, v0x1270821c0_20;
v0x1270821c0_21 .array/port v0x1270821c0, 21;
v0x1270821c0_22 .array/port v0x1270821c0, 22;
v0x1270821c0_23 .array/port v0x1270821c0, 23;
v0x1270821c0_24 .array/port v0x1270821c0, 24;
E_0x1270cb6f0/6 .event edge, v0x1270821c0_21, v0x1270821c0_22, v0x1270821c0_23, v0x1270821c0_24;
v0x1270821c0_25 .array/port v0x1270821c0, 25;
v0x1270821c0_26 .array/port v0x1270821c0, 26;
v0x1270821c0_27 .array/port v0x1270821c0, 27;
v0x1270821c0_28 .array/port v0x1270821c0, 28;
E_0x1270cb6f0/7 .event edge, v0x1270821c0_25, v0x1270821c0_26, v0x1270821c0_27, v0x1270821c0_28;
v0x1270821c0_29 .array/port v0x1270821c0, 29;
v0x1270821c0_30 .array/port v0x1270821c0, 30;
v0x1270821c0_31 .array/port v0x1270821c0, 31;
v0x1270821c0_32 .array/port v0x1270821c0, 32;
E_0x1270cb6f0/8 .event edge, v0x1270821c0_29, v0x1270821c0_30, v0x1270821c0_31, v0x1270821c0_32;
v0x1270821c0_33 .array/port v0x1270821c0, 33;
v0x1270821c0_34 .array/port v0x1270821c0, 34;
v0x1270821c0_35 .array/port v0x1270821c0, 35;
v0x1270821c0_36 .array/port v0x1270821c0, 36;
E_0x1270cb6f0/9 .event edge, v0x1270821c0_33, v0x1270821c0_34, v0x1270821c0_35, v0x1270821c0_36;
v0x1270821c0_37 .array/port v0x1270821c0, 37;
v0x1270821c0_38 .array/port v0x1270821c0, 38;
v0x1270821c0_39 .array/port v0x1270821c0, 39;
v0x1270821c0_40 .array/port v0x1270821c0, 40;
E_0x1270cb6f0/10 .event edge, v0x1270821c0_37, v0x1270821c0_38, v0x1270821c0_39, v0x1270821c0_40;
v0x1270821c0_41 .array/port v0x1270821c0, 41;
v0x1270821c0_42 .array/port v0x1270821c0, 42;
v0x1270821c0_43 .array/port v0x1270821c0, 43;
v0x1270821c0_44 .array/port v0x1270821c0, 44;
E_0x1270cb6f0/11 .event edge, v0x1270821c0_41, v0x1270821c0_42, v0x1270821c0_43, v0x1270821c0_44;
v0x1270821c0_45 .array/port v0x1270821c0, 45;
v0x1270821c0_46 .array/port v0x1270821c0, 46;
v0x1270821c0_47 .array/port v0x1270821c0, 47;
v0x1270821c0_48 .array/port v0x1270821c0, 48;
E_0x1270cb6f0/12 .event edge, v0x1270821c0_45, v0x1270821c0_46, v0x1270821c0_47, v0x1270821c0_48;
v0x1270821c0_49 .array/port v0x1270821c0, 49;
v0x1270821c0_50 .array/port v0x1270821c0, 50;
v0x1270821c0_51 .array/port v0x1270821c0, 51;
v0x1270821c0_52 .array/port v0x1270821c0, 52;
E_0x1270cb6f0/13 .event edge, v0x1270821c0_49, v0x1270821c0_50, v0x1270821c0_51, v0x1270821c0_52;
v0x1270821c0_53 .array/port v0x1270821c0, 53;
v0x1270821c0_54 .array/port v0x1270821c0, 54;
v0x1270821c0_55 .array/port v0x1270821c0, 55;
v0x1270821c0_56 .array/port v0x1270821c0, 56;
E_0x1270cb6f0/14 .event edge, v0x1270821c0_53, v0x1270821c0_54, v0x1270821c0_55, v0x1270821c0_56;
v0x1270821c0_57 .array/port v0x1270821c0, 57;
v0x1270821c0_58 .array/port v0x1270821c0, 58;
v0x1270821c0_59 .array/port v0x1270821c0, 59;
v0x1270821c0_60 .array/port v0x1270821c0, 60;
E_0x1270cb6f0/15 .event edge, v0x1270821c0_57, v0x1270821c0_58, v0x1270821c0_59, v0x1270821c0_60;
v0x1270821c0_61 .array/port v0x1270821c0, 61;
v0x1270821c0_62 .array/port v0x1270821c0, 62;
v0x1270821c0_63 .array/port v0x1270821c0, 63;
v0x1270821c0_64 .array/port v0x1270821c0, 64;
E_0x1270cb6f0/16 .event edge, v0x1270821c0_61, v0x1270821c0_62, v0x1270821c0_63, v0x1270821c0_64;
v0x1270821c0_65 .array/port v0x1270821c0, 65;
v0x1270821c0_66 .array/port v0x1270821c0, 66;
v0x1270821c0_67 .array/port v0x1270821c0, 67;
v0x1270821c0_68 .array/port v0x1270821c0, 68;
E_0x1270cb6f0/17 .event edge, v0x1270821c0_65, v0x1270821c0_66, v0x1270821c0_67, v0x1270821c0_68;
v0x1270821c0_69 .array/port v0x1270821c0, 69;
v0x1270821c0_70 .array/port v0x1270821c0, 70;
v0x1270821c0_71 .array/port v0x1270821c0, 71;
v0x1270821c0_72 .array/port v0x1270821c0, 72;
E_0x1270cb6f0/18 .event edge, v0x1270821c0_69, v0x1270821c0_70, v0x1270821c0_71, v0x1270821c0_72;
v0x1270821c0_73 .array/port v0x1270821c0, 73;
v0x1270821c0_74 .array/port v0x1270821c0, 74;
v0x1270821c0_75 .array/port v0x1270821c0, 75;
v0x1270821c0_76 .array/port v0x1270821c0, 76;
E_0x1270cb6f0/19 .event edge, v0x1270821c0_73, v0x1270821c0_74, v0x1270821c0_75, v0x1270821c0_76;
v0x1270821c0_77 .array/port v0x1270821c0, 77;
v0x1270821c0_78 .array/port v0x1270821c0, 78;
v0x1270821c0_79 .array/port v0x1270821c0, 79;
v0x1270821c0_80 .array/port v0x1270821c0, 80;
E_0x1270cb6f0/20 .event edge, v0x1270821c0_77, v0x1270821c0_78, v0x1270821c0_79, v0x1270821c0_80;
v0x1270821c0_81 .array/port v0x1270821c0, 81;
v0x1270821c0_82 .array/port v0x1270821c0, 82;
v0x1270821c0_83 .array/port v0x1270821c0, 83;
v0x1270821c0_84 .array/port v0x1270821c0, 84;
E_0x1270cb6f0/21 .event edge, v0x1270821c0_81, v0x1270821c0_82, v0x1270821c0_83, v0x1270821c0_84;
v0x1270821c0_85 .array/port v0x1270821c0, 85;
v0x1270821c0_86 .array/port v0x1270821c0, 86;
v0x1270821c0_87 .array/port v0x1270821c0, 87;
v0x1270821c0_88 .array/port v0x1270821c0, 88;
E_0x1270cb6f0/22 .event edge, v0x1270821c0_85, v0x1270821c0_86, v0x1270821c0_87, v0x1270821c0_88;
v0x1270821c0_89 .array/port v0x1270821c0, 89;
v0x1270821c0_90 .array/port v0x1270821c0, 90;
v0x1270821c0_91 .array/port v0x1270821c0, 91;
v0x1270821c0_92 .array/port v0x1270821c0, 92;
E_0x1270cb6f0/23 .event edge, v0x1270821c0_89, v0x1270821c0_90, v0x1270821c0_91, v0x1270821c0_92;
v0x1270821c0_93 .array/port v0x1270821c0, 93;
v0x1270821c0_94 .array/port v0x1270821c0, 94;
v0x1270821c0_95 .array/port v0x1270821c0, 95;
v0x1270821c0_96 .array/port v0x1270821c0, 96;
E_0x1270cb6f0/24 .event edge, v0x1270821c0_93, v0x1270821c0_94, v0x1270821c0_95, v0x1270821c0_96;
v0x1270821c0_97 .array/port v0x1270821c0, 97;
v0x1270821c0_98 .array/port v0x1270821c0, 98;
v0x1270821c0_99 .array/port v0x1270821c0, 99;
v0x1270821c0_100 .array/port v0x1270821c0, 100;
E_0x1270cb6f0/25 .event edge, v0x1270821c0_97, v0x1270821c0_98, v0x1270821c0_99, v0x1270821c0_100;
v0x1270821c0_101 .array/port v0x1270821c0, 101;
v0x1270821c0_102 .array/port v0x1270821c0, 102;
v0x1270821c0_103 .array/port v0x1270821c0, 103;
v0x1270821c0_104 .array/port v0x1270821c0, 104;
E_0x1270cb6f0/26 .event edge, v0x1270821c0_101, v0x1270821c0_102, v0x1270821c0_103, v0x1270821c0_104;
v0x1270821c0_105 .array/port v0x1270821c0, 105;
v0x1270821c0_106 .array/port v0x1270821c0, 106;
v0x1270821c0_107 .array/port v0x1270821c0, 107;
v0x1270821c0_108 .array/port v0x1270821c0, 108;
E_0x1270cb6f0/27 .event edge, v0x1270821c0_105, v0x1270821c0_106, v0x1270821c0_107, v0x1270821c0_108;
v0x1270821c0_109 .array/port v0x1270821c0, 109;
v0x1270821c0_110 .array/port v0x1270821c0, 110;
v0x1270821c0_111 .array/port v0x1270821c0, 111;
v0x1270821c0_112 .array/port v0x1270821c0, 112;
E_0x1270cb6f0/28 .event edge, v0x1270821c0_109, v0x1270821c0_110, v0x1270821c0_111, v0x1270821c0_112;
v0x1270821c0_113 .array/port v0x1270821c0, 113;
v0x1270821c0_114 .array/port v0x1270821c0, 114;
v0x1270821c0_115 .array/port v0x1270821c0, 115;
v0x1270821c0_116 .array/port v0x1270821c0, 116;
E_0x1270cb6f0/29 .event edge, v0x1270821c0_113, v0x1270821c0_114, v0x1270821c0_115, v0x1270821c0_116;
v0x1270821c0_117 .array/port v0x1270821c0, 117;
v0x1270821c0_118 .array/port v0x1270821c0, 118;
v0x1270821c0_119 .array/port v0x1270821c0, 119;
v0x1270821c0_120 .array/port v0x1270821c0, 120;
E_0x1270cb6f0/30 .event edge, v0x1270821c0_117, v0x1270821c0_118, v0x1270821c0_119, v0x1270821c0_120;
v0x1270821c0_121 .array/port v0x1270821c0, 121;
v0x1270821c0_122 .array/port v0x1270821c0, 122;
v0x1270821c0_123 .array/port v0x1270821c0, 123;
v0x1270821c0_124 .array/port v0x1270821c0, 124;
E_0x1270cb6f0/31 .event edge, v0x1270821c0_121, v0x1270821c0_122, v0x1270821c0_123, v0x1270821c0_124;
v0x1270821c0_125 .array/port v0x1270821c0, 125;
v0x1270821c0_126 .array/port v0x1270821c0, 126;
v0x1270821c0_127 .array/port v0x1270821c0, 127;
E_0x1270cb6f0/32 .event edge, v0x1270821c0_125, v0x1270821c0_126, v0x1270821c0_127, v0x1270b0110_0;
v0x127049d10_0 .array/port v0x127049d10, 0;
v0x127049d10_1 .array/port v0x127049d10, 1;
v0x127049d10_2 .array/port v0x127049d10, 2;
v0x127049d10_3 .array/port v0x127049d10, 3;
E_0x1270cb6f0/33 .event edge, v0x127049d10_0, v0x127049d10_1, v0x127049d10_2, v0x127049d10_3;
v0x127049d10_4 .array/port v0x127049d10, 4;
v0x127049d10_5 .array/port v0x127049d10, 5;
v0x127049d10_6 .array/port v0x127049d10, 6;
v0x127049d10_7 .array/port v0x127049d10, 7;
E_0x1270cb6f0/34 .event edge, v0x127049d10_4, v0x127049d10_5, v0x127049d10_6, v0x127049d10_7;
v0x127049d10_8 .array/port v0x127049d10, 8;
v0x127049d10_9 .array/port v0x127049d10, 9;
v0x127049d10_10 .array/port v0x127049d10, 10;
v0x127049d10_11 .array/port v0x127049d10, 11;
E_0x1270cb6f0/35 .event edge, v0x127049d10_8, v0x127049d10_9, v0x127049d10_10, v0x127049d10_11;
v0x127049d10_12 .array/port v0x127049d10, 12;
v0x127049d10_13 .array/port v0x127049d10, 13;
v0x127049d10_14 .array/port v0x127049d10, 14;
v0x127049d10_15 .array/port v0x127049d10, 15;
E_0x1270cb6f0/36 .event edge, v0x127049d10_12, v0x127049d10_13, v0x127049d10_14, v0x127049d10_15;
v0x127049d10_16 .array/port v0x127049d10, 16;
v0x127049d10_17 .array/port v0x127049d10, 17;
v0x127049d10_18 .array/port v0x127049d10, 18;
v0x127049d10_19 .array/port v0x127049d10, 19;
E_0x1270cb6f0/37 .event edge, v0x127049d10_16, v0x127049d10_17, v0x127049d10_18, v0x127049d10_19;
v0x127049d10_20 .array/port v0x127049d10, 20;
v0x127049d10_21 .array/port v0x127049d10, 21;
v0x127049d10_22 .array/port v0x127049d10, 22;
v0x127049d10_23 .array/port v0x127049d10, 23;
E_0x1270cb6f0/38 .event edge, v0x127049d10_20, v0x127049d10_21, v0x127049d10_22, v0x127049d10_23;
v0x127049d10_24 .array/port v0x127049d10, 24;
v0x127049d10_25 .array/port v0x127049d10, 25;
v0x127049d10_26 .array/port v0x127049d10, 26;
v0x127049d10_27 .array/port v0x127049d10, 27;
E_0x1270cb6f0/39 .event edge, v0x127049d10_24, v0x127049d10_25, v0x127049d10_26, v0x127049d10_27;
v0x127049d10_28 .array/port v0x127049d10, 28;
v0x127049d10_29 .array/port v0x127049d10, 29;
v0x127049d10_30 .array/port v0x127049d10, 30;
v0x127049d10_31 .array/port v0x127049d10, 31;
E_0x1270cb6f0/40 .event edge, v0x127049d10_28, v0x127049d10_29, v0x127049d10_30, v0x127049d10_31;
v0x127049d10_32 .array/port v0x127049d10, 32;
v0x127049d10_33 .array/port v0x127049d10, 33;
v0x127049d10_34 .array/port v0x127049d10, 34;
v0x127049d10_35 .array/port v0x127049d10, 35;
E_0x1270cb6f0/41 .event edge, v0x127049d10_32, v0x127049d10_33, v0x127049d10_34, v0x127049d10_35;
v0x127049d10_36 .array/port v0x127049d10, 36;
v0x127049d10_37 .array/port v0x127049d10, 37;
v0x127049d10_38 .array/port v0x127049d10, 38;
v0x127049d10_39 .array/port v0x127049d10, 39;
E_0x1270cb6f0/42 .event edge, v0x127049d10_36, v0x127049d10_37, v0x127049d10_38, v0x127049d10_39;
v0x127049d10_40 .array/port v0x127049d10, 40;
v0x127049d10_41 .array/port v0x127049d10, 41;
v0x127049d10_42 .array/port v0x127049d10, 42;
v0x127049d10_43 .array/port v0x127049d10, 43;
E_0x1270cb6f0/43 .event edge, v0x127049d10_40, v0x127049d10_41, v0x127049d10_42, v0x127049d10_43;
v0x127049d10_44 .array/port v0x127049d10, 44;
v0x127049d10_45 .array/port v0x127049d10, 45;
v0x127049d10_46 .array/port v0x127049d10, 46;
v0x127049d10_47 .array/port v0x127049d10, 47;
E_0x1270cb6f0/44 .event edge, v0x127049d10_44, v0x127049d10_45, v0x127049d10_46, v0x127049d10_47;
v0x127049d10_48 .array/port v0x127049d10, 48;
v0x127049d10_49 .array/port v0x127049d10, 49;
v0x127049d10_50 .array/port v0x127049d10, 50;
v0x127049d10_51 .array/port v0x127049d10, 51;
E_0x1270cb6f0/45 .event edge, v0x127049d10_48, v0x127049d10_49, v0x127049d10_50, v0x127049d10_51;
v0x127049d10_52 .array/port v0x127049d10, 52;
v0x127049d10_53 .array/port v0x127049d10, 53;
v0x127049d10_54 .array/port v0x127049d10, 54;
v0x127049d10_55 .array/port v0x127049d10, 55;
E_0x1270cb6f0/46 .event edge, v0x127049d10_52, v0x127049d10_53, v0x127049d10_54, v0x127049d10_55;
v0x127049d10_56 .array/port v0x127049d10, 56;
v0x127049d10_57 .array/port v0x127049d10, 57;
v0x127049d10_58 .array/port v0x127049d10, 58;
v0x127049d10_59 .array/port v0x127049d10, 59;
E_0x1270cb6f0/47 .event edge, v0x127049d10_56, v0x127049d10_57, v0x127049d10_58, v0x127049d10_59;
v0x127049d10_60 .array/port v0x127049d10, 60;
v0x127049d10_61 .array/port v0x127049d10, 61;
v0x127049d10_62 .array/port v0x127049d10, 62;
v0x127049d10_63 .array/port v0x127049d10, 63;
E_0x1270cb6f0/48 .event edge, v0x127049d10_60, v0x127049d10_61, v0x127049d10_62, v0x127049d10_63;
v0x127049d10_64 .array/port v0x127049d10, 64;
v0x127049d10_65 .array/port v0x127049d10, 65;
v0x127049d10_66 .array/port v0x127049d10, 66;
v0x127049d10_67 .array/port v0x127049d10, 67;
E_0x1270cb6f0/49 .event edge, v0x127049d10_64, v0x127049d10_65, v0x127049d10_66, v0x127049d10_67;
v0x127049d10_68 .array/port v0x127049d10, 68;
v0x127049d10_69 .array/port v0x127049d10, 69;
v0x127049d10_70 .array/port v0x127049d10, 70;
v0x127049d10_71 .array/port v0x127049d10, 71;
E_0x1270cb6f0/50 .event edge, v0x127049d10_68, v0x127049d10_69, v0x127049d10_70, v0x127049d10_71;
v0x127049d10_72 .array/port v0x127049d10, 72;
v0x127049d10_73 .array/port v0x127049d10, 73;
v0x127049d10_74 .array/port v0x127049d10, 74;
v0x127049d10_75 .array/port v0x127049d10, 75;
E_0x1270cb6f0/51 .event edge, v0x127049d10_72, v0x127049d10_73, v0x127049d10_74, v0x127049d10_75;
v0x127049d10_76 .array/port v0x127049d10, 76;
v0x127049d10_77 .array/port v0x127049d10, 77;
v0x127049d10_78 .array/port v0x127049d10, 78;
v0x127049d10_79 .array/port v0x127049d10, 79;
E_0x1270cb6f0/52 .event edge, v0x127049d10_76, v0x127049d10_77, v0x127049d10_78, v0x127049d10_79;
v0x127049d10_80 .array/port v0x127049d10, 80;
v0x127049d10_81 .array/port v0x127049d10, 81;
v0x127049d10_82 .array/port v0x127049d10, 82;
v0x127049d10_83 .array/port v0x127049d10, 83;
E_0x1270cb6f0/53 .event edge, v0x127049d10_80, v0x127049d10_81, v0x127049d10_82, v0x127049d10_83;
v0x127049d10_84 .array/port v0x127049d10, 84;
v0x127049d10_85 .array/port v0x127049d10, 85;
v0x127049d10_86 .array/port v0x127049d10, 86;
v0x127049d10_87 .array/port v0x127049d10, 87;
E_0x1270cb6f0/54 .event edge, v0x127049d10_84, v0x127049d10_85, v0x127049d10_86, v0x127049d10_87;
v0x127049d10_88 .array/port v0x127049d10, 88;
v0x127049d10_89 .array/port v0x127049d10, 89;
v0x127049d10_90 .array/port v0x127049d10, 90;
v0x127049d10_91 .array/port v0x127049d10, 91;
E_0x1270cb6f0/55 .event edge, v0x127049d10_88, v0x127049d10_89, v0x127049d10_90, v0x127049d10_91;
v0x127049d10_92 .array/port v0x127049d10, 92;
v0x127049d10_93 .array/port v0x127049d10, 93;
v0x127049d10_94 .array/port v0x127049d10, 94;
v0x127049d10_95 .array/port v0x127049d10, 95;
E_0x1270cb6f0/56 .event edge, v0x127049d10_92, v0x127049d10_93, v0x127049d10_94, v0x127049d10_95;
v0x127049d10_96 .array/port v0x127049d10, 96;
v0x127049d10_97 .array/port v0x127049d10, 97;
v0x127049d10_98 .array/port v0x127049d10, 98;
v0x127049d10_99 .array/port v0x127049d10, 99;
E_0x1270cb6f0/57 .event edge, v0x127049d10_96, v0x127049d10_97, v0x127049d10_98, v0x127049d10_99;
v0x127049d10_100 .array/port v0x127049d10, 100;
v0x127049d10_101 .array/port v0x127049d10, 101;
v0x127049d10_102 .array/port v0x127049d10, 102;
v0x127049d10_103 .array/port v0x127049d10, 103;
E_0x1270cb6f0/58 .event edge, v0x127049d10_100, v0x127049d10_101, v0x127049d10_102, v0x127049d10_103;
v0x127049d10_104 .array/port v0x127049d10, 104;
v0x127049d10_105 .array/port v0x127049d10, 105;
v0x127049d10_106 .array/port v0x127049d10, 106;
v0x127049d10_107 .array/port v0x127049d10, 107;
E_0x1270cb6f0/59 .event edge, v0x127049d10_104, v0x127049d10_105, v0x127049d10_106, v0x127049d10_107;
v0x127049d10_108 .array/port v0x127049d10, 108;
v0x127049d10_109 .array/port v0x127049d10, 109;
v0x127049d10_110 .array/port v0x127049d10, 110;
v0x127049d10_111 .array/port v0x127049d10, 111;
E_0x1270cb6f0/60 .event edge, v0x127049d10_108, v0x127049d10_109, v0x127049d10_110, v0x127049d10_111;
v0x127049d10_112 .array/port v0x127049d10, 112;
v0x127049d10_113 .array/port v0x127049d10, 113;
v0x127049d10_114 .array/port v0x127049d10, 114;
v0x127049d10_115 .array/port v0x127049d10, 115;
E_0x1270cb6f0/61 .event edge, v0x127049d10_112, v0x127049d10_113, v0x127049d10_114, v0x127049d10_115;
v0x127049d10_116 .array/port v0x127049d10, 116;
v0x127049d10_117 .array/port v0x127049d10, 117;
v0x127049d10_118 .array/port v0x127049d10, 118;
v0x127049d10_119 .array/port v0x127049d10, 119;
E_0x1270cb6f0/62 .event edge, v0x127049d10_116, v0x127049d10_117, v0x127049d10_118, v0x127049d10_119;
v0x127049d10_120 .array/port v0x127049d10, 120;
v0x127049d10_121 .array/port v0x127049d10, 121;
v0x127049d10_122 .array/port v0x127049d10, 122;
v0x127049d10_123 .array/port v0x127049d10, 123;
E_0x1270cb6f0/63 .event edge, v0x127049d10_120, v0x127049d10_121, v0x127049d10_122, v0x127049d10_123;
v0x127049d10_124 .array/port v0x127049d10, 124;
v0x127049d10_125 .array/port v0x127049d10, 125;
v0x127049d10_126 .array/port v0x127049d10, 126;
v0x127049d10_127 .array/port v0x127049d10, 127;
E_0x1270cb6f0/64 .event edge, v0x127049d10_124, v0x127049d10_125, v0x127049d10_126, v0x127049d10_127;
E_0x1270cb6f0/65 .event edge, v0x12704c420_0, v0x12709c5a0_0, v0x12709c510_0;
E_0x1270cb6f0 .event/or E_0x1270cb6f0/0, E_0x1270cb6f0/1, E_0x1270cb6f0/2, E_0x1270cb6f0/3, E_0x1270cb6f0/4, E_0x1270cb6f0/5, E_0x1270cb6f0/6, E_0x1270cb6f0/7, E_0x1270cb6f0/8, E_0x1270cb6f0/9, E_0x1270cb6f0/10, E_0x1270cb6f0/11, E_0x1270cb6f0/12, E_0x1270cb6f0/13, E_0x1270cb6f0/14, E_0x1270cb6f0/15, E_0x1270cb6f0/16, E_0x1270cb6f0/17, E_0x1270cb6f0/18, E_0x1270cb6f0/19, E_0x1270cb6f0/20, E_0x1270cb6f0/21, E_0x1270cb6f0/22, E_0x1270cb6f0/23, E_0x1270cb6f0/24, E_0x1270cb6f0/25, E_0x1270cb6f0/26, E_0x1270cb6f0/27, E_0x1270cb6f0/28, E_0x1270cb6f0/29, E_0x1270cb6f0/30, E_0x1270cb6f0/31, E_0x1270cb6f0/32, E_0x1270cb6f0/33, E_0x1270cb6f0/34, E_0x1270cb6f0/35, E_0x1270cb6f0/36, E_0x1270cb6f0/37, E_0x1270cb6f0/38, E_0x1270cb6f0/39, E_0x1270cb6f0/40, E_0x1270cb6f0/41, E_0x1270cb6f0/42, E_0x1270cb6f0/43, E_0x1270cb6f0/44, E_0x1270cb6f0/45, E_0x1270cb6f0/46, E_0x1270cb6f0/47, E_0x1270cb6f0/48, E_0x1270cb6f0/49, E_0x1270cb6f0/50, E_0x1270cb6f0/51, E_0x1270cb6f0/52, E_0x1270cb6f0/53, E_0x1270cb6f0/54, E_0x1270cb6f0/55, E_0x1270cb6f0/56, E_0x1270cb6f0/57, E_0x1270cb6f0/58, E_0x1270cb6f0/59, E_0x1270cb6f0/60, E_0x1270cb6f0/61, E_0x1270cb6f0/62, E_0x1270cb6f0/63, E_0x1270cb6f0/64, E_0x1270cb6f0/65;
S_0x1270a6600 .scope module, "id0" "ID" 5 271, 9 3 0, S_0x1270ae950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 32 "pc_in";
    .port_info 2 /INPUT 32 "inst_in";
    .port_info 3 /INPUT 1 "Load_or_not";
    .port_info 4 /OUTPUT 1 "id_stall_out";
    .port_info 5 /OUTPUT 1 "rs1_read_out";
    .port_info 6 /OUTPUT 1 "rs2_read_out";
    .port_info 7 /OUTPUT 5 "rs1_addr_out";
    .port_info 8 /OUTPUT 5 "rs2_addr_out";
    .port_info 9 /INPUT 32 "rs1_value_in";
    .port_info 10 /INPUT 32 "rs2_value_in";
    .port_info 11 /INPUT 1 "ex_forward_or_not";
    .port_info 12 /INPUT 32 "ex_forward_value";
    .port_info 13 /INPUT 5 "ex_forward_address";
    .port_info 14 /INPUT 1 "MEM_forward_or_not";
    .port_info 15 /INPUT 32 "MEM_forward_value";
    .port_info 16 /INPUT 5 "MEM_forward_address";
    .port_info 17 /OUTPUT 32 "pc_out";
    .port_info 18 /OUTPUT 6 "op_out";
    .port_info 19 /OUTPUT 32 "rs1_value_out";
    .port_info 20 /OUTPUT 32 "rs2_value_out";
    .port_info 21 /OUTPUT 5 "rd_address_out";
    .port_info 22 /OUTPUT 32 "imm_out";
    .port_info 23 /OUTPUT 1 "if_operate_reg_out";
    .port_info 24 /OUTPUT 32 "branch_address_out";
    .port_info 25 /OUTPUT 32 "branch_offset_out";
v0x12708fa20_0 .net "Load_or_not", 0 0, v0x127082ae0_0;  alias, 1 drivers
v0x12708fab0_0 .net "MEM_forward_address", 4 0, v0x125fb3350_0;  alias, 1 drivers
v0x12708f3a0_0 .net "MEM_forward_or_not", 0 0, v0x125fc04f0_0;  alias, 1 drivers
v0x12708f430_0 .net "MEM_forward_value", 31 0, v0x125fb33e0_0;  alias, 1 drivers
v0x12704bb80_0 .var "branch_address_out", 31 0;
v0x12704bc10_0 .var "branch_offset_out", 31 0;
v0x12704e5f0_0 .net "ex_forward_address", 4 0, v0x1270cb280_0;  alias, 1 drivers
v0x12704e6c0_0 .net "ex_forward_or_not", 0 0, v0x12705a950_0;  alias, 1 drivers
v0x1270b3ba0_0 .net "ex_forward_value", 31 0, v0x1270af420_0;  alias, 1 drivers
v0x1270b2680_0 .net "func3", 2 0, L_0x1270e9a20;  1 drivers
v0x1270b2710_0 .net "func7", 6 0, L_0x1270e9b40;  1 drivers
v0x1270abdc0_0 .var "id_stall_out", 0 0;
v0x1270abe50_0 .var "if_operate_reg_out", 0 0;
v0x1270aa8a0_0 .var "imm_out", 31 0;
v0x1270aa930_0 .net "inst_in", 31 0, v0x125fcd650_0;  alias, 1 drivers
v0x127094c70_0 .net "op", 6 0, L_0x1270e9980;  1 drivers
v0x127094d00_0 .var "op_out", 5 0;
v0x12704d310_0 .net "pc_in", 31 0, v0x125fcab50_0;  alias, 1 drivers
v0x12704d3a0_0 .var "pc_out", 31 0;
v0x1270cc200_0 .var "rd_address_out", 4 0;
v0x1270cc290_0 .var "rs1_addr_out", 4 0;
v0x1270c9f10_0 .var "rs1_read_out", 0 0;
v0x1270c9fa0_0 .net "rs1_value_in", 31 0, v0x1270cfdd0_0;  alias, 1 drivers
v0x1270c9c00_0 .var "rs1_value_out", 31 0;
v0x1270c9c90_0 .var "rs2_addr_out", 4 0;
v0x1270c88c0_0 .var "rs2_read_out", 0 0;
v0x1270c8950_0 .net "rs2_value_in", 31 0, v0x1270cff30_0;  alias, 1 drivers
v0x127046c70_0 .var "rs2_value_out", 31 0;
v0x127046d00_0 .net "rst", 0 0, L_0x1270e90b0;  alias, 1 drivers
E_0x125fe6470/0 .event edge, v0x127098970_0, v0x127082ae0_0, v0x12705a950_0, v0x1270c9c90_0;
E_0x125fe6470/1 .event edge, v0x1270cb280_0, v0x1270c88c0_0, v0x1270af420_0, v0x12708f3a0_0;
E_0x125fe6470/2 .event edge, v0x12708fab0_0, v0x12708f430_0, v0x1270c8950_0;
E_0x125fe6470 .event/or E_0x125fe6470/0, E_0x125fe6470/1, E_0x125fe6470/2;
E_0x125fe64a0/0 .event edge, v0x127098970_0, v0x127082ae0_0, v0x12705a950_0, v0x1270cc290_0;
E_0x125fe64a0/1 .event edge, v0x1270cb280_0, v0x1270c9f10_0, v0x1270af420_0, v0x12708f3a0_0;
E_0x125fe64a0/2 .event edge, v0x12708fab0_0, v0x12708f430_0, v0x1270c9fa0_0;
E_0x125fe64a0 .event/or E_0x125fe64a0/0, E_0x125fe64a0/1, E_0x125fe64a0/2;
E_0x125fe64d0/0 .event edge, v0x127098970_0, v0x1270aa930_0, v0x12704d310_0, v0x127094c70_0;
E_0x125fe64d0/1 .event edge, v0x1270c9c00_0, v0x1270b2680_0, v0x1270b2710_0;
E_0x125fe64d0 .event/or E_0x125fe64d0/0, E_0x125fe64d0/1;
L_0x1270e9980 .part v0x125fcd650_0, 0, 7;
L_0x1270e9a20 .part v0x125fcd650_0, 12, 3;
L_0x1270e9b40 .part v0x125fcd650_0, 25, 7;
S_0x127047970 .scope module, "id_ex0" "ID_EX" 5 309, 10 4 0, S_0x1270ae950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "jump_or_not";
    .port_info 3 /INPUT 32 "rs1_value_in";
    .port_info 4 /INPUT 32 "rs2_value_in";
    .port_info 5 /INPUT 5 "rd_address_in";
    .port_info 6 /INPUT 32 "imm_in";
    .port_info 7 /INPUT 32 "branch_address_in";
    .port_info 8 /INPUT 32 "branch_offset_in";
    .port_info 9 /INPUT 6 "op_in";
    .port_info 10 /INPUT 32 "pc_in";
    .port_info 11 /INPUT 5 "stall_in";
    .port_info 12 /OUTPUT 6 "op_out";
    .port_info 13 /OUTPUT 32 "pc_out";
    .port_info 14 /OUTPUT 32 "rs1_value_out";
    .port_info 15 /OUTPUT 32 "rs2_value_out";
    .port_info 16 /OUTPUT 5 "rd_address_out";
    .port_info 17 /OUTPUT 32 "imm_out";
    .port_info 18 /OUTPUT 32 "branch_address_out";
    .port_info 19 /OUTPUT 32 "branch_offset_out";
v0x12709cff0_0 .net "branch_address_in", 31 0, v0x12704bb80_0;  alias, 1 drivers
v0x1270b3c30_0 .var "branch_address_out", 31 0;
v0x125fdd4b0_0 .net "branch_offset_in", 31 0, v0x12704bc10_0;  alias, 1 drivers
v0x125fdd540_0 .var "branch_offset_out", 31 0;
v0x1270b70e0_0 .net "clk", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x1270b7170_0 .net "imm_in", 31 0, v0x1270aa8a0_0;  alias, 1 drivers
v0x1270b6d80_0 .var "imm_out", 31 0;
v0x1270b6e10_0 .net "jump_or_not", 0 0, L_0x1270e96d0;  alias, 1 drivers
v0x127098e30_0 .net "op_in", 5 0, v0x127094d00_0;  alias, 1 drivers
v0x1270b4d60_0 .var "op_out", 5 0;
v0x1270b4df0_0 .net "pc_in", 31 0, v0x12704d3a0_0;  alias, 1 drivers
v0x1270b4a50_0 .var "pc_out", 31 0;
v0x1270b4ae0_0 .net "rd_address_in", 4 0, v0x1270cc200_0;  alias, 1 drivers
v0x1270b4740_0 .var "rd_address_out", 4 0;
v0x1270b47d0_0 .net "rs1_value_in", 31 0, v0x1270c9c00_0;  alias, 1 drivers
v0x1270acf80_0 .var "rs1_value_out", 31 0;
v0x1270ad010_0 .net "rs2_value_in", 31 0, v0x127046c70_0;  alias, 1 drivers
v0x1270acd70_0 .var "rs2_value_out", 31 0;
v0x127098ec0_0 .net "rst", 0 0, L_0x1270e90b0;  alias, 1 drivers
v0x1270ac9e0_0 .net "stall_in", 4 0, v0x1270d0a70_0;  alias, 1 drivers
S_0x12709d330 .scope module, "if0" "IF" 5 236, 11 2 0, S_0x1270ae950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 5 "stall_in";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 1 "pc_enable_in";
    .port_info 4 /OUTPUT 32 "pc_out";
    .port_info 5 /OUTPUT 32 "inst_out";
    .port_info 6 /INPUT 1 "mc_inst_enable_in";
    .port_info 7 /INPUT 32 "mc_inst_value_in";
    .port_info 8 /OUTPUT 1 "mc_inst_enable_out";
    .port_info 9 /OUTPUT 32 "mc_inst_add_out";
    .port_info 10 /OUTPUT 1 "stall_or_not";
L_0x1270e98d0 .functor AND 1, v0x125fa3700_0, L_0x1270e9830, C4<1>, C4<1>;
v0x12709d730_0 .net *"_ivl_1", 0 0, L_0x1270e9830;  1 drivers
v0x127095b20_0 .var "inst_out", 31 0;
v0x127049280_0 .var "mc_inst_add_out", 31 0;
v0x127095bb0_0 .net "mc_inst_enable_in", 0 0, v0x12704c4b0_0;  alias, 1 drivers
v0x127095810_0 .var "mc_inst_enable_out", 0 0;
v0x1270958a0_0 .net "mc_inst_value_in", 31 0, v0x127091220_0;  alias, 1 drivers
v0x127087a70_0 .net "pc_enable_in", 0 0, v0x125fa3700_0;  alias, 1 drivers
v0x127087b00_0 .net "pc_in", 31 0, v0x1270cedd0_0;  alias, 1 drivers
v0x127084f20_0 .var "pc_out", 31 0;
v0x127084fb0_0 .net "rst", 0 0, L_0x1270e90b0;  alias, 1 drivers
v0x1270456c0_0 .net "stall_in", 4 0, v0x1270d0a70_0;  alias, 1 drivers
v0x127045750_0 .net "stall_or_not", 0 0, L_0x1270e98d0;  alias, 1 drivers
E_0x1270b7200/0 .event edge, v0x127098970_0, v0x127087a70_0, v0x127087b00_0, v0x12704c4b0_0;
E_0x1270b7200/1 .event edge, v0x127091220_0;
E_0x1270b7200 .event/or E_0x1270b7200/0, E_0x1270b7200/1;
L_0x1270e9830 .reduce/nor v0x12704c4b0_0;
S_0x127046320 .scope module, "if_if0" "IF_ID" 5 257, 12 3 0, S_0x1270ae950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_in_from_if";
    .port_info 1 /INPUT 32 "inst_in_from_if";
    .port_info 2 /OUTPUT 32 "pc_out_to_id";
    .port_info 3 /OUTPUT 32 "inst_out_to_id";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 5 "stall_in";
    .port_info 7 /INPUT 1 "jump_or_not";
v0x125fcd530_0 .net "clk", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x125fcd5c0_0 .net "inst_in_from_if", 31 0, v0x127095b20_0;  alias, 1 drivers
v0x125fcd650_0 .var "inst_out_to_id", 31 0;
v0x125fcd6e0_0 .net "jump_or_not", 0 0, L_0x1270e96d0;  alias, 1 drivers
v0x125fcaac0_0 .net "pc_in_from_if", 31 0, v0x127084f20_0;  alias, 1 drivers
v0x125fcab50_0 .var "pc_out_to_id", 31 0;
v0x125fcabe0_0 .net "rst", 0 0, L_0x1270e90b0;  alias, 1 drivers
v0x125fcac70_0 .net "stall_in", 4 0, v0x1270d0a70_0;  alias, 1 drivers
S_0x125fd2740 .scope module, "mem0" "MEM" 5 378, 13 2 0, S_0x1270ae950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 6 "op_in";
    .port_info 2 /INPUT 3 "status_in";
    .port_info 3 /INPUT 32 "mem_address_in";
    .port_info 4 /INPUT 32 "target_data_in";
    .port_info 5 /INPUT 5 "reg_address_in";
    .port_info 6 /INPUT 1 "mc_mem_busy_in";
    .port_info 7 /INPUT 1 "mc_inst_busy_in";
    .port_info 8 /INPUT 1 "mc_enable_in";
    .port_info 9 /INPUT 32 "mc_mem_data_in";
    .port_info 10 /OUTPUT 1 "mc_read_or_write_out";
    .port_info 11 /OUTPUT 1 "mc_mem_enable_out";
    .port_info 12 /OUTPUT 3 "mc_width_out";
    .port_info 13 /OUTPUT 32 "mc_target_data_out";
    .port_info 14 /OUTPUT 32 "mc_mem_address_out";
    .port_info 15 /OUTPUT 1 "if_operate_reg_out";
    .port_info 16 /OUTPUT 32 "rd_value_out";
    .port_info 17 /OUTPUT 5 "rd_address_out";
    .port_info 18 /OUTPUT 1 "mem_stall_out";
v0x125fc04f0_0 .var "if_operate_reg_out", 0 0;
v0x125fc0580_0 .net "mc_enable_in", 0 0, v0x1270cde80_0;  alias, 1 drivers
v0x125fb8860_0 .net "mc_inst_busy_in", 0 0, v0x125fe3d20_0;  alias, 1 drivers
v0x125fb88f0_0 .var "mc_mem_address_out", 31 0;
v0x125fb8980_0 .net "mc_mem_busy_in", 0 0, v0x1270cdd40_0;  alias, 1 drivers
v0x125fb8a10_0 .net "mc_mem_data_in", 31 0, v0x1270cdf30_0;  alias, 1 drivers
v0x125fb8ab0_0 .var "mc_mem_enable_out", 0 0;
v0x125fb6320_0 .var "mc_read_or_write_out", 0 0;
v0x125fb63b0_0 .var "mc_target_data_out", 31 0;
v0x125fb64c0_0 .var "mc_width_out", 2 0;
v0x125fb6570_0 .net "mem_address_in", 31 0, v0x1270a76c0_0;  alias, 1 drivers
v0x125fb3230_0 .var "mem_stall_out", 0 0;
v0x125fb32c0_0 .net "op_in", 5 0, v0x12709ae00_0;  alias, 1 drivers
v0x125fb3350_0 .var "rd_address_out", 4 0;
v0x125fb33e0_0 .var "rd_value_out", 31 0;
v0x125fa6460_0 .net "reg_address_in", 4 0, v0x127091e40_0;  alias, 1 drivers
v0x125fa64f0_0 .net "rst", 0 0, L_0x1270e90b0;  alias, 1 drivers
v0x125fa6680_0 .net "status_in", 2 0, v0x1270a2ad0_0;  alias, 1 drivers
v0x125f38360_0 .net "target_data_in", 31 0, v0x1270cbdc0_0;  alias, 1 drivers
E_0x125fd2950/0 .event edge, v0x1270cbdc0_0, v0x127091e40_0, v0x127098970_0, v0x1270a2ad0_0;
E_0x125fd2950/1 .event edge, v0x125fc0580_0, v0x12709ae00_0, v0x125fb8a10_0, v0x125fb8980_0;
E_0x125fd2950/2 .event edge, v0x1270a76c0_0;
E_0x125fd2950 .event/or E_0x125fd2950/0, E_0x125fd2950/1, E_0x125fd2950/2;
S_0x125f384c0 .scope module, "mem_wb0" "MEM_WB" 5 405, 14 3 0, S_0x1270ae950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "stall_in";
    .port_info 3 /INPUT 1 "if_operate_reg_in";
    .port_info 4 /INPUT 5 "rd_address_in";
    .port_info 5 /INPUT 32 "rd_value_in";
    .port_info 6 /OUTPUT 1 "if_operate_reg_out";
    .port_info 7 /OUTPUT 5 "rd_address_out";
    .port_info 8 /OUTPUT 32 "rd_value_out";
v0x125fd6150_0 .net "clk", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x125fcef20_0 .net "if_operate_reg_in", 0 0, v0x125fc04f0_0;  alias, 1 drivers
v0x125fcefb0_0 .var "if_operate_reg_out", 0 0;
v0x125fcf040_0 .net "rd_address_in", 4 0, v0x125fb3350_0;  alias, 1 drivers
v0x125fcf0d0_0 .var "rd_address_out", 4 0;
v0x125fcf160_0 .net "rd_value_in", 31 0, v0x125fb33e0_0;  alias, 1 drivers
v0x125f05a80_0 .var "rd_value_out", 31 0;
v0x125f05b10_0 .net "rst", 0 0, L_0x1270e90b0;  alias, 1 drivers
v0x125f05ca0_0 .net "stall_in", 4 0, v0x1270d0a70_0;  alias, 1 drivers
S_0x125fa3590 .scope module, "memory_control0" "memory_control" 5 420, 15 2 0, S_0x1270ae950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "jump_or_not_in";
    .port_info 3 /INPUT 1 "mem_read_or_write_in";
    .port_info 4 /INPUT 1 "mem_enable_in";
    .port_info 5 /INPUT 3 "mem_width_in";
    .port_info 6 /INPUT 32 "mem_target_data_in";
    .port_info 7 /INPUT 32 "mem_address_in";
    .port_info 8 /OUTPUT 1 "mem_enable_out";
    .port_info 9 /OUTPUT 32 "mem_rdata_out";
    .port_info 10 /OUTPUT 1 "mem_busy_out";
    .port_info 11 /INPUT 1 "inst_enable_in";
    .port_info 12 /INPUT 32 "inst_address_in";
    .port_info 13 /OUTPUT 32 "inst_data_out";
    .port_info 14 /OUTPUT 1 "inst_enable_out";
    .port_info 15 /OUTPUT 1 "inst_busy_out";
    .port_info 16 /INPUT 8 "ram_data_in";
    .port_info 17 /OUTPUT 8 "ram_data_out";
    .port_info 18 /OUTPUT 32 "ram_address_out";
    .port_info 19 /OUTPUT 1 "ram_wr";
L_0x128088298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1270e9f40 .functor XNOR 1, v0x125fb8ab0_0, L_0x128088298, C4<0>, C4<0>;
L_0x128088328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1270ea160 .functor XNOR 1, v0x127089c50_0, L_0x128088328, C4<0>, C4<0>;
L_0x128088400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1270ea610 .functor XNOR 1, v0x125fb8ab0_0, L_0x128088400, C4<0>, C4<0>;
L_0x1280885b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1270eafb0 .functor XNOR 1, v0x125fb8ab0_0, L_0x1280885b0, C4<0>, C4<0>;
v0x125f93e60_0 .net/2u *"_ivl_12", 0 0, L_0x128088298;  1 drivers
v0x125f93ef0_0 .net *"_ivl_14", 0 0, L_0x1270e9f40;  1 drivers
v0x125f90f20_0 .net *"_ivl_16", 3 0, L_0x1270ea010;  1 drivers
L_0x1280882e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x125f90fb0_0 .net *"_ivl_19", 0 0, L_0x1280882e0;  1 drivers
v0x125f91040_0 .net/2u *"_ivl_20", 0 0, L_0x128088328;  1 drivers
v0x125f91110_0 .net *"_ivl_22", 0 0, L_0x1270ea160;  1 drivers
L_0x128088370 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x125f8d160_0 .net/2u *"_ivl_24", 3 0, L_0x128088370;  1 drivers
L_0x1280883b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x125f8d1f0_0 .net/2u *"_ivl_26", 3 0, L_0x1280883b8;  1 drivers
v0x125f8d280_0 .net *"_ivl_28", 3 0, L_0x1270ea250;  1 drivers
v0x125f8d390_0 .net *"_ivl_30", 3 0, L_0x1270ea3d0;  1 drivers
v0x125f86960_0 .net/2u *"_ivl_34", 0 0, L_0x128088400;  1 drivers
v0x125f869f0_0 .net *"_ivl_36", 0 0, L_0x1270ea610;  1 drivers
L_0x128088448 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x125f86a80_0 .net/2u *"_ivl_40", 2 0, L_0x128088448;  1 drivers
v0x125f86b10_0 .net *"_ivl_42", 0 0, L_0x1270ea870;  1 drivers
L_0x128088490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125f86bb0_0 .net/2u *"_ivl_44", 31 0, L_0x128088490;  1 drivers
v0x125f673b0_0 .net *"_ivl_46", 7 0, L_0x1270eaa40;  1 drivers
v0x125f67460_0 .net *"_ivl_48", 3 0, L_0x1270eab40;  1 drivers
L_0x1280884d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x125f675f0_0 .net *"_ivl_51", 0 0, L_0x1280884d8;  1 drivers
v0x125f5f7b0_0 .net *"_ivl_52", 31 0, L_0x1270eac20;  1 drivers
L_0x128088520 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125f5f840_0 .net *"_ivl_55", 23 0, L_0x128088520;  1 drivers
v0x125f5f8e0_0 .net *"_ivl_56", 31 0, L_0x1270eadb0;  1 drivers
v0x125f5f990_0 .net *"_ivl_60", 31 0, L_0x1270eb030;  1 drivers
L_0x128088568 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125f33f20_0 .net *"_ivl_63", 28 0, L_0x128088568;  1 drivers
v0x125f33fb0_0 .net/2u *"_ivl_66", 0 0, L_0x1280885b0;  1 drivers
v0x125f34040_0 .net *"_ivl_68", 0 0, L_0x1270eafb0;  1 drivers
v0x125f340d0_0 .net *"_ivl_70", 0 0, L_0x1270eb2e0;  1 drivers
L_0x1280885f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x125f34160_0 .net/2u *"_ivl_72", 0 0, L_0x1280885f8;  1 drivers
v0x125f1af30_0 .net *"_ivl_74", 0 0, L_0x1270eb400;  1 drivers
L_0x128088640 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x125f1afc0_0 .net/2u *"_ivl_76", 0 0, L_0x128088640;  1 drivers
v0x125f1b070_0 .net "address", 31 0, L_0x1270ea700;  1 drivers
v0x125f1b120_0 .net "clk_in", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x125f1b1b0_0 .net "inst_address_in", 31 0, L_0x1270e97c0;  alias, 1 drivers
v0x125fe3d20_0 .var "inst_busy_out", 0 0;
v0x125fe3fb0_0 .var "inst_data_out", 31 0;
v0x125f674f0_0 .net "inst_enable_in", 0 0, v0x127089c50_0;  alias, 1 drivers
v0x1270cdb00_0 .var "inst_enable_out", 0 0;
v0x1270cdb90_0 .net "jump_or_not_in", 0 0, L_0x1270e96d0;  alias, 1 drivers
v0x1270cdc20 .array "ldata", 0 3, 7 0;
v0x1270cdcb0_0 .net "mem_address_in", 31 0, v0x125fb88f0_0;  alias, 1 drivers
v0x1270cdd40_0 .var "mem_busy_out", 0 0;
v0x1270cddd0_0 .net "mem_enable_in", 0 0, v0x125fb8ab0_0;  alias, 1 drivers
v0x1270cde80_0 .var "mem_enable_out", 0 0;
v0x1270cdf30_0 .var "mem_rdata_out", 31 0;
v0x1270cdfe0_0 .net "mem_read_or_write_in", 0 0, v0x125fb6320_0;  alias, 1 drivers
v0x1270ce090_0 .net "mem_target_data_in", 31 0, v0x125fb63b0_0;  alias, 1 drivers
v0x1270ce140_0 .net "mem_width_in", 2 0, v0x125fb64c0_0;  alias, 1 drivers
v0x1270ce1f0_0 .net "number", 2 0, L_0x1270ea530;  1 drivers
v0x1270ce280_0 .net "ram_address_out", 31 0, L_0x1270eb0d0;  alias, 1 drivers
v0x1270ce310_0 .net "ram_data_in", 7 0, L_0x1270f32a0;  alias, 1 drivers
v0x1270ce3a0_0 .net "ram_data_out", 7 0, L_0x1270eaed0;  alias, 1 drivers
v0x1270ce430_0 .net "ram_wr", 0 0, L_0x1270eb540;  alias, 1 drivers
v0x1270ce4d0_0 .net "rst_in", 0 0, L_0x1270e90b0;  alias, 1 drivers
v0x1270ce560 .array "sdata", 0 3;
v0x1270ce560_0 .net v0x1270ce560 0, 7 0, L_0x1270e9c00; 1 drivers
v0x1270ce560_1 .net v0x1270ce560 1, 7 0, L_0x1270e9ca0; 1 drivers
v0x1270ce560_2 .net v0x1270ce560 2, 7 0, L_0x1270e9de0; 1 drivers
v0x1270ce560_3 .net v0x1270ce560 3, 7 0, L_0x1270e9ea0; 1 drivers
v0x1270ce660_0 .var "status", 2 0;
L_0x1270e9c00 .part v0x125fb63b0_0, 0, 8;
L_0x1270e9ca0 .part v0x125fb63b0_0, 8, 8;
L_0x1270e9de0 .part v0x125fb63b0_0, 16, 8;
L_0x1270e9ea0 .part v0x125fb63b0_0, 24, 8;
L_0x1270ea010 .concat [ 3 1 0 0], v0x125fb64c0_0, L_0x1280882e0;
L_0x1270ea250 .functor MUXZ 4, L_0x1280883b8, L_0x128088370, L_0x1270ea160, C4<>;
L_0x1270ea3d0 .functor MUXZ 4, L_0x1270ea250, L_0x1270ea010, L_0x1270e9f40, C4<>;
L_0x1270ea530 .part L_0x1270ea3d0, 0, 3;
L_0x1270ea700 .functor MUXZ 32, L_0x1270e97c0, v0x125fb88f0_0, L_0x1270ea610, C4<>;
L_0x1270ea870 .cmp/eq 3, v0x1270ce660_0, L_0x128088448;
L_0x1270eaa40 .array/port v0x1270ce560, L_0x1270eab40;
L_0x1270eab40 .concat [ 3 1 0 0], v0x1270ce660_0, L_0x1280884d8;
L_0x1270eac20 .concat [ 8 24 0 0], L_0x1270eaa40, L_0x128088520;
L_0x1270eadb0 .functor MUXZ 32, L_0x1270eac20, L_0x128088490, L_0x1270ea870, C4<>;
L_0x1270eaed0 .part L_0x1270eadb0, 0, 8;
L_0x1270eb030 .concat [ 3 29 0 0], v0x1270ce660_0, L_0x128088568;
L_0x1270eb0d0 .arith/sum 32, L_0x1270ea700, L_0x1270eb030;
L_0x1270eb2e0 .cmp/eq 3, v0x1270ce660_0, L_0x1270ea530;
L_0x1270eb400 .functor MUXZ 1, v0x125fb6320_0, L_0x1280885f8, L_0x1270eb2e0, C4<>;
L_0x1270eb540 .functor MUXZ 1, L_0x128088640, L_0x1270eb400, L_0x1270eafb0, C4<>;
S_0x1270ce8f0 .scope module, "pc_reg0" "pc_reg" 5 206, 16 3 0, S_0x1270ae950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "stall_in";
    .port_info 3 /INPUT 1 "jump_or_not";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /OUTPUT 32 "pc_out";
    .port_info 6 /OUTPUT 1 "pc_enable";
v0x1270ceba0_0 .net "clk", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x1270cec40_0 .net "jump_or_not", 0 0, L_0x1270e96d0;  alias, 1 drivers
v0x125fa3700_0 .var "pc_enable", 0 0;
v0x1270ced20_0 .net "pc_in", 31 0, v0x125f6c330_0;  alias, 1 drivers
v0x1270cedd0_0 .var "pc_out", 31 0;
v0x1270ceea0_0 .var "pc_store", 31 0;
v0x1270cef30_0 .net "rst", 0 0, L_0x1270e90b0;  alias, 1 drivers
v0x1270cefc0_0 .net "stall_in", 4 0, v0x1270d0a70_0;  alias, 1 drivers
S_0x1270cf0f0 .scope module, "register0" "register" 5 218, 17 3 0, S_0x1270ae950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "write_address";
    .port_info 4 /INPUT 32 "write_value";
    .port_info 5 /INPUT 1 "read_enable1";
    .port_info 6 /INPUT 5 "rs1_address";
    .port_info 7 /OUTPUT 32 "rs1_value";
    .port_info 8 /INPUT 1 "read_enable2";
    .port_info 9 /INPUT 5 "rs2_address";
    .port_info 10 /OUTPUT 32 "rs2_value";
v0x1270cf6f0_0 .net "clk", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x1270cf790_0 .var/i "i", 31 0;
v0x1270cf830_0 .net "read_enable1", 0 0, v0x1270c9f10_0;  alias, 1 drivers
v0x1270cf8e0_0 .net "read_enable2", 0 0, v0x1270c88c0_0;  alias, 1 drivers
v0x1270cf990 .array "regs", 31 0, 31 0;
v0x1270cfd30_0 .net "rs1_address", 4 0, v0x1270cc290_0;  alias, 1 drivers
v0x1270cfdd0_0 .var "rs1_value", 31 0;
v0x1270cfe80_0 .net "rs2_address", 4 0, v0x1270c9c90_0;  alias, 1 drivers
v0x1270cff30_0 .var "rs2_value", 31 0;
v0x1270d0060_0 .net "rst", 0 0, L_0x1270e90b0;  alias, 1 drivers
v0x1270d00f0_0 .net "write_address", 4 0, v0x125fcf0d0_0;  alias, 1 drivers
v0x1270d0180_0 .net "write_enable", 0 0, v0x125fcefb0_0;  alias, 1 drivers
v0x1270d0210_0 .net "write_value", 31 0, v0x125f05a80_0;  alias, 1 drivers
E_0x1270cf420/0 .event edge, v0x127098970_0, v0x1270c9c90_0, v0x125fcf0d0_0, v0x1270c88c0_0;
v0x1270cf990_0 .array/port v0x1270cf990, 0;
v0x1270cf990_1 .array/port v0x1270cf990, 1;
E_0x1270cf420/1 .event edge, v0x125fcefb0_0, v0x125f05a80_0, v0x1270cf990_0, v0x1270cf990_1;
v0x1270cf990_2 .array/port v0x1270cf990, 2;
v0x1270cf990_3 .array/port v0x1270cf990, 3;
v0x1270cf990_4 .array/port v0x1270cf990, 4;
v0x1270cf990_5 .array/port v0x1270cf990, 5;
E_0x1270cf420/2 .event edge, v0x1270cf990_2, v0x1270cf990_3, v0x1270cf990_4, v0x1270cf990_5;
v0x1270cf990_6 .array/port v0x1270cf990, 6;
v0x1270cf990_7 .array/port v0x1270cf990, 7;
v0x1270cf990_8 .array/port v0x1270cf990, 8;
v0x1270cf990_9 .array/port v0x1270cf990, 9;
E_0x1270cf420/3 .event edge, v0x1270cf990_6, v0x1270cf990_7, v0x1270cf990_8, v0x1270cf990_9;
v0x1270cf990_10 .array/port v0x1270cf990, 10;
v0x1270cf990_11 .array/port v0x1270cf990, 11;
v0x1270cf990_12 .array/port v0x1270cf990, 12;
v0x1270cf990_13 .array/port v0x1270cf990, 13;
E_0x1270cf420/4 .event edge, v0x1270cf990_10, v0x1270cf990_11, v0x1270cf990_12, v0x1270cf990_13;
v0x1270cf990_14 .array/port v0x1270cf990, 14;
v0x1270cf990_15 .array/port v0x1270cf990, 15;
v0x1270cf990_16 .array/port v0x1270cf990, 16;
v0x1270cf990_17 .array/port v0x1270cf990, 17;
E_0x1270cf420/5 .event edge, v0x1270cf990_14, v0x1270cf990_15, v0x1270cf990_16, v0x1270cf990_17;
v0x1270cf990_18 .array/port v0x1270cf990, 18;
v0x1270cf990_19 .array/port v0x1270cf990, 19;
v0x1270cf990_20 .array/port v0x1270cf990, 20;
v0x1270cf990_21 .array/port v0x1270cf990, 21;
E_0x1270cf420/6 .event edge, v0x1270cf990_18, v0x1270cf990_19, v0x1270cf990_20, v0x1270cf990_21;
v0x1270cf990_22 .array/port v0x1270cf990, 22;
v0x1270cf990_23 .array/port v0x1270cf990, 23;
v0x1270cf990_24 .array/port v0x1270cf990, 24;
v0x1270cf990_25 .array/port v0x1270cf990, 25;
E_0x1270cf420/7 .event edge, v0x1270cf990_22, v0x1270cf990_23, v0x1270cf990_24, v0x1270cf990_25;
v0x1270cf990_26 .array/port v0x1270cf990, 26;
v0x1270cf990_27 .array/port v0x1270cf990, 27;
v0x1270cf990_28 .array/port v0x1270cf990, 28;
v0x1270cf990_29 .array/port v0x1270cf990, 29;
E_0x1270cf420/8 .event edge, v0x1270cf990_26, v0x1270cf990_27, v0x1270cf990_28, v0x1270cf990_29;
v0x1270cf990_30 .array/port v0x1270cf990, 30;
v0x1270cf990_31 .array/port v0x1270cf990, 31;
E_0x1270cf420/9 .event edge, v0x1270cf990_30, v0x1270cf990_31;
E_0x1270cf420 .event/or E_0x1270cf420/0, E_0x1270cf420/1, E_0x1270cf420/2, E_0x1270cf420/3, E_0x1270cf420/4, E_0x1270cf420/5, E_0x1270cf420/6, E_0x1270cf420/7, E_0x1270cf420/8, E_0x1270cf420/9;
E_0x1270cf590/0 .event edge, v0x127098970_0, v0x1270cc290_0, v0x125fcf0d0_0, v0x1270c9f10_0;
E_0x1270cf590/1 .event edge, v0x125fcefb0_0, v0x125f05a80_0, v0x1270cf990_0, v0x1270cf990_1;
E_0x1270cf590/2 .event edge, v0x1270cf990_2, v0x1270cf990_3, v0x1270cf990_4, v0x1270cf990_5;
E_0x1270cf590/3 .event edge, v0x1270cf990_6, v0x1270cf990_7, v0x1270cf990_8, v0x1270cf990_9;
E_0x1270cf590/4 .event edge, v0x1270cf990_10, v0x1270cf990_11, v0x1270cf990_12, v0x1270cf990_13;
E_0x1270cf590/5 .event edge, v0x1270cf990_14, v0x1270cf990_15, v0x1270cf990_16, v0x1270cf990_17;
E_0x1270cf590/6 .event edge, v0x1270cf990_18, v0x1270cf990_19, v0x1270cf990_20, v0x1270cf990_21;
E_0x1270cf590/7 .event edge, v0x1270cf990_22, v0x1270cf990_23, v0x1270cf990_24, v0x1270cf990_25;
E_0x1270cf590/8 .event edge, v0x1270cf990_26, v0x1270cf990_27, v0x1270cf990_28, v0x1270cf990_29;
E_0x1270cf590/9 .event edge, v0x1270cf990_30, v0x1270cf990_31;
E_0x1270cf590 .event/or E_0x1270cf590/0, E_0x1270cf590/1, E_0x1270cf590/2, E_0x1270cf590/3, E_0x1270cf590/4, E_0x1270cf590/5, E_0x1270cf590/6, E_0x1270cf590/7, E_0x1270cf590/8, E_0x1270cf590/9;
S_0x1270d03b0 .scope module, "stall_control0" "stall_control" 5 177, 18 2 0, S_0x1270ae950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall_from_if";
    .port_info 3 /INPUT 1 "stall_from_id";
    .port_info 4 /INPUT 1 "stall_from_mem";
    .port_info 5 /OUTPUT 5 "stall_out";
v0x1270d0690_0 .net "clk", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x1270d0830_0 .net "rst", 0 0, L_0x1270e90b0;  alias, 1 drivers
v0x1270d08c0_0 .net "stall_from_id", 0 0, v0x1270abdc0_0;  alias, 1 drivers
v0x1270d0950_0 .net "stall_from_if", 0 0, L_0x1270e98d0;  alias, 1 drivers
v0x1270d09e0_0 .net "stall_from_mem", 0 0, v0x125fb3230_0;  alias, 1 drivers
v0x1270d0a70_0 .var "stall_out", 4 0;
E_0x1270d0630 .event edge, v0x127098970_0, v0x125fb3230_0, v0x1270abdc0_0, v0x127045750_0;
S_0x1270d4ab0 .scope module, "hci0" "hci" 4 117, 19 30 0, S_0x1270991f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 1 "active";
    .port_info 5 /OUTPUT 1 "ram_wr";
    .port_info 6 /OUTPUT 17 "ram_a";
    .port_info 7 /INPUT 8 "ram_din";
    .port_info 8 /OUTPUT 8 "ram_dout";
    .port_info 9 /INPUT 3 "io_sel";
    .port_info 10 /INPUT 1 "io_en";
    .port_info 11 /INPUT 8 "io_din";
    .port_info 12 /OUTPUT 8 "io_dout";
    .port_info 13 /INPUT 1 "io_wr";
    .port_info 14 /OUTPUT 1 "io_full";
    .port_info 15 /OUTPUT 1 "program_finish";
    .port_info 16 /INPUT 32 "cpu_dbgreg_din";
P_0x126812400 .param/l "BAUD_RATE" 0 19 34, +C4<00000000000000011100001000000000>;
P_0x126812440 .param/l "DBG_UART_PARITY_ERR" 1 19 72, +C4<00000000000000000000000000000000>;
P_0x126812480 .param/l "DBG_UNKNOWN_OPCODE" 1 19 73, +C4<00000000000000000000000000000001>;
P_0x1268124c0 .param/l "IO_IN_BUF_WIDTH" 1 19 111, +C4<00000000000000000000000000001010>;
P_0x126812500 .param/l "OP_CPU_REG_RD" 1 19 60, C4<00000001>;
P_0x126812540 .param/l "OP_CPU_REG_WR" 1 19 61, C4<00000010>;
P_0x126812580 .param/l "OP_DBG_BRK" 1 19 62, C4<00000011>;
P_0x1268125c0 .param/l "OP_DBG_RUN" 1 19 63, C4<00000100>;
P_0x126812600 .param/l "OP_DISABLE" 1 19 69, C4<00001011>;
P_0x126812640 .param/l "OP_ECHO" 1 19 59, C4<00000000>;
P_0x126812680 .param/l "OP_IO_IN" 1 19 64, C4<00000101>;
P_0x1268126c0 .param/l "OP_MEM_RD" 1 19 67, C4<00001001>;
P_0x126812700 .param/l "OP_MEM_WR" 1 19 68, C4<00001010>;
P_0x126812740 .param/l "OP_QUERY_DBG_BRK" 1 19 65, C4<00000111>;
P_0x126812780 .param/l "OP_QUERY_ERR_CODE" 1 19 66, C4<00001000>;
P_0x1268127c0 .param/l "RAM_ADDR_WIDTH" 0 19 33, +C4<00000000000000000000000000010001>;
P_0x126812800 .param/l "SYS_CLK_FREQ" 0 19 32, +C4<00000101111101011110000100000000>;
P_0x126812840 .param/l "S_CPU_REG_RD_STG0" 1 19 82, C4<00110>;
P_0x126812880 .param/l "S_CPU_REG_RD_STG1" 1 19 83, C4<00111>;
P_0x1268128c0 .param/l "S_DECODE" 1 19 77, C4<00001>;
P_0x126812900 .param/l "S_DISABLE" 1 19 89, C4<10000>;
P_0x126812940 .param/l "S_DISABLED" 1 19 76, C4<00000>;
P_0x126812980 .param/l "S_ECHO_STG_0" 1 19 78, C4<00010>;
P_0x1268129c0 .param/l "S_ECHO_STG_1" 1 19 79, C4<00011>;
P_0x126812a00 .param/l "S_IO_IN_STG_0" 1 19 80, C4<00100>;
P_0x126812a40 .param/l "S_IO_IN_STG_1" 1 19 81, C4<00101>;
P_0x126812a80 .param/l "S_MEM_RD_STG_0" 1 19 85, C4<01001>;
P_0x126812ac0 .param/l "S_MEM_RD_STG_1" 1 19 86, C4<01010>;
P_0x126812b00 .param/l "S_MEM_WR_STG_0" 1 19 87, C4<01011>;
P_0x126812b40 .param/l "S_MEM_WR_STG_1" 1 19 88, C4<01100>;
P_0x126812b80 .param/l "S_QUERY_ERR_CODE" 1 19 84, C4<01000>;
L_0x1270eb750 .functor BUFZ 1, L_0x1270f1c30, C4<0>, C4<0>, C4<0>;
L_0x1270f1f00 .functor BUFZ 8, L_0x1270efce0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1280887f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1270e18d0_0 .net/2u *"_ivl_14", 31 0, L_0x1280887f0;  1 drivers
v0x1270e1990_0 .net *"_ivl_16", 31 0, L_0x1270ed5f0;  1 drivers
L_0x128088d48 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1270e1a30_0 .net/2u *"_ivl_20", 4 0, L_0x128088d48;  1 drivers
v0x1270e1ac0_0 .net "active", 0 0, L_0x1270f1df0;  alias, 1 drivers
v0x1270e1b50_0 .net "clk", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x1270e1c20_0 .net "cpu_dbgreg_din", 31 0, L_0x1270e92f0;  alias, 1 drivers
v0x1270e1cb0 .array "cpu_dbgreg_seg", 0 3;
v0x1270e1cb0_0 .net v0x1270e1cb0 0, 7 0, L_0x1270ed550; 1 drivers
v0x1270e1cb0_1 .net v0x1270e1cb0 1, 7 0, L_0x1270ed4b0; 1 drivers
v0x1270e1cb0_2 .net v0x1270e1cb0 2, 7 0, L_0x1270ed410; 1 drivers
v0x1270e1cb0_3 .net v0x1270e1cb0 3, 7 0, L_0x1270ed2f0; 1 drivers
v0x1270e1da0_0 .var "d_addr", 16 0;
v0x1270e1e50_0 .net "d_cpu_cycle_cnt", 31 0, L_0x1270ed6c0;  1 drivers
v0x1270e1f80_0 .var "d_decode_cnt", 2 0;
v0x1270e2030_0 .var "d_err_code", 1 0;
v0x1270e20e0_0 .var "d_execute_cnt", 16 0;
v0x1270e2190_0 .var "d_io_dout", 7 0;
v0x1270e2240_0 .var "d_io_in_wr_data", 7 0;
v0x1270e22f0_0 .var "d_io_in_wr_en", 0 0;
v0x1270e2390_0 .var "d_program_finish", 0 0;
v0x1270e2430_0 .var "d_state", 4 0;
v0x1270e25c0_0 .var "d_tx_data", 7 0;
v0x1270e2650_0 .var "d_wr_en", 0 0;
v0x1270e26f0_0 .net "io_din", 7 0, L_0x1270f2650;  alias, 1 drivers
v0x1270e27a0_0 .net "io_dout", 7 0, v0x1270e32a0_0;  alias, 1 drivers
v0x1270e2850_0 .net "io_en", 0 0, L_0x1270f23c0;  alias, 1 drivers
v0x1270e28f0_0 .net "io_full", 0 0, L_0x1270eb750;  alias, 1 drivers
v0x1270e29a0_0 .net "io_in_empty", 0 0, L_0x1270ed1e0;  1 drivers
v0x1270e2a30_0 .net "io_in_full", 0 0, L_0x1270ed170;  1 drivers
v0x1270e2ac0_0 .net "io_in_rd_data", 7 0, L_0x1270ecce0;  1 drivers
v0x1270e2b50_0 .var "io_in_rd_en", 0 0;
v0x1270e2be0_0 .net "io_sel", 2 0, L_0x1270f20a0;  alias, 1 drivers
v0x1270e2c70_0 .net "io_wr", 0 0, L_0x1270f2560;  alias, 1 drivers
v0x1270e2d00_0 .net "parity_err", 0 0, L_0x1270ed820;  1 drivers
v0x1270e2db0_0 .var "program_finish", 0 0;
v0x1270e2e40_0 .var "q_addr", 16 0;
v0x1270e2ee0_0 .var "q_cpu_cycle_cnt", 31 0;
v0x1270e24e0_0 .var "q_decode_cnt", 2 0;
v0x1270e3170_0 .var "q_err_code", 1 0;
v0x1270e3200_0 .var "q_execute_cnt", 16 0;
v0x1270e32a0_0 .var "q_io_dout", 7 0;
v0x1270e3350_0 .var "q_io_en", 0 0;
v0x1270e33f0_0 .var "q_io_in_wr_data", 7 0;
v0x1270e34b0_0 .var "q_io_in_wr_en", 0 0;
v0x1270e3560_0 .var "q_state", 4 0;
v0x1270e35f0_0 .var "q_tx_data", 7 0;
v0x1270e36d0_0 .var "q_wr_en", 0 0;
v0x1270e37a0_0 .net "ram_a", 16 0, v0x1270e2e40_0;  alias, 1 drivers
v0x1270e3830_0 .net "ram_din", 7 0, L_0x1270f2df0;  alias, 1 drivers
v0x1270e38e0_0 .net "ram_dout", 7 0, L_0x1270f1f00;  alias, 1 drivers
v0x1270e3990_0 .var "ram_wr", 0 0;
v0x1270e3a30_0 .net "rd_data", 7 0, L_0x1270efce0;  1 drivers
v0x1270e3b10_0 .var "rd_en", 0 0;
v0x1270e3be0_0 .net "rst", 0 0, v0x1270e7ad0_0;  1 drivers
v0x1270e3c70_0 .net "rx", 0 0, o0x128058560;  alias, 0 drivers
v0x1270e3d40_0 .net "rx_empty", 0 0, L_0x1270f01e0;  1 drivers
v0x1270e3e10_0 .net "tx", 0 0, L_0x1270ee4e0;  alias, 1 drivers
v0x1270e3ee0_0 .net "tx_full", 0 0, L_0x1270f1c30;  1 drivers
E_0x1270d56e0/0 .event edge, v0x1270e3560_0, v0x1270e24e0_0, v0x1270e3200_0, v0x1270e2e40_0;
E_0x1270d56e0/1 .event edge, v0x1270e3170_0, v0x1270e0c70_0, v0x1270e3350_0, v0x1270e2850_0;
E_0x1270d56e0/2 .event edge, v0x1270e2c70_0, v0x1270e2be0_0, v0x1270dffa0_0, v0x1270e26f0_0;
E_0x1270d56e0/3 .event edge, v0x1270d70b0_0, v0x1270dc3f0_0, v0x1270d7150_0, v0x1270dc980_0;
E_0x1270d56e0/4 .event edge, v0x1270e20e0_0, v0x1270e1cb0_0, v0x1270e1cb0_1, v0x1270e1cb0_2;
E_0x1270d56e0/5 .event edge, v0x1270e1cb0_3, v0x1270e3830_0;
E_0x1270d56e0 .event/or E_0x1270d56e0/0, E_0x1270d56e0/1, E_0x1270d56e0/2, E_0x1270d56e0/3, E_0x1270d56e0/4, E_0x1270d56e0/5;
E_0x1270d57d0/0 .event edge, v0x1270e2850_0, v0x1270e2c70_0, v0x1270e2be0_0, v0x1270d7640_0;
E_0x1270d57d0/1 .event edge, v0x1270e2ee0_0;
E_0x1270d57d0 .event/or E_0x1270d57d0/0, E_0x1270d57d0/1;
L_0x1270ed2f0 .part L_0x1270e92f0, 24, 8;
L_0x1270ed410 .part L_0x1270e92f0, 16, 8;
L_0x1270ed4b0 .part L_0x1270e92f0, 8, 8;
L_0x1270ed550 .part L_0x1270e92f0, 0, 8;
L_0x1270ed5f0 .arith/sum 32, v0x1270e2ee0_0, L_0x1280887f0;
L_0x1270ed6c0 .functor MUXZ 32, L_0x1270ed5f0, v0x1270e2ee0_0, L_0x1270f1df0, C4<>;
L_0x1270f1df0 .cmp/ne 5, v0x1270e3560_0, L_0x128088d48;
S_0x1270d5830 .scope module, "io_in_fifo" "fifo" 19 123, 20 27 0, S_0x1270d4ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x1270d5a00 .param/l "ADDR_BITS" 0 20 30, +C4<00000000000000000000000000001010>;
P_0x1270d5a40 .param/l "DATA_BITS" 0 20 29, +C4<00000000000000000000000000001000>;
L_0x1270eb860 .functor AND 1, v0x1270e2b50_0, L_0x1270eb7c0, C4<1>, C4<1>;
L_0x1270eb9f0 .functor AND 1, v0x1270e34b0_0, L_0x1270eb950, C4<1>, C4<1>;
L_0x1270ec3f0 .functor AND 1, v0x1270d7290_0, L_0x1270ec2d0, C4<1>, C4<1>;
L_0x1270ec6c0 .functor AND 1, L_0x1270ec620, L_0x1270eb860, C4<1>, C4<1>;
L_0x1270ec770 .functor OR 1, L_0x1270ec3f0, L_0x1270ec6c0, C4<0>, C4<0>;
L_0x1270eca10 .functor AND 1, v0x1270d6800_0, L_0x1270ec880, C4<1>, C4<1>;
L_0x1270ec9a0 .functor AND 1, L_0x1270ecc40, L_0x1270eb9f0, C4<1>, C4<1>;
L_0x1270ecda0 .functor OR 1, L_0x1270eca10, L_0x1270ec9a0, C4<0>, C4<0>;
L_0x1270ecce0 .functor BUFZ 8, L_0x1270ece90, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1270ed170 .functor BUFZ 1, v0x1270d6800_0, C4<0>, C4<0>, C4<0>;
L_0x1270ed1e0 .functor BUFZ 1, v0x1270d7290_0, C4<0>, C4<0>, C4<0>;
v0x1270d5ca0_0 .net *"_ivl_1", 0 0, L_0x1270eb7c0;  1 drivers
v0x1270d5d50_0 .net *"_ivl_10", 9 0, L_0x1270ebae0;  1 drivers
v0x1270d5df0_0 .net *"_ivl_14", 7 0, L_0x1270ebd40;  1 drivers
v0x1270d5e80_0 .net *"_ivl_16", 11 0, L_0x1270ebde0;  1 drivers
L_0x1280886d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1270d5f10_0 .net *"_ivl_19", 1 0, L_0x1280886d0;  1 drivers
L_0x128088718 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x1270d5fe0_0 .net/2u *"_ivl_22", 9 0, L_0x128088718;  1 drivers
v0x1270d6090_0 .net *"_ivl_24", 9 0, L_0x1270ec060;  1 drivers
v0x1270d6140_0 .net *"_ivl_31", 0 0, L_0x1270ec2d0;  1 drivers
v0x1270d61e0_0 .net *"_ivl_33", 0 0, L_0x1270ec3f0;  1 drivers
v0x1270d62f0_0 .net *"_ivl_34", 9 0, L_0x1270ec4a0;  1 drivers
v0x1270d6390_0 .net *"_ivl_36", 0 0, L_0x1270ec620;  1 drivers
v0x1270d6430_0 .net *"_ivl_39", 0 0, L_0x1270ec6c0;  1 drivers
v0x1270d64d0_0 .net *"_ivl_43", 0 0, L_0x1270ec880;  1 drivers
v0x1270d6570_0 .net *"_ivl_45", 0 0, L_0x1270eca10;  1 drivers
v0x1270d6610_0 .net *"_ivl_46", 9 0, L_0x1270ecac0;  1 drivers
v0x1270d66c0_0 .net *"_ivl_48", 0 0, L_0x1270ecc40;  1 drivers
v0x1270d6760_0 .net *"_ivl_5", 0 0, L_0x1270eb950;  1 drivers
v0x1270d68f0_0 .net *"_ivl_51", 0 0, L_0x1270ec9a0;  1 drivers
v0x1270d6980_0 .net *"_ivl_54", 7 0, L_0x1270ece90;  1 drivers
v0x1270d6a10_0 .net *"_ivl_56", 11 0, L_0x1270ecf30;  1 drivers
L_0x1280887a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1270d6ac0_0 .net *"_ivl_59", 1 0, L_0x1280887a8;  1 drivers
L_0x128088688 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x1270d6b70_0 .net/2u *"_ivl_8", 9 0, L_0x128088688;  1 drivers
L_0x128088760 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x1270d6c20_0 .net "addr_bits_wide_1", 9 0, L_0x128088760;  1 drivers
v0x1270d6cd0_0 .net "clk", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x1270d6d60_0 .net "d_data", 7 0, L_0x1270ebf00;  1 drivers
v0x1270d6e10_0 .net "d_empty", 0 0, L_0x1270ec770;  1 drivers
v0x1270d6eb0_0 .net "d_full", 0 0, L_0x1270ecda0;  1 drivers
v0x1270d6f50_0 .net "d_rd_ptr", 9 0, L_0x1270ec160;  1 drivers
v0x1270d7000_0 .net "d_wr_ptr", 9 0, L_0x1270ebbe0;  1 drivers
v0x1270d70b0_0 .net "empty", 0 0, L_0x1270ed1e0;  alias, 1 drivers
v0x1270d7150_0 .net "full", 0 0, L_0x1270ed170;  alias, 1 drivers
v0x1270d71f0 .array "q_data_array", 0 1023, 7 0;
v0x1270d7290_0 .var "q_empty", 0 0;
v0x1270d6800_0 .var "q_full", 0 0;
v0x1270d7520_0 .var "q_rd_ptr", 9 0;
v0x1270d75b0_0 .var "q_wr_ptr", 9 0;
v0x1270d7640_0 .net "rd_data", 7 0, L_0x1270ecce0;  alias, 1 drivers
v0x1270d76e0_0 .net "rd_en", 0 0, v0x1270e2b50_0;  1 drivers
v0x1270d7780_0 .net "rd_en_prot", 0 0, L_0x1270eb860;  1 drivers
v0x1270d7820_0 .net "reset", 0 0, v0x1270e7ad0_0;  alias, 1 drivers
v0x1270d78c0_0 .net "wr_data", 7 0, v0x1270e33f0_0;  1 drivers
v0x1270d7970_0 .net "wr_en", 0 0, v0x1270e34b0_0;  1 drivers
v0x1270d7a10_0 .net "wr_en_prot", 0 0, L_0x1270eb9f0;  1 drivers
L_0x1270eb7c0 .reduce/nor v0x1270d7290_0;
L_0x1270eb950 .reduce/nor v0x1270d6800_0;
L_0x1270ebae0 .arith/sum 10, v0x1270d75b0_0, L_0x128088688;
L_0x1270ebbe0 .functor MUXZ 10, v0x1270d75b0_0, L_0x1270ebae0, L_0x1270eb9f0, C4<>;
L_0x1270ebd40 .array/port v0x1270d71f0, L_0x1270ebde0;
L_0x1270ebde0 .concat [ 10 2 0 0], v0x1270d75b0_0, L_0x1280886d0;
L_0x1270ebf00 .functor MUXZ 8, L_0x1270ebd40, v0x1270e33f0_0, L_0x1270eb9f0, C4<>;
L_0x1270ec060 .arith/sum 10, v0x1270d7520_0, L_0x128088718;
L_0x1270ec160 .functor MUXZ 10, v0x1270d7520_0, L_0x1270ec060, L_0x1270eb860, C4<>;
L_0x1270ec2d0 .reduce/nor L_0x1270eb9f0;
L_0x1270ec4a0 .arith/sub 10, v0x1270d75b0_0, v0x1270d7520_0;
L_0x1270ec620 .cmp/eq 10, L_0x1270ec4a0, L_0x128088760;
L_0x1270ec880 .reduce/nor L_0x1270eb860;
L_0x1270ecac0 .arith/sub 10, v0x1270d7520_0, v0x1270d75b0_0;
L_0x1270ecc40 .cmp/eq 10, L_0x1270ecac0, L_0x128088760;
L_0x1270ece90 .array/port v0x1270d71f0, L_0x1270ecf30;
L_0x1270ecf30 .concat [ 10 2 0 0], v0x1270d7520_0, L_0x1280887a8;
S_0x1270d7b70 .scope module, "uart_blk" "uart" 19 190, 21 28 0, S_0x1270d4ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /OUTPUT 1 "tx";
    .port_info 7 /OUTPUT 8 "rx_data";
    .port_info 8 /OUTPUT 1 "rx_empty";
    .port_info 9 /OUTPUT 1 "tx_full";
    .port_info 10 /OUTPUT 1 "parity_err";
P_0x1270d7ce0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 21 50, +C4<00000000000000000000000000010000>;
P_0x1270d7d20 .param/l "BAUD_RATE" 0 21 31, +C4<00000000000000011100001000000000>;
P_0x1270d7d60 .param/l "DATA_BITS" 0 21 32, +C4<00000000000000000000000000001000>;
P_0x1270d7da0 .param/l "PARITY_MODE" 0 21 34, +C4<00000000000000000000000000000001>;
P_0x1270d7de0 .param/l "STOP_BITS" 0 21 33, +C4<00000000000000000000000000000001>;
P_0x1270d7e20 .param/l "SYS_CLK_FREQ" 0 21 30, +C4<00000101111101011110000100000000>;
L_0x1270ed820 .functor BUFZ 1, v0x1270e0d00_0, C4<0>, C4<0>, C4<0>;
L_0x1270ed8d0 .functor OR 1, v0x1270e0d00_0, v0x1270da610_0, C4<0>, C4<0>;
L_0x1270ee640 .functor NOT 1, L_0x1270f1d20, C4<0>, C4<0>, C4<0>;
v0x1270e0930_0 .net "baud_clk_tick", 0 0, L_0x1270ee1b0;  1 drivers
v0x1270e09d0_0 .net "clk", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x1270d0730_0 .net "d_rx_parity_err", 0 0, L_0x1270ed8d0;  1 drivers
v0x1270e0c70_0 .net "parity_err", 0 0, L_0x1270ed820;  alias, 1 drivers
v0x1270e0d00_0 .var "q_rx_parity_err", 0 0;
v0x1270e0d90_0 .net "rd_en", 0 0, v0x1270e3b10_0;  1 drivers
v0x1270e0e20_0 .net "reset", 0 0, v0x1270e7ad0_0;  alias, 1 drivers
v0x1270e0eb0_0 .net "rx", 0 0, o0x128058560;  alias, 0 drivers
v0x1270e0f40_0 .net "rx_data", 7 0, L_0x1270efce0;  alias, 1 drivers
v0x1270e1070_0 .net "rx_done_tick", 0 0, v0x1270da4c0_0;  1 drivers
v0x1270e1100_0 .net "rx_empty", 0 0, L_0x1270f01e0;  alias, 1 drivers
v0x1270e1190_0 .net "rx_fifo_wr_data", 7 0, v0x1270da370_0;  1 drivers
v0x1270e1260_0 .net "rx_parity_err", 0 0, v0x1270da610_0;  1 drivers
v0x1270e12f0_0 .net "tx", 0 0, L_0x1270ee4e0;  alias, 1 drivers
v0x1270e13a0_0 .net "tx_data", 7 0, v0x1270e35f0_0;  1 drivers
v0x1270e1450_0 .net "tx_done_tick", 0 0, v0x1270de1a0_0;  1 drivers
v0x1270e1520_0 .net "tx_fifo_empty", 0 0, L_0x1270f1d20;  1 drivers
v0x1270e16b0_0 .net "tx_fifo_rd_data", 7 0, L_0x1270f17e0;  1 drivers
v0x1270e1740_0 .net "tx_full", 0 0, L_0x1270f1c30;  alias, 1 drivers
v0x1270e17d0_0 .net "wr_en", 0 0, v0x1270e36d0_0;  1 drivers
S_0x1270d8230 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 21 80, 22 29 0, S_0x1270d7b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "baud_clk_tick";
P_0x1270d83f0 .param/l "BAUD" 0 22 32, +C4<00000000000000011100001000000000>;
P_0x1270d8430 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 22 33, +C4<00000000000000000000000000010000>;
P_0x1270d8470 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 22 41, C4<0000000000110110>;
P_0x1270d84b0 .param/l "SYS_CLK_FREQ" 0 22 31, +C4<00000101111101011110000100000000>;
v0x1270d8720_0 .net *"_ivl_0", 31 0, L_0x1270ed980;  1 drivers
L_0x128088910 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1270d87e0_0 .net/2u *"_ivl_10", 15 0, L_0x128088910;  1 drivers
v0x1270d8880_0 .net *"_ivl_12", 15 0, L_0x1270ea940;  1 drivers
v0x1270d8910_0 .net *"_ivl_16", 31 0, L_0x1270edf80;  1 drivers
L_0x128088958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1270d89a0_0 .net *"_ivl_19", 15 0, L_0x128088958;  1 drivers
L_0x1280889a0 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x1270d8a70_0 .net/2u *"_ivl_20", 31 0, L_0x1280889a0;  1 drivers
v0x1270d8b20_0 .net *"_ivl_22", 0 0, L_0x1270ee090;  1 drivers
L_0x1280889e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1270d8bc0_0 .net/2u *"_ivl_24", 0 0, L_0x1280889e8;  1 drivers
L_0x128088a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1270d8c70_0 .net/2u *"_ivl_26", 0 0, L_0x128088a30;  1 drivers
L_0x128088838 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1270d8d80_0 .net *"_ivl_3", 15 0, L_0x128088838;  1 drivers
L_0x128088880 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x1270d8e30_0 .net/2u *"_ivl_4", 31 0, L_0x128088880;  1 drivers
v0x1270d8ee0_0 .net *"_ivl_6", 0 0, L_0x1270eda80;  1 drivers
L_0x1280888c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1270d8f80_0 .net/2u *"_ivl_8", 15 0, L_0x1280888c8;  1 drivers
v0x1270d9030_0 .net "baud_clk_tick", 0 0, L_0x1270ee1b0;  alias, 1 drivers
v0x1270d90d0_0 .net "clk", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x1270d9160_0 .net "d_cnt", 15 0, L_0x1270ede20;  1 drivers
v0x1270d9210_0 .var "q_cnt", 15 0;
v0x1270d93a0_0 .net "reset", 0 0, v0x1270e7ad0_0;  alias, 1 drivers
E_0x1270d86d0 .event posedge, v0x1270d7820_0, v0x1270a8f40_0;
L_0x1270ed980 .concat [ 16 16 0 0], v0x1270d9210_0, L_0x128088838;
L_0x1270eda80 .cmp/eq 32, L_0x1270ed980, L_0x128088880;
L_0x1270ea940 .arith/sum 16, v0x1270d9210_0, L_0x128088910;
L_0x1270ede20 .functor MUXZ 16, L_0x1270ea940, L_0x1280888c8, L_0x1270eda80, C4<>;
L_0x1270edf80 .concat [ 16 16 0 0], v0x1270d9210_0, L_0x128088958;
L_0x1270ee090 .cmp/eq 32, L_0x1270edf80, L_0x1280889a0;
L_0x1270ee1b0 .functor MUXZ 1, L_0x128088a30, L_0x1280889e8, L_0x1270ee090, C4<>;
S_0x1270d9430 .scope module, "uart_rx_blk" "uart_rx" 21 91, 23 28 0, S_0x1270d7b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_clk_tick";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 8 "rx_data";
    .port_info 5 /OUTPUT 1 "rx_done_tick";
    .port_info 6 /OUTPUT 1 "parity_err";
P_0x1270d95f0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 23 33, +C4<00000000000000000000000000010000>;
P_0x1270d9630 .param/l "DATA_BITS" 0 23 30, +C4<00000000000000000000000000001000>;
P_0x1270d9670 .param/l "PARITY_MODE" 0 23 32, +C4<00000000000000000000000000000001>;
P_0x1270d96b0 .param/l "STOP_BITS" 0 23 31, +C4<00000000000000000000000000000001>;
P_0x1270d96f0 .param/l "STOP_OVERSAMPLE_TICKS" 1 23 45, C4<010000>;
P_0x1270d9730 .param/l "S_DATA" 1 23 50, C4<00100>;
P_0x1270d9770 .param/l "S_IDLE" 1 23 48, C4<00001>;
P_0x1270d97b0 .param/l "S_PARITY" 1 23 51, C4<01000>;
P_0x1270d97f0 .param/l "S_START" 1 23 49, C4<00010>;
P_0x1270d9830 .param/l "S_STOP" 1 23 52, C4<10000>;
v0x1270d9cf0_0 .net "baud_clk_tick", 0 0, L_0x1270ee1b0;  alias, 1 drivers
v0x1270d9d90_0 .net "clk", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x1270d9e20_0 .var "d_data", 7 0;
v0x1270d9ed0_0 .var "d_data_bit_idx", 2 0;
v0x1270d9f80_0 .var "d_done_tick", 0 0;
v0x1270da060_0 .var "d_oversample_tick_cnt", 3 0;
v0x1270da110_0 .var "d_parity_err", 0 0;
v0x1270da1b0_0 .var "d_state", 4 0;
v0x1270da260_0 .net "parity_err", 0 0, v0x1270da610_0;  alias, 1 drivers
v0x1270da370_0 .var "q_data", 7 0;
v0x1270da410_0 .var "q_data_bit_idx", 2 0;
v0x1270da4c0_0 .var "q_done_tick", 0 0;
v0x1270da560_0 .var "q_oversample_tick_cnt", 3 0;
v0x1270da610_0 .var "q_parity_err", 0 0;
v0x1270da6b0_0 .var "q_rx", 0 0;
v0x1270da750_0 .var "q_state", 4 0;
v0x1270da800_0 .net "reset", 0 0, v0x1270e7ad0_0;  alias, 1 drivers
v0x1270da990_0 .net "rx", 0 0, o0x128058560;  alias, 0 drivers
v0x1270daa20_0 .net "rx_data", 7 0, v0x1270da370_0;  alias, 1 drivers
v0x1270daab0_0 .net "rx_done_tick", 0 0, v0x1270da4c0_0;  alias, 1 drivers
E_0x1270d9c80/0 .event edge, v0x1270da750_0, v0x1270da370_0, v0x1270da410_0, v0x1270d9030_0;
E_0x1270d9c80/1 .event edge, v0x1270da560_0, v0x1270da6b0_0;
E_0x1270d9c80 .event/or E_0x1270d9c80/0, E_0x1270d9c80/1;
S_0x1270dabb0 .scope module, "uart_rx_fifo" "fifo" 21 119, 20 27 0, S_0x1270d7b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x1270dad70 .param/l "ADDR_BITS" 0 20 30, +C4<00000000000000000000000000000011>;
P_0x1270dadb0 .param/l "DATA_BITS" 0 20 29, +C4<00000000000000000000000000001000>;
L_0x1270ee7b0 .functor AND 1, v0x1270e3b10_0, L_0x1270ee6f0, C4<1>, C4<1>;
L_0x1270ee960 .functor AND 1, v0x1270da4c0_0, L_0x1270ee8a0, C4<1>, C4<1>;
L_0x1270ef400 .functor AND 1, v0x1270dc5d0_0, L_0x1270ef2e0, C4<1>, C4<1>;
L_0x1270ef6f0 .functor AND 1, L_0x1270ef650, L_0x1270ee7b0, C4<1>, C4<1>;
L_0x1270ef7a0 .functor OR 1, L_0x1270ef400, L_0x1270ef6f0, C4<0>, C4<0>;
L_0x1270efa50 .functor AND 1, v0x1270dbb40_0, L_0x1270ef8c0, C4<1>, C4<1>;
L_0x1270ef9e0 .functor AND 1, L_0x1270efc40, L_0x1270ee960, C4<1>, C4<1>;
L_0x1270efda0 .functor OR 1, L_0x1270efa50, L_0x1270ef9e0, C4<0>, C4<0>;
L_0x1270efce0 .functor BUFZ 8, L_0x1270efe90, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1270f0170 .functor BUFZ 1, v0x1270dbb40_0, C4<0>, C4<0>, C4<0>;
L_0x1270f01e0 .functor BUFZ 1, v0x1270dc5d0_0, C4<0>, C4<0>, C4<0>;
v0x1270daff0_0 .net *"_ivl_1", 0 0, L_0x1270ee6f0;  1 drivers
v0x1270db090_0 .net *"_ivl_10", 2 0, L_0x1270eea90;  1 drivers
v0x1270db130_0 .net *"_ivl_14", 7 0, L_0x1270eed30;  1 drivers
v0x1270db1c0_0 .net *"_ivl_16", 4 0, L_0x1270eee00;  1 drivers
L_0x128088ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1270db250_0 .net *"_ivl_19", 1 0, L_0x128088ac0;  1 drivers
L_0x128088b08 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1270db320_0 .net/2u *"_ivl_22", 2 0, L_0x128088b08;  1 drivers
v0x1270db3d0_0 .net *"_ivl_24", 2 0, L_0x1270ef0c0;  1 drivers
v0x1270db480_0 .net *"_ivl_31", 0 0, L_0x1270ef2e0;  1 drivers
v0x1270db520_0 .net *"_ivl_33", 0 0, L_0x1270ef400;  1 drivers
v0x1270db630_0 .net *"_ivl_34", 2 0, L_0x1270ef4d0;  1 drivers
v0x1270db6d0_0 .net *"_ivl_36", 0 0, L_0x1270ef650;  1 drivers
v0x1270db770_0 .net *"_ivl_39", 0 0, L_0x1270ef6f0;  1 drivers
v0x1270db810_0 .net *"_ivl_43", 0 0, L_0x1270ef8c0;  1 drivers
v0x1270db8b0_0 .net *"_ivl_45", 0 0, L_0x1270efa50;  1 drivers
v0x1270db950_0 .net *"_ivl_46", 2 0, L_0x1270efac0;  1 drivers
v0x1270dba00_0 .net *"_ivl_48", 0 0, L_0x1270efc40;  1 drivers
v0x1270dbaa0_0 .net *"_ivl_5", 0 0, L_0x1270ee8a0;  1 drivers
v0x1270dbc30_0 .net *"_ivl_51", 0 0, L_0x1270ef9e0;  1 drivers
v0x1270dbcc0_0 .net *"_ivl_54", 7 0, L_0x1270efe90;  1 drivers
v0x1270dbd50_0 .net *"_ivl_56", 4 0, L_0x1270eff30;  1 drivers
L_0x128088b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1270dbe00_0 .net *"_ivl_59", 1 0, L_0x128088b98;  1 drivers
L_0x128088a78 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1270dbeb0_0 .net/2u *"_ivl_8", 2 0, L_0x128088a78;  1 drivers
L_0x128088b50 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1270dbf60_0 .net "addr_bits_wide_1", 2 0, L_0x128088b50;  1 drivers
v0x1270dc010_0 .net "clk", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x1270dc0a0_0 .net "d_data", 7 0, L_0x1270eef20;  1 drivers
v0x1270dc150_0 .net "d_empty", 0 0, L_0x1270ef7a0;  1 drivers
v0x1270dc1f0_0 .net "d_full", 0 0, L_0x1270efda0;  1 drivers
v0x1270dc290_0 .net "d_rd_ptr", 2 0, L_0x1270ef1c0;  1 drivers
v0x1270dc340_0 .net "d_wr_ptr", 2 0, L_0x1270eebb0;  1 drivers
v0x1270dc3f0_0 .net "empty", 0 0, L_0x1270f01e0;  alias, 1 drivers
v0x1270dc490_0 .net "full", 0 0, L_0x1270f0170;  1 drivers
v0x1270dc530 .array "q_data_array", 0 7, 7 0;
v0x1270dc5d0_0 .var "q_empty", 0 0;
v0x1270dbb40_0 .var "q_full", 0 0;
v0x1270dc860_0 .var "q_rd_ptr", 2 0;
v0x1270dc8f0_0 .var "q_wr_ptr", 2 0;
v0x1270dc980_0 .net "rd_data", 7 0, L_0x1270efce0;  alias, 1 drivers
v0x1270dca20_0 .net "rd_en", 0 0, v0x1270e3b10_0;  alias, 1 drivers
v0x1270dcac0_0 .net "rd_en_prot", 0 0, L_0x1270ee7b0;  1 drivers
v0x1270dcb60_0 .net "reset", 0 0, v0x1270e7ad0_0;  alias, 1 drivers
v0x1270dcbf0_0 .net "wr_data", 7 0, v0x1270da370_0;  alias, 1 drivers
v0x1270dccb0_0 .net "wr_en", 0 0, v0x1270da4c0_0;  alias, 1 drivers
v0x1270dcd40_0 .net "wr_en_prot", 0 0, L_0x1270ee960;  1 drivers
L_0x1270ee6f0 .reduce/nor v0x1270dc5d0_0;
L_0x1270ee8a0 .reduce/nor v0x1270dbb40_0;
L_0x1270eea90 .arith/sum 3, v0x1270dc8f0_0, L_0x128088a78;
L_0x1270eebb0 .functor MUXZ 3, v0x1270dc8f0_0, L_0x1270eea90, L_0x1270ee960, C4<>;
L_0x1270eed30 .array/port v0x1270dc530, L_0x1270eee00;
L_0x1270eee00 .concat [ 3 2 0 0], v0x1270dc8f0_0, L_0x128088ac0;
L_0x1270eef20 .functor MUXZ 8, L_0x1270eed30, v0x1270da370_0, L_0x1270ee960, C4<>;
L_0x1270ef0c0 .arith/sum 3, v0x1270dc860_0, L_0x128088b08;
L_0x1270ef1c0 .functor MUXZ 3, v0x1270dc860_0, L_0x1270ef0c0, L_0x1270ee7b0, C4<>;
L_0x1270ef2e0 .reduce/nor L_0x1270ee960;
L_0x1270ef4d0 .arith/sub 3, v0x1270dc8f0_0, v0x1270dc860_0;
L_0x1270ef650 .cmp/eq 3, L_0x1270ef4d0, L_0x128088b50;
L_0x1270ef8c0 .reduce/nor L_0x1270ee7b0;
L_0x1270efac0 .arith/sub 3, v0x1270dc860_0, v0x1270dc8f0_0;
L_0x1270efc40 .cmp/eq 3, L_0x1270efac0, L_0x128088b50;
L_0x1270efe90 .array/port v0x1270dc530, L_0x1270eff30;
L_0x1270eff30 .concat [ 3 2 0 0], v0x1270dc860_0, L_0x128088b98;
S_0x1270dce20 .scope module, "uart_tx_blk" "uart_tx" 21 106, 24 28 0, S_0x1270d7b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_clk_tick";
    .port_info 3 /INPUT 1 "tx_start";
    .port_info 4 /INPUT 8 "tx_data";
    .port_info 5 /OUTPUT 1 "tx_done_tick";
    .port_info 6 /OUTPUT 1 "tx";
P_0x1270dcfe0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 24 33, +C4<00000000000000000000000000010000>;
P_0x1270dd020 .param/l "DATA_BITS" 0 24 30, +C4<00000000000000000000000000001000>;
P_0x1270dd060 .param/l "PARITY_MODE" 0 24 32, +C4<00000000000000000000000000000001>;
P_0x1270dd0a0 .param/l "STOP_BITS" 0 24 31, +C4<00000000000000000000000000000001>;
P_0x1270dd0e0 .param/l "STOP_OVERSAMPLE_TICKS" 1 24 45, C4<010000>;
P_0x1270dd120 .param/l "S_DATA" 1 24 50, C4<00100>;
P_0x1270dd160 .param/l "S_IDLE" 1 24 48, C4<00001>;
P_0x1270dd1a0 .param/l "S_PARITY" 1 24 51, C4<01000>;
P_0x1270dd1e0 .param/l "S_START" 1 24 49, C4<00010>;
P_0x1270dd220 .param/l "S_STOP" 1 24 52, C4<10000>;
L_0x1270ee4e0 .functor BUFZ 1, v0x1270de100_0, C4<0>, C4<0>, C4<0>;
v0x1270dd720_0 .net "baud_clk_tick", 0 0, L_0x1270ee1b0;  alias, 1 drivers
v0x1270dd800_0 .net "clk", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x1270dd890_0 .var "d_baud_clk_tick_cnt", 3 0;
v0x1270dd920_0 .var "d_data", 7 0;
v0x1270dd9c0_0 .var "d_data_bit_idx", 2 0;
v0x1270ddab0_0 .var "d_parity_bit", 0 0;
v0x1270ddb50_0 .var "d_state", 4 0;
v0x1270ddc00_0 .var "d_tx", 0 0;
v0x1270ddca0_0 .var "d_tx_done_tick", 0 0;
v0x1270dddb0_0 .var "q_baud_clk_tick_cnt", 3 0;
v0x1270dde50_0 .var "q_data", 7 0;
v0x1270ddf00_0 .var "q_data_bit_idx", 2 0;
v0x1270ddfb0_0 .var "q_parity_bit", 0 0;
v0x1270de050_0 .var "q_state", 4 0;
v0x1270de100_0 .var "q_tx", 0 0;
v0x1270de1a0_0 .var "q_tx_done_tick", 0 0;
v0x1270de240_0 .net "reset", 0 0, v0x1270e7ad0_0;  alias, 1 drivers
v0x1270de3d0_0 .net "tx", 0 0, L_0x1270ee4e0;  alias, 1 drivers
v0x1270de460_0 .net "tx_data", 7 0, L_0x1270f17e0;  alias, 1 drivers
v0x1270de4f0_0 .net "tx_done_tick", 0 0, v0x1270de1a0_0;  alias, 1 drivers
v0x1270de580_0 .net "tx_start", 0 0, L_0x1270ee640;  1 drivers
E_0x1270dd690/0 .event edge, v0x1270de050_0, v0x1270dde50_0, v0x1270ddf00_0, v0x1270ddfb0_0;
E_0x1270dd690/1 .event edge, v0x1270d9030_0, v0x1270dddb0_0, v0x1270de580_0, v0x1270de1a0_0;
E_0x1270dd690/2 .event edge, v0x1270de460_0;
E_0x1270dd690 .event/or E_0x1270dd690/0, E_0x1270dd690/1, E_0x1270dd690/2;
S_0x1270de690 .scope module, "uart_tx_fifo" "fifo" 21 133, 20 27 0, S_0x1270d7b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x1270de850 .param/l "ADDR_BITS" 0 20 30, +C4<00000000000000000000000000001010>;
P_0x1270de890 .param/l "DATA_BITS" 0 20 29, +C4<00000000000000000000000000001000>;
L_0x1270f0350 .functor AND 1, v0x1270de1a0_0, L_0x1270f02b0, C4<1>, C4<1>;
L_0x1270f04e0 .functor AND 1, v0x1270e36d0_0, L_0x1270f0440, C4<1>, C4<1>;
L_0x1270f0ef0 .functor AND 1, v0x1270e00e0_0, L_0x1270f0dd0, C4<1>, C4<1>;
L_0x1270f11c0 .functor AND 1, L_0x1270f1120, L_0x1270f0350, C4<1>, C4<1>;
L_0x1270f1270 .functor OR 1, L_0x1270f0ef0, L_0x1270f11c0, C4<0>, C4<0>;
L_0x1270f1510 .functor AND 1, v0x1270df650_0, L_0x1270f1380, C4<1>, C4<1>;
L_0x1270f14a0 .functor AND 1, L_0x1270f1740, L_0x1270f04e0, C4<1>, C4<1>;
L_0x1270f18a0 .functor OR 1, L_0x1270f1510, L_0x1270f14a0, C4<0>, C4<0>;
L_0x1270f17e0 .functor BUFZ 8, L_0x1270f1990, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1270f1c30 .functor BUFZ 1, v0x1270df650_0, C4<0>, C4<0>, C4<0>;
L_0x1270f1d20 .functor BUFZ 1, v0x1270e00e0_0, C4<0>, C4<0>, C4<0>;
v0x1270deaf0_0 .net *"_ivl_1", 0 0, L_0x1270f02b0;  1 drivers
v0x1270deba0_0 .net *"_ivl_10", 9 0, L_0x1270f05b0;  1 drivers
v0x1270dec40_0 .net *"_ivl_14", 7 0, L_0x1270f0850;  1 drivers
v0x1270decd0_0 .net *"_ivl_16", 11 0, L_0x1270f0920;  1 drivers
L_0x128088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1270ded60_0 .net *"_ivl_19", 1 0, L_0x128088c28;  1 drivers
L_0x128088c70 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x1270dee30_0 .net/2u *"_ivl_22", 9 0, L_0x128088c70;  1 drivers
v0x1270deee0_0 .net *"_ivl_24", 9 0, L_0x1270f0b60;  1 drivers
v0x1270def90_0 .net *"_ivl_31", 0 0, L_0x1270f0dd0;  1 drivers
v0x1270df030_0 .net *"_ivl_33", 0 0, L_0x1270f0ef0;  1 drivers
v0x1270df140_0 .net *"_ivl_34", 9 0, L_0x1270f0fa0;  1 drivers
v0x1270df1e0_0 .net *"_ivl_36", 0 0, L_0x1270f1120;  1 drivers
v0x1270df280_0 .net *"_ivl_39", 0 0, L_0x1270f11c0;  1 drivers
v0x1270df320_0 .net *"_ivl_43", 0 0, L_0x1270f1380;  1 drivers
v0x1270df3c0_0 .net *"_ivl_45", 0 0, L_0x1270f1510;  1 drivers
v0x1270df460_0 .net *"_ivl_46", 9 0, L_0x1270f15c0;  1 drivers
v0x1270df510_0 .net *"_ivl_48", 0 0, L_0x1270f1740;  1 drivers
v0x1270df5b0_0 .net *"_ivl_5", 0 0, L_0x1270f0440;  1 drivers
v0x1270df740_0 .net *"_ivl_51", 0 0, L_0x1270f14a0;  1 drivers
v0x1270df7d0_0 .net *"_ivl_54", 7 0, L_0x1270f1990;  1 drivers
v0x1270df860_0 .net *"_ivl_56", 11 0, L_0x1270f1a30;  1 drivers
L_0x128088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1270df910_0 .net *"_ivl_59", 1 0, L_0x128088d00;  1 drivers
L_0x128088be0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x1270df9c0_0 .net/2u *"_ivl_8", 9 0, L_0x128088be0;  1 drivers
L_0x128088cb8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x1270dfa70_0 .net "addr_bits_wide_1", 9 0, L_0x128088cb8;  1 drivers
v0x1270dfb20_0 .net "clk", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x1270dfbb0_0 .net "d_data", 7 0, L_0x1270f0a40;  1 drivers
v0x1270dfc60_0 .net "d_empty", 0 0, L_0x1270f1270;  1 drivers
v0x1270dfd00_0 .net "d_full", 0 0, L_0x1270f18a0;  1 drivers
v0x1270dfda0_0 .net "d_rd_ptr", 9 0, L_0x1270f0c60;  1 drivers
v0x1270dfe50_0 .net "d_wr_ptr", 9 0, L_0x1270f06d0;  1 drivers
v0x1270dff00_0 .net "empty", 0 0, L_0x1270f1d20;  alias, 1 drivers
v0x1270dffa0_0 .net "full", 0 0, L_0x1270f1c30;  alias, 1 drivers
v0x1270e0040 .array "q_data_array", 0 1023, 7 0;
v0x1270e00e0_0 .var "q_empty", 0 0;
v0x1270df650_0 .var "q_full", 0 0;
v0x1270e0370_0 .var "q_rd_ptr", 9 0;
v0x1270e0400_0 .var "q_wr_ptr", 9 0;
v0x1270e0490_0 .net "rd_data", 7 0, L_0x1270f17e0;  alias, 1 drivers
v0x1270e0540_0 .net "rd_en", 0 0, v0x1270de1a0_0;  alias, 1 drivers
v0x1270e05d0_0 .net "rd_en_prot", 0 0, L_0x1270f0350;  1 drivers
v0x1270e0660_0 .net "reset", 0 0, v0x1270e7ad0_0;  alias, 1 drivers
v0x1270e06f0_0 .net "wr_data", 7 0, v0x1270e35f0_0;  alias, 1 drivers
v0x1270e0780_0 .net "wr_en", 0 0, v0x1270e36d0_0;  alias, 1 drivers
v0x1270e0810_0 .net "wr_en_prot", 0 0, L_0x1270f04e0;  1 drivers
L_0x1270f02b0 .reduce/nor v0x1270e00e0_0;
L_0x1270f0440 .reduce/nor v0x1270df650_0;
L_0x1270f05b0 .arith/sum 10, v0x1270e0400_0, L_0x128088be0;
L_0x1270f06d0 .functor MUXZ 10, v0x1270e0400_0, L_0x1270f05b0, L_0x1270f04e0, C4<>;
L_0x1270f0850 .array/port v0x1270e0040, L_0x1270f0920;
L_0x1270f0920 .concat [ 10 2 0 0], v0x1270e0400_0, L_0x128088c28;
L_0x1270f0a40 .functor MUXZ 8, L_0x1270f0850, v0x1270e35f0_0, L_0x1270f04e0, C4<>;
L_0x1270f0b60 .arith/sum 10, v0x1270e0370_0, L_0x128088c70;
L_0x1270f0c60 .functor MUXZ 10, v0x1270e0370_0, L_0x1270f0b60, L_0x1270f0350, C4<>;
L_0x1270f0dd0 .reduce/nor L_0x1270f04e0;
L_0x1270f0fa0 .arith/sub 10, v0x1270e0400_0, v0x1270e0370_0;
L_0x1270f1120 .cmp/eq 10, L_0x1270f0fa0, L_0x128088cb8;
L_0x1270f1380 .reduce/nor L_0x1270f0350;
L_0x1270f15c0 .arith/sub 10, v0x1270e0370_0, v0x1270e0400_0;
L_0x1270f1740 .cmp/eq 10, L_0x1270f15c0, L_0x128088cb8;
L_0x1270f1990 .array/port v0x1270e0040, L_0x1270f1a30;
L_0x1270f1a30 .concat [ 10 2 0 0], v0x1270e0370_0, L_0x128088d00;
S_0x1270e4090 .scope module, "ram0" "ram" 4 56, 25 3 0, S_0x1270991f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "en_in";
    .port_info 2 /INPUT 1 "r_nw_in";
    .port_info 3 /INPUT 17 "a_in";
    .port_info 4 /INPUT 8 "d_in";
    .port_info 5 /OUTPUT 8 "d_out";
P_0x1270d54b0 .param/l "ADDR_WIDTH" 0 25 5, +C4<00000000000000000000000000010001>;
L_0x1270e8770 .functor NOT 1, L_0x1270e8ae0, C4<0>, C4<0>, C4<0>;
v0x1270e4f60_0 .net *"_ivl_0", 0 0, L_0x1270e8770;  1 drivers
L_0x1280880e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1270e4ff0_0 .net/2u *"_ivl_2", 0 0, L_0x1280880e8;  1 drivers
L_0x128088130 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1270e5080_0 .net/2u *"_ivl_6", 7 0, L_0x128088130;  1 drivers
v0x1270e5120_0 .net "a_in", 16 0, L_0x1270e8ef0;  alias, 1 drivers
v0x1270e51e0_0 .net "clk_in", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x1270e52b0_0 .net "d_in", 7 0, L_0x1270f3080;  alias, 1 drivers
v0x1270e5340_0 .net "d_out", 7 0, L_0x1270e89c0;  alias, 1 drivers
v0x1270e53e0_0 .net "en_in", 0 0, L_0x1270e8d50;  alias, 1 drivers
v0x1270e5480_0 .net "r_nw_in", 0 0, L_0x1270e8ae0;  1 drivers
v0x1270e55a0_0 .net "ram_bram_dout", 7 0, L_0x1270e8680;  1 drivers
v0x1270e5660_0 .net "ram_bram_we", 0 0, L_0x1270e87e0;  1 drivers
L_0x1270e87e0 .functor MUXZ 1, L_0x1280880e8, L_0x1270e8770, L_0x1270e8d50, C4<>;
L_0x1270e89c0 .functor MUXZ 8, L_0x128088130, L_0x1270e8680, L_0x1270e8d50, C4<>;
S_0x1270e43b0 .scope module, "ram_bram" "single_port_ram_sync" 25 20, 2 62 0, S_0x1270e4090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 17 "addr_a";
    .port_info 3 /INPUT 8 "din_a";
    .port_info 4 /OUTPUT 8 "dout_a";
P_0x1270e4250 .param/l "ADDR_WIDTH" 0 2 64, +C4<00000000000000000000000000010001>;
P_0x1270e4290 .param/l "DATA_WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_0x1270e8680 .functor BUFZ 8, L_0x1270e84a0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1270e46e0_0 .net *"_ivl_0", 7 0, L_0x1270e84a0;  1 drivers
v0x1270e4790_0 .net *"_ivl_2", 18 0, L_0x1270e8540;  1 drivers
L_0x1280880a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1270e4840_0 .net *"_ivl_5", 1 0, L_0x1280880a0;  1 drivers
v0x1270e4900_0 .net "addr_a", 16 0, L_0x1270e8ef0;  alias, 1 drivers
v0x1270e49b0_0 .net "clk", 0 0, L_0x1270e83f0;  alias, 1 drivers
v0x1270e4a80_0 .net "din_a", 7 0, L_0x1270f3080;  alias, 1 drivers
v0x1270e4b30_0 .net "dout_a", 7 0, L_0x1270e8680;  alias, 1 drivers
v0x1270e4be0_0 .var/i "i", 31 0;
v0x1270e4c90_0 .var "q_addr_a", 16 0;
v0x1270e4da0 .array "ram", 0 131071, 7 0;
v0x1270e4e40_0 .net "we", 0 0, L_0x1270e87e0;  alias, 1 drivers
L_0x1270e84a0 .array/port v0x1270e4da0, L_0x1270e8540;
L_0x1270e8540 .concat [ 17 2 0 0], v0x1270e4c90_0, L_0x1280880a0;
    .scope S_0x1270c8bb0;
T_0 ;
    %wait E_0x125fe4be0;
    %load/vec4 v0x125f8aaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x125f8f1b0_0;
    %load/vec4 v0x12706cbd0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f97450, 0, 4;
T_0.0 ;
    %load/vec4 v0x12706cbd0_0;
    %assign/vec4 v0x125f1e530_0, 0;
    %load/vec4 v0x127056520_0;
    %assign/vec4 v0x125fa9af0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1270e43b0;
T_1 ;
    %wait E_0x127018130;
    %load/vec4 v0x1270e4e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x1270e4a80_0;
    %load/vec4 v0x1270e4900_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1270e4da0, 0, 4;
T_1.0 ;
    %load/vec4 v0x1270e4900_0;
    %assign/vec4 v0x1270e4c90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1270e43b0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1270e4be0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x1270e4be0_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x1270e4be0_0;
    %store/vec4a v0x1270e4da0, 4, 0;
    %load/vec4 v0x1270e4be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1270e4be0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 93 "$readmemh", "test.data", v0x1270e4da0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1270d03b0;
T_3 ;
    %wait E_0x1270d0630;
    %load/vec4 v0x1270d0830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1270d0a70_0, 0, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1270d09e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x1270d0a70_0, 0, 5;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x1270d08c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x1270d0a70_0, 0, 5;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x1270d0950_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1270d0a70_0, 0, 5;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1270d0a70_0, 0, 5;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1270a6c60;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1270c8540_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x1270c8540_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x1270c8540_0;
    %assign/vec4/off/d v0x1270b0110_0, 4, 5;
    %load/vec4 v0x1270c8540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1270c8540_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1270a6c60;
T_5 ;
    %wait E_0x1270cb6f0;
    %load/vec4 v0x127085830_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x127089bc0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12704c4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127089c50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127091220_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1270a8370_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1270821c0, 4;
    %load/vec4 v0x1270a8370_0;
    %parti/s 10, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1270b0110_0;
    %load/vec4 v0x1270a8370_0;
    %parti/s 7, 0, 2;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12704c4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127089c50_0, 0, 1;
    %load/vec4 v0x1270a8370_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x127049d10, 4;
    %store/vec4 v0x127091220_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x12704c420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12704c4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127089c50_0, 0, 1;
    %load/vec4 v0x12709c5a0_0;
    %store/vec4 v0x127091220_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x12709c510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12704c4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127089c50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127091220_0, 0, 32;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12704c4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127089c50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127091220_0, 0, 32;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1270a6c60;
T_6 ;
    %wait E_0x127018130;
    %load/vec4 v0x127085830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x1270b0110_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12704c420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x1270a8370_0;
    %parti/s 7, 0, 2;
    %ix/vec4 4;
    %assign/vec4/off/d v0x1270b0110_0, 4, 5;
    %load/vec4 v0x1270a8370_0;
    %parti/s 10, 7, 4;
    %load/vec4 v0x1270a8370_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1270821c0, 0, 4;
    %load/vec4 v0x12709c5a0_0;
    %load/vec4 v0x1270a8370_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127049d10, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1270ce8f0;
T_7 ;
    %wait E_0x127018130;
    %load/vec4 v0x1270cef30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1270ceea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125fa3700_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x125fa3700_0, 0;
    %load/vec4 v0x1270cec40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1270ced20_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x1270ceea0_0, 0;
    %load/vec4 v0x1270ced20_0;
    %assign/vec4 v0x1270cedd0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1270cefc0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x1270ceea0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x1270ceea0_0, 0;
    %load/vec4 v0x1270ceea0_0;
    %assign/vec4 v0x1270cedd0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1270cf0f0;
T_8 ;
    %wait E_0x127018130;
    %load/vec4 v0x1270d0060_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1270d0180_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1270d00f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1270d0210_0;
    %load/vec4 v0x1270d00f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1270cf990, 0, 4;
T_8.2 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1270cf790_0, 0, 32;
T_8.4 ;
    %load/vec4 v0x1270cf790_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1270cf790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1270cf990, 0, 4;
    %load/vec4 v0x1270cf790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1270cf790_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1270cf0f0;
T_9 ;
    %wait E_0x1270cf590;
    %load/vec4 v0x1270d0060_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1270cfdd0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1270cfd30_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1270cfdd0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1270cfd30_0;
    %load/vec4 v0x1270d00f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1270cf830_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1270d0180_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1270d0210_0;
    %store/vec4 v0x1270cfdd0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x1270cf830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x1270cfd30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1270cf990, 4;
    %store/vec4 v0x1270cfdd0_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1270cfdd0_0, 0, 32;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1270cf0f0;
T_10 ;
    %wait E_0x1270cf420;
    %load/vec4 v0x1270d0060_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1270cff30_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1270cfe80_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1270cff30_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1270cfe80_0;
    %load/vec4 v0x1270d00f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1270cf8e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1270d0180_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x1270d0210_0;
    %store/vec4 v0x1270cff30_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x1270cf8e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x1270cfe80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1270cf990, 4;
    %store/vec4 v0x1270cff30_0, 0, 32;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1270cff30_0, 0, 32;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12709d330;
T_11 ;
    %wait E_0x1270b7200;
    %load/vec4 v0x127084fb0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x127087a70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127084f20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127049280_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127095810_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x127087b00_0;
    %store/vec4 v0x127084f20_0, 0, 32;
    %load/vec4 v0x127087b00_0;
    %store/vec4 v0x127049280_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127095810_0, 0, 1;
T_11.1 ;
    %load/vec4 v0x127095bb0_0;
    %load/vec4 v0x127084fb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x1270958a0_0;
    %store/vec4 v0x127095b20_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127095b20_0, 0, 32;
T_11.3 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x127046320;
T_12 ;
    %wait E_0x127018130;
    %load/vec4 v0x125fcabe0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x125fcd6e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x125fcac70_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x125fcac70_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125fcab50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125fcd650_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x125fcac70_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x125fcaac0_0;
    %assign/vec4 v0x125fcab50_0, 0;
    %load/vec4 v0x125fcd5c0_0;
    %assign/vec4 v0x125fcd650_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1270a6600;
T_13 ;
    %wait E_0x125fe64d0;
    %load/vec4 v0x127046d00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270c9f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270c88c0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1270cc290_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1270c9c90_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12704d3a0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1270cc200_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1270aa8a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270abe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12704bb80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12704bc10_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270c9f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270c88c0_0, 0, 1;
    %load/vec4 v0x1270aa930_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x1270cc290_0, 0, 5;
    %load/vec4 v0x1270aa930_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x1270c9c90_0, 0, 5;
    %load/vec4 v0x12704d310_0;
    %store/vec4 v0x12704d3a0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %load/vec4 v0x1270aa930_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x1270cc200_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1270aa8a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270abe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12704bb80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12704bc10_0, 0, 32;
    %load/vec4 v0x127094c70_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %jmp T_13.11;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270abe50_0, 0, 1;
    %load/vec4 v0x1270aa930_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x1270aa8a0_0, 0, 32;
    %load/vec4 v0x1270aa930_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x1270cc200_0, 0, 5;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.11;
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270abe50_0, 0, 1;
    %load/vec4 v0x1270aa930_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x1270aa8a0_0, 0, 32;
    %load/vec4 v0x1270aa930_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x1270cc200_0, 0, 5;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.11;
T_13.4 ;
    %load/vec4 v0x1270aa930_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x1270aa930_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1270aa930_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1270aa930_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1270aa930_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1270aa8a0_0, 0, 32;
    %load/vec4 v0x1270aa930_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x1270cc200_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270abe50_0, 0, 1;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %load/vec4 v0x12704d310_0;
    %store/vec4 v0x12704bb80_0, 0, 32;
    %load/vec4 v0x1270aa930_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x1270aa930_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1270aa930_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1270aa930_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1270aa930_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x12704bc10_0, 0, 32;
    %jmp T_13.11;
T_13.5 ;
    %load/vec4 v0x1270aa930_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x1270aa930_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1270aa8a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270abe50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270c9f10_0, 0, 1;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %load/vec4 v0x1270c9c00_0;
    %store/vec4 v0x12704bb80_0, 0, 32;
    %load/vec4 v0x1270aa930_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x1270aa930_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12704bc10_0, 0, 32;
    %jmp T_13.11;
T_13.6 ;
    %load/vec4 v0x1270aa930_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x1270aa930_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1270aa930_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1270aa930_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1270aa8a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270c9f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270c88c0_0, 0, 1;
    %load/vec4 v0x12704d310_0;
    %store/vec4 v0x12704bb80_0, 0, 32;
    %load/vec4 v0x1270aa930_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x1270aa930_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1270aa930_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1270aa930_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x12704bc10_0, 0, 32;
    %load/vec4 v0x1270b2680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %jmp T_13.18;
T_13.12 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.18;
T_13.13 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.18;
T_13.14 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.18;
T_13.15 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13.11;
T_13.7 ;
    %load/vec4 v0x1270aa930_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x1270aa930_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1270aa8a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270abe50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270c9f10_0, 0, 1;
    %load/vec4 v0x1270b2680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.23, 6;
    %jmp T_13.24;
T_13.19 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.24;
T_13.20 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.24;
T_13.21 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.24;
T_13.22 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.24;
T_13.23 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.24;
T_13.24 ;
    %pop/vec4 1;
    %jmp T_13.11;
T_13.8 ;
    %load/vec4 v0x1270aa930_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x1270aa930_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1270aa930_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1270aa8a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270c9f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270c88c0_0, 0, 1;
    %load/vec4 v0x1270b2680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.27, 6;
    %jmp T_13.28;
T_13.25 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.28;
T_13.26 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.28;
T_13.27 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.28;
T_13.28 ;
    %pop/vec4 1;
    %jmp T_13.11;
T_13.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270abe50_0, 0, 1;
    %load/vec4 v0x1270aa930_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x1270aa930_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1270aa8a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270c9f10_0, 0, 1;
    %load/vec4 v0x1270b2680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.33, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.36, 6;
    %jmp T_13.37;
T_13.29 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.37;
T_13.30 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.37;
T_13.31 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.37;
T_13.32 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.37;
T_13.33 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.37;
T_13.34 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.37;
T_13.35 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x1270aa930_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1270aa8a0_0, 0, 32;
    %jmp T_13.37;
T_13.36 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x1270aa930_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1270aa8a0_0, 0, 32;
    %load/vec4 v0x1270b2710_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_13.38, 4;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.39;
T_13.38 ;
    %load/vec4 v0x1270b2710_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_13.40, 4;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
T_13.40 ;
T_13.39 ;
    %jmp T_13.37;
T_13.37 ;
    %pop/vec4 1;
    %jmp T_13.11;
T_13.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270abe50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270c9f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270c88c0_0, 0, 1;
    %load/vec4 v0x1270b2680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.42, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.44, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.46, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.47, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.48, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.49, 6;
    %jmp T_13.50;
T_13.42 ;
    %load/vec4 v0x1270b2710_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_13.51, 4;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.52;
T_13.51 ;
    %load/vec4 v0x1270b2710_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_13.53, 4;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
T_13.53 ;
T_13.52 ;
    %jmp T_13.50;
T_13.43 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.50;
T_13.44 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.50;
T_13.45 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.50;
T_13.46 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.50;
T_13.47 ;
    %load/vec4 v0x1270b2710_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_13.55, 4;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.56;
T_13.55 ;
    %load/vec4 v0x1270b2710_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_13.57, 4;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
T_13.57 ;
T_13.56 ;
    %jmp T_13.50;
T_13.48 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.50;
T_13.49 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x127094d00_0, 0, 6;
    %jmp T_13.50;
T_13.50 ;
    %pop/vec4 1;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1270a6600;
T_14 ;
    %wait E_0x125fe64a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270abdc0_0, 0, 1;
    %load/vec4 v0x127046d00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1270c9c00_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x12708fa20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12704e6c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1270cc290_0;
    %load/vec4 v0x12704e5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1270c9c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270abdc0_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x1270c9f10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12704e6c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1270cc290_0;
    %load/vec4 v0x12704e5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x1270b3ba0_0;
    %store/vec4 v0x1270c9c00_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x1270c9f10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12708f3a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1270cc290_0;
    %load/vec4 v0x12708fab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x12708f430_0;
    %store/vec4 v0x1270c9c00_0, 0, 32;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x1270c9f10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0x1270c9fa0_0;
    %store/vec4 v0x1270c9c00_0, 0, 32;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1270c9c00_0, 0, 32;
T_14.9 ;
T_14.7 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1270a6600;
T_15 ;
    %wait E_0x125fe6470;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270abdc0_0, 0, 1;
    %load/vec4 v0x127046d00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127046c70_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x12708fa20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12704e6c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1270c9c90_0;
    %load/vec4 v0x12704e5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127046c70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270abdc0_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x1270c88c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12704e6c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1270c9c90_0;
    %load/vec4 v0x12704e5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x1270b3ba0_0;
    %store/vec4 v0x127046c70_0, 0, 32;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x1270c88c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12708f3a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1270c9c90_0;
    %load/vec4 v0x12708fab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x12708f430_0;
    %store/vec4 v0x127046c70_0, 0, 32;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x1270c88c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0x1270c8950_0;
    %store/vec4 v0x127046c70_0, 0, 32;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127046c70_0, 0, 32;
T_15.9 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x127047970;
T_16 ;
    %wait E_0x127018130;
    %load/vec4 v0x127098ec0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x1270ac9e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1270ac9e0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x1270b6e10_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1270b4d60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1270b4a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1270acf80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1270acd70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1270b4740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1270b6d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1270b3c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125fdd540_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1270ac9e0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x127098e30_0;
    %assign/vec4 v0x1270b4d60_0, 0;
    %load/vec4 v0x1270b4df0_0;
    %assign/vec4 v0x1270b4a50_0, 0;
    %load/vec4 v0x1270b47d0_0;
    %assign/vec4 v0x1270acf80_0, 0;
    %load/vec4 v0x1270ad010_0;
    %assign/vec4 v0x1270acd70_0, 0;
    %load/vec4 v0x1270b4ae0_0;
    %assign/vec4 v0x1270b4740_0, 0;
    %load/vec4 v0x1270b7170_0;
    %assign/vec4 v0x1270b6d80_0, 0;
    %load/vec4 v0x12709cff0_0;
    %assign/vec4 v0x1270b3c30_0, 0;
    %load/vec4 v0x125fdd4b0_0;
    %assign/vec4 v0x125fdd540_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1270ae2f0;
T_17 ;
    %wait E_0x1270181c0;
    %load/vec4 v0x127098970_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12705caf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1270af420_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12705cdc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125f6c330_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127082ae0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x127098150_0, 0, 6;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12705caf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1270af420_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12705cdc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125f6c330_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127082ae0_0, 0, 1;
    %load/vec4 v0x1270980c0_0;
    %store/vec4 v0x127098150_0, 0, 6;
    %load/vec4 v0x1270980c0_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_17.23, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_17.24, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_17.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_17.26, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_17.27, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_17.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_17.29, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_17.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_17.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_17.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_17.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_17.34, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_17.35, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_17.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_17.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_17.38, 6;
    %jmp T_17.39;
T_17.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127082ae0_0, 0, 1;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x12705d090_0;
    %add;
    %store/vec4 v0x12705caf0_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %jmp T_17.39;
T_17.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127082ae0_0, 0, 1;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x12705d090_0;
    %add;
    %store/vec4 v0x12705caf0_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %jmp T_17.39;
T_17.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127082ae0_0, 0, 1;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x12705d090_0;
    %add;
    %store/vec4 v0x12705caf0_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %jmp T_17.39;
T_17.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127082ae0_0, 0, 1;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x12705d090_0;
    %add;
    %store/vec4 v0x12705caf0_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %jmp T_17.39;
T_17.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127082ae0_0, 0, 1;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x12705d090_0;
    %add;
    %store/vec4 v0x12705caf0_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %jmp T_17.39;
T_17.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x12705d090_0;
    %add;
    %store/vec4 v0x12705caf0_0, 0, 32;
    %load/vec4 v0x127097340_0;
    %store/vec4 v0x1270af420_0, 0, 32;
    %jmp T_17.39;
T_17.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x12705d090_0;
    %add;
    %store/vec4 v0x12705caf0_0, 0, 32;
    %load/vec4 v0x127097340_0;
    %store/vec4 v0x1270af420_0, 0, 32;
    %jmp T_17.39;
T_17.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x12705d090_0;
    %add;
    %store/vec4 v0x12705caf0_0, 0, 32;
    %load/vec4 v0x127097340_0;
    %store/vec4 v0x1270af420_0, 0, 32;
    %jmp T_17.39;
T_17.10 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x127097340_0;
    %add;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.11 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x12705d090_0;
    %add;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.12 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x127097340_0;
    %sub;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.13 ;
    %load/vec4 v0x12705d090_0;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.14 ;
    %load/vec4 v0x12705d090_0;
    %load/vec4 v0x125f6c2a0_0;
    %add;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.15 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x127097340_0;
    %xor;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.16 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x12705d090_0;
    %add;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %jmp T_17.39;
T_17.17 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x127097340_0;
    %or;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.18 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x12705d090_0;
    %or;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.19 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x127097340_0;
    %and;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.20 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x12705d090_0;
    %and;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.21 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x127097340_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.22 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x12705d090_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.23 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x127097340_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.24 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x12705d090_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.25 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x127097340_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.26 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x12705d090_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.27 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x127097340_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_17.40, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_17.41, 8;
T_17.40 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_17.41, 8;
 ; End of false expr.
    %blend;
T_17.41;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.28 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x12705d090_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_17.42, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_17.43, 8;
T_17.42 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_17.43, 8;
 ; End of false expr.
    %blend;
T_17.43;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.29 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x127097340_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_17.44, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_17.45, 8;
T_17.44 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_17.45, 8;
 ; End of false expr.
    %blend;
T_17.45;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.30 ;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x12705d090_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_17.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_17.47, 8;
T_17.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_17.47, 8;
 ; End of false expr.
    %blend;
T_17.47;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705a950_0, 0, 1;
    %jmp T_17.39;
T_17.31 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %load/vec4 v0x127082640_0;
    %load/vec4 v0x127082f10_0;
    %add;
    %store/vec4 v0x125f6c330_0, 0, 32;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x127097340_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_17.48, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.49, 8;
T_17.48 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.49, 8;
 ; End of false expr.
    %blend;
T_17.49;
    %store/vec4 v0x12705cdc0_0, 0, 1;
    %jmp T_17.39;
T_17.32 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %load/vec4 v0x127082640_0;
    %load/vec4 v0x127082f10_0;
    %add;
    %store/vec4 v0x125f6c330_0, 0, 32;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x127097340_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_17.50, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.51, 8;
T_17.50 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.51, 8;
 ; End of false expr.
    %blend;
T_17.51;
    %store/vec4 v0x12705cdc0_0, 0, 1;
    %jmp T_17.39;
T_17.33 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %load/vec4 v0x127082640_0;
    %load/vec4 v0x127082f10_0;
    %add;
    %store/vec4 v0x125f6c330_0, 0, 32;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x127097340_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_17.52, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.53, 8;
T_17.52 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.53, 8;
 ; End of false expr.
    %blend;
T_17.53;
    %store/vec4 v0x12705cdc0_0, 0, 1;
    %jmp T_17.39;
T_17.34 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %load/vec4 v0x127082640_0;
    %load/vec4 v0x127082f10_0;
    %add;
    %store/vec4 v0x125f6c330_0, 0, 32;
    %load/vec4 v0x127097340_0;
    %load/vec4 v0x1270972b0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_17.54, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.55, 8;
T_17.54 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.55, 8;
 ; End of false expr.
    %blend;
T_17.55;
    %store/vec4 v0x12705cdc0_0, 0, 1;
    %jmp T_17.39;
T_17.35 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %load/vec4 v0x127082640_0;
    %load/vec4 v0x127082f10_0;
    %add;
    %store/vec4 v0x125f6c330_0, 0, 32;
    %load/vec4 v0x1270972b0_0;
    %load/vec4 v0x127097340_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_17.56, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.57, 8;
T_17.56 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.57, 8;
 ; End of false expr.
    %blend;
T_17.57;
    %store/vec4 v0x12705cdc0_0, 0, 1;
    %jmp T_17.39;
T_17.36 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %load/vec4 v0x127082640_0;
    %load/vec4 v0x127082f10_0;
    %add;
    %store/vec4 v0x125f6c330_0, 0, 32;
    %load/vec4 v0x127097340_0;
    %load/vec4 v0x1270972b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_17.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.59, 8;
T_17.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.59, 8;
 ; End of false expr.
    %blend;
T_17.59;
    %store/vec4 v0x12705cdc0_0, 0, 1;
    %jmp T_17.39;
T_17.37 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %load/vec4 v0x125f6c2a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705cdc0_0, 0, 1;
    %load/vec4 v0x127082640_0;
    %load/vec4 v0x127082f10_0;
    %add;
    %store/vec4 v0x125f6c330_0, 0, 32;
    %jmp T_17.39;
T_17.38 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x127098a00_0, 0, 3;
    %load/vec4 v0x125f6c2a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1270af420_0, 0, 32;
    %load/vec4 v0x1270cb1f0_0;
    %store/vec4 v0x1270cb280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12705cdc0_0, 0, 1;
    %load/vec4 v0x127082640_0;
    %load/vec4 v0x127082f10_0;
    %add;
    %store/vec4 v0x125f6c330_0, 0, 32;
    %jmp T_17.39;
T_17.39 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1270a19d0;
T_18 ;
    %wait E_0x127018130;
    %load/vec4 v0x1270904f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x12709ae00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1270a2ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1270a76c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1270cbdc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x127091e40_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x127090580_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x1270a7750_0;
    %assign/vec4 v0x12709ae00_0, 0;
    %load/vec4 v0x127088480_0;
    %assign/vec4 v0x1270a2ad0_0, 0;
    %load/vec4 v0x1270a8fd0_0;
    %assign/vec4 v0x1270a76c0_0, 0;
    %load/vec4 v0x1270a2b60_0;
    %assign/vec4 v0x1270cbdc0_0, 0;
    %load/vec4 v0x127091db0_0;
    %assign/vec4 v0x127091e40_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x125fd2740;
T_19 ;
    %wait E_0x125fd2950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125fb6320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125fb8ab0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125fb63b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125fb88f0_0, 0, 32;
    %load/vec4 v0x125f38360_0;
    %store/vec4 v0x125fb33e0_0, 0, 32;
    %load/vec4 v0x125fa6460_0;
    %store/vec4 v0x125fb3350_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x125fb64c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125fb3230_0, 0, 1;
    %load/vec4 v0x125fa64f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125fb8ab0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125fb63b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125fb88f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125fc04f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125fb33e0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x125fb3350_0, 0, 5;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x125fa6680_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x125fa6680_0;
    %pushi/vec4 2, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x125fa6680_0;
    %pushi/vec4 4, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fc04f0_0, 0, 1;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125fc04f0_0, 0, 1;
T_19.3 ;
    %load/vec4 v0x125fc0580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x125fb32c0_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_19.6, 4;
    %load/vec4 v0x125fb8a10_0;
    %store/vec4 v0x125fb33e0_0, 0, 32;
    %load/vec4 v0x125fa6460_0;
    %store/vec4 v0x125fb3350_0, 0, 5;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x125fb32c0_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_19.8, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x125fb8a10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x125fb33e0_0, 0, 32;
    %load/vec4 v0x125fa6460_0;
    %store/vec4 v0x125fb3350_0, 0, 5;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v0x125fb32c0_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_19.10, 4;
    %load/vec4 v0x125fb8a10_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x125fb8a10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x125fb33e0_0, 0, 32;
    %load/vec4 v0x125fa6460_0;
    %store/vec4 v0x125fb3350_0, 0, 5;
    %jmp T_19.11;
T_19.10 ;
    %load/vec4 v0x125fb32c0_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_19.12, 4;
    %load/vec4 v0x125fb8a10_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x125fb8a10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x125fb33e0_0, 0, 32;
    %load/vec4 v0x125fa6460_0;
    %store/vec4 v0x125fb3350_0, 0, 5;
    %jmp T_19.13;
T_19.12 ;
    %load/vec4 v0x125fb32c0_0;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_19.14, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x125fb8a10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x125fb33e0_0, 0, 32;
    %load/vec4 v0x125fa6460_0;
    %store/vec4 v0x125fb3350_0, 0, 5;
T_19.14 ;
T_19.13 ;
T_19.11 ;
T_19.9 ;
T_19.7 ;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x125fb32c0_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_19.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb3230_0, 0, 1;
    %load/vec4 v0x125fb8980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb8ab0_0, 0, 1;
    %load/vec4 v0x125fb6570_0;
    %store/vec4 v0x125fb88f0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x125fb64c0_0, 0, 3;
T_19.18 ;
    %jmp T_19.17;
T_19.16 ;
    %load/vec4 v0x125fb32c0_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_19.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb3230_0, 0, 1;
    %load/vec4 v0x125fb8980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb8ab0_0, 0, 1;
    %load/vec4 v0x125fb6570_0;
    %store/vec4 v0x125fb88f0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x125fb64c0_0, 0, 3;
T_19.22 ;
    %jmp T_19.21;
T_19.20 ;
    %load/vec4 v0x125fb32c0_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_19.24, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb3230_0, 0, 1;
    %load/vec4 v0x125fb8980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.26, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb8ab0_0, 0, 1;
    %load/vec4 v0x125fb6570_0;
    %store/vec4 v0x125fb88f0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x125fb64c0_0, 0, 3;
T_19.26 ;
    %jmp T_19.25;
T_19.24 ;
    %load/vec4 v0x125fb32c0_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_19.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb3230_0, 0, 1;
    %load/vec4 v0x125fb8980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb8ab0_0, 0, 1;
    %load/vec4 v0x125fb6570_0;
    %store/vec4 v0x125fb88f0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x125fb64c0_0, 0, 3;
T_19.30 ;
    %jmp T_19.29;
T_19.28 ;
    %load/vec4 v0x125fb32c0_0;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_19.32, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb3230_0, 0, 1;
    %load/vec4 v0x125fb8980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.34, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb8ab0_0, 0, 1;
    %load/vec4 v0x125fb6570_0;
    %store/vec4 v0x125fb88f0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x125fb64c0_0, 0, 3;
T_19.34 ;
    %jmp T_19.33;
T_19.32 ;
    %load/vec4 v0x125fb32c0_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_19.36, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125fc04f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb3230_0, 0, 1;
    %load/vec4 v0x125fb8980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb8ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb6320_0, 0, 1;
    %load/vec4 v0x125fb6570_0;
    %store/vec4 v0x125fb88f0_0, 0, 32;
    %load/vec4 v0x125f38360_0;
    %store/vec4 v0x125fb63b0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x125fb64c0_0, 0, 3;
T_19.38 ;
    %jmp T_19.37;
T_19.36 ;
    %load/vec4 v0x125fb32c0_0;
    %cmpi/e 17, 0, 6;
    %jmp/0xz  T_19.40, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125fc04f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb3230_0, 0, 1;
    %load/vec4 v0x125fb8980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb8ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb6320_0, 0, 1;
    %load/vec4 v0x125fb6570_0;
    %store/vec4 v0x125fb88f0_0, 0, 32;
    %load/vec4 v0x125f38360_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v0x125fb63b0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x125fb64c0_0, 0, 3;
T_19.42 ;
    %jmp T_19.41;
T_19.40 ;
    %load/vec4 v0x125fb32c0_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_19.44, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125fc04f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb3230_0, 0, 1;
    %load/vec4 v0x125fb8980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.46, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb8ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125fb6320_0, 0, 1;
    %load/vec4 v0x125fb6570_0;
    %store/vec4 v0x125fb88f0_0, 0, 32;
    %load/vec4 v0x125f38360_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %store/vec4 v0x125fb63b0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x125fb64c0_0, 0, 3;
T_19.46 ;
T_19.44 ;
T_19.41 ;
T_19.37 ;
T_19.33 ;
T_19.29 ;
T_19.25 ;
T_19.21 ;
T_19.17 ;
T_19.5 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x125f384c0;
T_20 ;
    %wait E_0x127018130;
    %load/vec4 v0x125f05b10_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x125f05ca0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_20.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125fcefb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x125fcf0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125f05a80_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x125f05ca0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x125fcef20_0;
    %assign/vec4 v0x125fcefb0_0, 0;
    %load/vec4 v0x125fcf040_0;
    %assign/vec4 v0x125fcf0d0_0, 0;
    %load/vec4 v0x125fcf160_0;
    %assign/vec4 v0x125f05a80_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x125fa3590;
T_21 ;
    %wait E_0x127018130;
    %load/vec4 v0x1270ce4d0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x1270cdb90_0;
    %load/vec4 v0x1270cddd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_21.0, 9;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1270ce660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125fe3d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270cdd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270cdb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270cde80_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1270cdc20, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1270cdc20, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1270cdc20, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1270cdc20, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1270ce1f0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x1270ce430_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x1270ce660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270cde80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270cdb00_0, 0;
    %load/vec4 v0x1270ce660_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1270ce660_0, 0;
    %load/vec4 v0x1270cddd0_0;
    %nor/r;
    %assign/vec4 v0x1270cdd40_0, 0;
    %load/vec4 v0x1270cddd0_0;
    %assign/vec4 v0x125fe3d20_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x1270ce660_0;
    %load/vec4 v0x1270ce1f0_0;
    %cmp/u;
    %jmp/0xz  T_21.6, 5;
    %load/vec4 v0x1270ce310_0;
    %load/vec4 v0x1270ce660_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1270cdc20, 0, 4;
    %load/vec4 v0x1270ce660_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1270ce660_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1270ce660_0, 0;
    %load/vec4 v0x1270cddd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1270cde80_0, 0;
    %load/vec4 v0x1270ce140_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %jmp T_21.13;
T_21.10 ;
    %load/vec4 v0x1270ce310_0;
    %pad/u 32;
    %assign/vec4 v0x1270cdf30_0, 0;
    %jmp T_21.13;
T_21.11 ;
    %load/vec4 v0x1270ce310_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1270cdc20, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x1270cdf30_0, 0;
    %jmp T_21.13;
T_21.12 ;
    %load/vec4 v0x1270ce310_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1270cdc20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1270cdc20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1270cdc20, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1270cdf30_0, 0;
    %jmp T_21.13;
T_21.13 ;
    %pop/vec4 1;
    %jmp T_21.9;
T_21.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1270cdb00_0, 0;
    %load/vec4 v0x1270ce310_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1270cdc20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1270cdc20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1270cdc20, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x125fe3fb0_0, 0;
T_21.9 ;
T_21.7 ;
T_21.5 ;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x1270ce1f0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x1270ce430_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %load/vec4 v0x1270ce660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x125fe3d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270cdb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270cdd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270cde80_0, 0;
T_21.16 ;
    %load/vec4 v0x1270ce660_0;
    %pad/u 32;
    %load/vec4 v0x1270ce1f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_21.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1270cde80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1270ce660_0, 0;
    %jmp T_21.19;
T_21.18 ;
    %load/vec4 v0x1270ce660_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1270ce660_0, 0;
T_21.19 ;
    %jmp T_21.15;
T_21.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270cdd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270cde80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125fe3d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270cdb00_0, 0;
T_21.15 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1270d5830;
T_22 ;
    %wait E_0x127018130;
    %load/vec4 v0x1270d7820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1270d7520_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1270d75b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1270d7290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270d6800_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1270d6f50_0;
    %assign/vec4 v0x1270d7520_0, 0;
    %load/vec4 v0x1270d7000_0;
    %assign/vec4 v0x1270d75b0_0, 0;
    %load/vec4 v0x1270d6e10_0;
    %assign/vec4 v0x1270d7290_0, 0;
    %load/vec4 v0x1270d6eb0_0;
    %assign/vec4 v0x1270d6800_0, 0;
    %load/vec4 v0x1270d6d60_0;
    %load/vec4 v0x1270d75b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1270d71f0, 0, 4;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1270d8230;
T_23 ;
    %wait E_0x1270d86d0;
    %load/vec4 v0x1270d93a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1270d9210_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1270d9160_0;
    %assign/vec4 v0x1270d9210_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1270d9430;
T_24 ;
    %wait E_0x1270d86d0;
    %load/vec4 v0x1270da800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x1270da750_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1270da560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1270da370_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1270da410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270da4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270da610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1270da6b0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1270da1b0_0;
    %assign/vec4 v0x1270da750_0, 0;
    %load/vec4 v0x1270da060_0;
    %assign/vec4 v0x1270da560_0, 0;
    %load/vec4 v0x1270d9e20_0;
    %assign/vec4 v0x1270da370_0, 0;
    %load/vec4 v0x1270d9ed0_0;
    %assign/vec4 v0x1270da410_0, 0;
    %load/vec4 v0x1270d9f80_0;
    %assign/vec4 v0x1270da4c0_0, 0;
    %load/vec4 v0x1270da110_0;
    %assign/vec4 v0x1270da610_0, 0;
    %load/vec4 v0x1270da990_0;
    %assign/vec4 v0x1270da6b0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1270d9430;
T_25 ;
    %wait E_0x1270d9c80;
    %load/vec4 v0x1270da750_0;
    %store/vec4 v0x1270da1b0_0, 0, 5;
    %load/vec4 v0x1270da370_0;
    %store/vec4 v0x1270d9e20_0, 0, 8;
    %load/vec4 v0x1270da410_0;
    %store/vec4 v0x1270d9ed0_0, 0, 3;
    %load/vec4 v0x1270d9cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.0, 8;
    %load/vec4 v0x1270da560_0;
    %addi 1, 0, 4;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %load/vec4 v0x1270da560_0;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %store/vec4 v0x1270da060_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270d9f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270da110_0, 0, 1;
    %load/vec4 v0x1270da750_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %jmp T_25.7;
T_25.2 ;
    %load/vec4 v0x1270da6b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1270da1b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1270da060_0, 0, 4;
T_25.8 ;
    %jmp T_25.7;
T_25.3 ;
    %load/vec4 v0x1270d9cf0_0;
    %load/vec4 v0x1270da560_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x1270da1b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1270da060_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1270d9ed0_0, 0, 3;
T_25.10 ;
    %jmp T_25.7;
T_25.4 ;
    %load/vec4 v0x1270d9cf0_0;
    %load/vec4 v0x1270da560_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %load/vec4 v0x1270da6b0_0;
    %load/vec4 v0x1270da370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1270d9e20_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1270da060_0, 0, 4;
    %load/vec4 v0x1270da410_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_25.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x1270da1b0_0, 0, 5;
    %jmp T_25.15;
T_25.14 ;
    %load/vec4 v0x1270da410_0;
    %addi 1, 0, 3;
    %store/vec4 v0x1270d9ed0_0, 0, 3;
T_25.15 ;
T_25.12 ;
    %jmp T_25.7;
T_25.5 ;
    %load/vec4 v0x1270d9cf0_0;
    %load/vec4 v0x1270da560_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.16, 8;
    %load/vec4 v0x1270da6b0_0;
    %load/vec4 v0x1270da370_0;
    %xnor/r;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x1270da110_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x1270da1b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1270da060_0, 0, 4;
T_25.16 ;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x1270d9cf0_0;
    %load/vec4 v0x1270da560_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1270da1b0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270d9f80_0, 0, 1;
T_25.18 ;
    %jmp T_25.7;
T_25.7 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1270dce20;
T_26 ;
    %wait E_0x1270d86d0;
    %load/vec4 v0x1270de240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x1270de050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1270dddb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1270dde50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1270ddf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1270de100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270de1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270ddfb0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x1270ddb50_0;
    %assign/vec4 v0x1270de050_0, 0;
    %load/vec4 v0x1270dd890_0;
    %assign/vec4 v0x1270dddb0_0, 0;
    %load/vec4 v0x1270dd920_0;
    %assign/vec4 v0x1270dde50_0, 0;
    %load/vec4 v0x1270dd9c0_0;
    %assign/vec4 v0x1270ddf00_0, 0;
    %load/vec4 v0x1270ddc00_0;
    %assign/vec4 v0x1270de100_0, 0;
    %load/vec4 v0x1270ddca0_0;
    %assign/vec4 v0x1270de1a0_0, 0;
    %load/vec4 v0x1270ddab0_0;
    %assign/vec4 v0x1270ddfb0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1270dce20;
T_27 ;
    %wait E_0x1270dd690;
    %load/vec4 v0x1270de050_0;
    %store/vec4 v0x1270ddb50_0, 0, 5;
    %load/vec4 v0x1270dde50_0;
    %store/vec4 v0x1270dd920_0, 0, 8;
    %load/vec4 v0x1270ddf00_0;
    %store/vec4 v0x1270dd9c0_0, 0, 3;
    %load/vec4 v0x1270ddfb0_0;
    %store/vec4 v0x1270ddab0_0, 0, 1;
    %load/vec4 v0x1270dd720_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %load/vec4 v0x1270dddb0_0;
    %addi 1, 0, 4;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0x1270dddb0_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0x1270dd890_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270ddca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270ddc00_0, 0, 1;
    %load/vec4 v0x1270de050_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %jmp T_27.7;
T_27.2 ;
    %load/vec4 v0x1270de580_0;
    %load/vec4 v0x1270de1a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1270ddb50_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1270dd890_0, 0, 4;
    %load/vec4 v0x1270de460_0;
    %store/vec4 v0x1270dd920_0, 0, 8;
    %load/vec4 v0x1270de460_0;
    %xnor/r;
    %store/vec4 v0x1270ddab0_0, 0, 1;
T_27.8 ;
    %jmp T_27.7;
T_27.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270ddc00_0, 0, 1;
    %load/vec4 v0x1270dd720_0;
    %load/vec4 v0x1270dddb0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x1270ddb50_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1270dd890_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1270dd9c0_0, 0, 3;
T_27.10 ;
    %jmp T_27.7;
T_27.4 ;
    %load/vec4 v0x1270dde50_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x1270ddc00_0, 0, 1;
    %load/vec4 v0x1270dd720_0;
    %load/vec4 v0x1270dddb0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %load/vec4 v0x1270dde50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1270dd920_0, 0, 8;
    %load/vec4 v0x1270ddf00_0;
    %addi 1, 0, 3;
    %store/vec4 v0x1270dd9c0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1270dd890_0, 0, 4;
    %load/vec4 v0x1270ddf00_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_27.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x1270ddb50_0, 0, 5;
T_27.14 ;
T_27.12 ;
    %jmp T_27.7;
T_27.5 ;
    %load/vec4 v0x1270ddfb0_0;
    %store/vec4 v0x1270ddc00_0, 0, 1;
    %load/vec4 v0x1270dd720_0;
    %load/vec4 v0x1270dddb0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.16, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x1270ddb50_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1270dd890_0, 0, 4;
T_27.16 ;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x1270dd720_0;
    %load/vec4 v0x1270dddb0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1270ddb50_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270ddca0_0, 0, 1;
T_27.18 ;
    %jmp T_27.7;
T_27.7 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1270dabb0;
T_28 ;
    %wait E_0x127018130;
    %load/vec4 v0x1270dcb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1270dc860_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1270dc8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1270dc5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270dbb40_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1270dc290_0;
    %assign/vec4 v0x1270dc860_0, 0;
    %load/vec4 v0x1270dc340_0;
    %assign/vec4 v0x1270dc8f0_0, 0;
    %load/vec4 v0x1270dc150_0;
    %assign/vec4 v0x1270dc5d0_0, 0;
    %load/vec4 v0x1270dc1f0_0;
    %assign/vec4 v0x1270dbb40_0, 0;
    %load/vec4 v0x1270dc0a0_0;
    %load/vec4 v0x1270dc8f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1270dc530, 0, 4;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1270de690;
T_29 ;
    %wait E_0x127018130;
    %load/vec4 v0x1270e0660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1270e0370_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1270e0400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1270e00e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270df650_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1270dfda0_0;
    %assign/vec4 v0x1270e0370_0, 0;
    %load/vec4 v0x1270dfe50_0;
    %assign/vec4 v0x1270e0400_0, 0;
    %load/vec4 v0x1270dfc60_0;
    %assign/vec4 v0x1270e00e0_0, 0;
    %load/vec4 v0x1270dfd00_0;
    %assign/vec4 v0x1270df650_0, 0;
    %load/vec4 v0x1270dfbb0_0;
    %load/vec4 v0x1270e0400_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1270e0040, 0, 4;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1270d7b70;
T_30 ;
    %wait E_0x1270d86d0;
    %load/vec4 v0x1270e0e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270e0d00_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1270d0730_0;
    %assign/vec4 v0x1270e0d00_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1270d4ab0;
T_31 ;
    %wait E_0x127018130;
    %load/vec4 v0x1270e3be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x1270e3560_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1270e24e0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x1270e3200_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x1270e2e40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1270e3170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1270e35f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270e36d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270e34b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1270e33f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270e3350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1270e2ee0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1270e32a0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x1270e2430_0;
    %assign/vec4 v0x1270e3560_0, 0;
    %load/vec4 v0x1270e1f80_0;
    %assign/vec4 v0x1270e24e0_0, 0;
    %load/vec4 v0x1270e20e0_0;
    %assign/vec4 v0x1270e3200_0, 0;
    %load/vec4 v0x1270e1da0_0;
    %assign/vec4 v0x1270e2e40_0, 0;
    %load/vec4 v0x1270e2030_0;
    %assign/vec4 v0x1270e3170_0, 0;
    %load/vec4 v0x1270e25c0_0;
    %assign/vec4 v0x1270e35f0_0, 0;
    %load/vec4 v0x1270e2650_0;
    %assign/vec4 v0x1270e36d0_0, 0;
    %load/vec4 v0x1270e22f0_0;
    %assign/vec4 v0x1270e34b0_0, 0;
    %load/vec4 v0x1270e2240_0;
    %assign/vec4 v0x1270e33f0_0, 0;
    %load/vec4 v0x1270e2850_0;
    %assign/vec4 v0x1270e3350_0, 0;
    %load/vec4 v0x1270e1e50_0;
    %assign/vec4 v0x1270e2ee0_0, 0;
    %load/vec4 v0x1270e2190_0;
    %assign/vec4 v0x1270e32a0_0, 0;
    %load/vec4 v0x1270e2390_0;
    %assign/vec4 v0x1270e2db0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1270d4ab0;
T_32 ;
    %wait E_0x1270d57d0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1270e2190_0, 0, 8;
    %load/vec4 v0x1270e2850_0;
    %load/vec4 v0x1270e2c70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x1270e2be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %jmp T_32.7;
T_32.2 ;
    %load/vec4 v0x1270e2ac0_0;
    %store/vec4 v0x1270e2190_0, 0, 8;
    %jmp T_32.7;
T_32.3 ;
    %load/vec4 v0x1270e2ee0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1270e2190_0, 0, 8;
    %jmp T_32.7;
T_32.4 ;
    %load/vec4 v0x1270e2ee0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x1270e2190_0, 0, 8;
    %jmp T_32.7;
T_32.5 ;
    %load/vec4 v0x1270e2ee0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x1270e2190_0, 0, 8;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v0x1270e2ee0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x1270e2190_0, 0, 8;
    %jmp T_32.7;
T_32.7 ;
    %pop/vec4 1;
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1270d4ab0;
T_33 ;
    %wait E_0x1270d56e0;
    %load/vec4 v0x1270e3560_0;
    %store/vec4 v0x1270e2430_0, 0, 5;
    %load/vec4 v0x1270e24e0_0;
    %store/vec4 v0x1270e1f80_0, 0, 3;
    %load/vec4 v0x1270e3200_0;
    %store/vec4 v0x1270e20e0_0, 0, 17;
    %load/vec4 v0x1270e2e40_0;
    %store/vec4 v0x1270e1da0_0, 0, 17;
    %load/vec4 v0x1270e3170_0;
    %store/vec4 v0x1270e2030_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270e3b10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1270e25c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270e2650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270e3990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270e2b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270e22f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1270e2240_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270e2390_0, 0, 1;
    %load/vec4 v0x1270e2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1270e2030_0, 4, 1;
T_33.0 ;
    %load/vec4 v0x1270e3350_0;
    %inv;
    %load/vec4 v0x1270e2850_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x1270e2c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x1270e2be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %jmp T_33.8;
T_33.6 ;
    %load/vec4 v0x1270e3ee0_0;
    %nor/r;
    %load/vec4 v0x1270e26f0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.9, 8;
    %load/vec4 v0x1270e26f0_0;
    %store/vec4 v0x1270e25c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e2650_0, 0, 1;
T_33.9 ;
    %vpi_call 19 252 "$write", "%c", v0x1270e26f0_0 {0 0 0};
    %jmp T_33.8;
T_33.7 ;
    %load/vec4 v0x1270e3ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.11, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1270e25c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e2650_0, 0, 1;
T_33.11 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e2390_0, 0, 1;
    %vpi_call 19 261 "$display", "IO:Return" {0 0 0};
    %vpi_call 19 262 "$finish" {0 0 0};
    %jmp T_33.8;
T_33.8 ;
    %pop/vec4 1;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x1270e2be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.13, 6;
    %jmp T_33.14;
T_33.13 ;
    %load/vec4 v0x1270e29a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e2b50_0, 0, 1;
T_33.15 ;
    %load/vec4 v0x1270e3d40_0;
    %nor/r;
    %load/vec4 v0x1270e2a30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e3b10_0, 0, 1;
    %load/vec4 v0x1270e3a30_0;
    %store/vec4 v0x1270e2240_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e22f0_0, 0, 1;
T_33.17 ;
    %jmp T_33.14;
T_33.14 ;
    %pop/vec4 1;
T_33.5 ;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x1270e3560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_33.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_33.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_33.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_33.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_33.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_33.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_33.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_33.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_33.27, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_33.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_33.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_33.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_33.31, 6;
    %jmp T_33.32;
T_33.19 ;
    %load/vec4 v0x1270e3d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e3b10_0, 0, 1;
    %load/vec4 v0x1270e3a30_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_33.35, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
    %jmp T_33.36;
T_33.35 ;
    %load/vec4 v0x1270e3a30_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_33.37, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1270e25c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e2650_0, 0, 1;
T_33.37 ;
T_33.36 ;
T_33.33 ;
    %jmp T_33.32;
T_33.20 ;
    %load/vec4 v0x1270e3d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e3b10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1270e1f80_0, 0, 3;
    %load/vec4 v0x1270e3a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_33.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_33.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_33.44, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_33.45, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_33.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.47, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_33.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_33.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_33.50, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1270e2030_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
    %jmp T_33.52;
T_33.41 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
    %jmp T_33.52;
T_33.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
    %jmp T_33.52;
T_33.43 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
    %jmp T_33.52;
T_33.44 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
    %jmp T_33.52;
T_33.45 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
    %jmp T_33.52;
T_33.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
    %jmp T_33.52;
T_33.47 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
    %jmp T_33.52;
T_33.48 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
    %jmp T_33.52;
T_33.49 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
    %jmp T_33.52;
T_33.50 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1270e25c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e2650_0, 0, 1;
    %jmp T_33.52;
T_33.52 ;
    %pop/vec4 1;
T_33.39 ;
    %jmp T_33.32;
T_33.21 ;
    %load/vec4 v0x1270e3d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e3b10_0, 0, 1;
    %load/vec4 v0x1270e24e0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x1270e1f80_0, 0, 3;
    %load/vec4 v0x1270e24e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.55, 4;
    %load/vec4 v0x1270e3a30_0;
    %pad/u 17;
    %store/vec4 v0x1270e20e0_0, 0, 17;
    %jmp T_33.56;
T_33.55 ;
    %load/vec4 v0x1270e3a30_0;
    %load/vec4 v0x1270e3200_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x1270e20e0_0, 0, 17;
    %load/vec4 v0x1270e20e0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_33.57, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_33.58, 8;
T_33.57 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_33.58, 8;
 ; End of false expr.
    %blend;
T_33.58;
    %store/vec4 v0x1270e2430_0, 0, 5;
T_33.56 ;
T_33.53 ;
    %jmp T_33.32;
T_33.22 ;
    %load/vec4 v0x1270e3d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e3b10_0, 0, 1;
    %load/vec4 v0x1270e3200_0;
    %subi 1, 0, 17;
    %store/vec4 v0x1270e20e0_0, 0, 17;
    %load/vec4 v0x1270e3a30_0;
    %store/vec4 v0x1270e25c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e2650_0, 0, 1;
    %load/vec4 v0x1270e20e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.61, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
T_33.61 ;
T_33.59 ;
    %jmp T_33.32;
T_33.23 ;
    %load/vec4 v0x1270e3d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e3b10_0, 0, 1;
    %load/vec4 v0x1270e24e0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x1270e1f80_0, 0, 3;
    %load/vec4 v0x1270e24e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.65, 4;
    %load/vec4 v0x1270e3a30_0;
    %pad/u 17;
    %store/vec4 v0x1270e20e0_0, 0, 17;
    %jmp T_33.66;
T_33.65 ;
    %load/vec4 v0x1270e3a30_0;
    %load/vec4 v0x1270e3200_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x1270e20e0_0, 0, 17;
    %load/vec4 v0x1270e20e0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_33.67, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_33.68, 8;
T_33.67 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_33.68, 8;
 ; End of false expr.
    %blend;
T_33.68;
    %store/vec4 v0x1270e2430_0, 0, 5;
T_33.66 ;
T_33.63 ;
    %jmp T_33.32;
T_33.24 ;
    %load/vec4 v0x1270e3d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e3b10_0, 0, 1;
    %load/vec4 v0x1270e3200_0;
    %subi 1, 0, 17;
    %store/vec4 v0x1270e20e0_0, 0, 17;
    %load/vec4 v0x1270e2a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.71, 8;
    %load/vec4 v0x1270e3a30_0;
    %store/vec4 v0x1270e2240_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e22f0_0, 0, 1;
T_33.71 ;
    %load/vec4 v0x1270e20e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.73, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
T_33.73 ;
T_33.69 ;
    %jmp T_33.32;
T_33.25 ;
    %load/vec4 v0x1270e3ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.75, 8;
    %load/vec4 v0x1270e3170_0;
    %pad/u 8;
    %store/vec4 v0x1270e25c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e2650_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
T_33.75 ;
    %jmp T_33.32;
T_33.26 ;
    %load/vec4 v0x1270e3ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.77, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0x1270e20e0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x1270e1da0_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
T_33.77 ;
    %jmp T_33.32;
T_33.27 ;
    %load/vec4 v0x1270e3ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.79, 8;
    %load/vec4 v0x1270e3200_0;
    %subi 1, 0, 17;
    %store/vec4 v0x1270e20e0_0, 0, 17;
    %ix/getv 4, v0x1270e2e40_0;
    %load/vec4a v0x1270e1cb0, 4;
    %store/vec4 v0x1270e25c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e2650_0, 0, 1;
    %load/vec4 v0x1270e2e40_0;
    %addi 1, 0, 17;
    %store/vec4 v0x1270e1da0_0, 0, 17;
    %load/vec4 v0x1270e20e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.81, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
T_33.81 ;
T_33.79 ;
    %jmp T_33.32;
T_33.28 ;
    %load/vec4 v0x1270e3d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.83, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e3b10_0, 0, 1;
    %load/vec4 v0x1270e24e0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x1270e1f80_0, 0, 3;
    %load/vec4 v0x1270e24e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.85, 4;
    %load/vec4 v0x1270e3a30_0;
    %pad/u 17;
    %store/vec4 v0x1270e1da0_0, 0, 17;
    %jmp T_33.86;
T_33.85 ;
    %load/vec4 v0x1270e24e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.87, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1270e3a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1270e2e40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1270e1da0_0, 0, 17;
    %jmp T_33.88;
T_33.87 ;
    %load/vec4 v0x1270e24e0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_33.89, 4;
    %load/vec4 v0x1270e3a30_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1270e2e40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1270e1da0_0, 0, 17;
    %jmp T_33.90;
T_33.89 ;
    %load/vec4 v0x1270e24e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_33.91, 4;
    %load/vec4 v0x1270e3a30_0;
    %pad/u 17;
    %store/vec4 v0x1270e20e0_0, 0, 17;
    %jmp T_33.92;
T_33.91 ;
    %load/vec4 v0x1270e3a30_0;
    %load/vec4 v0x1270e3200_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1270e20e0_0, 0, 17;
    %load/vec4 v0x1270e20e0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_33.93, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_33.94, 8;
T_33.93 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_33.94, 8;
 ; End of false expr.
    %blend;
T_33.94;
    %store/vec4 v0x1270e2430_0, 0, 5;
T_33.92 ;
T_33.90 ;
T_33.88 ;
T_33.86 ;
T_33.83 ;
    %jmp T_33.32;
T_33.29 ;
    %load/vec4 v0x1270e3200_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.95, 8;
    %load/vec4 v0x1270e3200_0;
    %subi 1, 0, 17;
    %store/vec4 v0x1270e20e0_0, 0, 17;
    %jmp T_33.96;
T_33.95 ;
    %load/vec4 v0x1270e3ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.97, 8;
    %load/vec4 v0x1270e3200_0;
    %subi 1, 0, 17;
    %store/vec4 v0x1270e20e0_0, 0, 17;
    %load/vec4 v0x1270e3830_0;
    %store/vec4 v0x1270e25c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e2650_0, 0, 1;
    %load/vec4 v0x1270e2e40_0;
    %addi 1, 0, 17;
    %store/vec4 v0x1270e1da0_0, 0, 17;
    %load/vec4 v0x1270e20e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.99, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
T_33.99 ;
T_33.97 ;
T_33.96 ;
    %jmp T_33.32;
T_33.30 ;
    %load/vec4 v0x1270e3d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e3b10_0, 0, 1;
    %load/vec4 v0x1270e24e0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x1270e1f80_0, 0, 3;
    %load/vec4 v0x1270e24e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.103, 4;
    %load/vec4 v0x1270e3a30_0;
    %pad/u 17;
    %store/vec4 v0x1270e1da0_0, 0, 17;
    %jmp T_33.104;
T_33.103 ;
    %load/vec4 v0x1270e24e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.105, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1270e3a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1270e2e40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1270e1da0_0, 0, 17;
    %jmp T_33.106;
T_33.105 ;
    %load/vec4 v0x1270e24e0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_33.107, 4;
    %load/vec4 v0x1270e3a30_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1270e2e40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1270e1da0_0, 0, 17;
    %jmp T_33.108;
T_33.107 ;
    %load/vec4 v0x1270e24e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_33.109, 4;
    %load/vec4 v0x1270e3a30_0;
    %pad/u 17;
    %store/vec4 v0x1270e20e0_0, 0, 17;
    %jmp T_33.110;
T_33.109 ;
    %load/vec4 v0x1270e3a30_0;
    %load/vec4 v0x1270e3200_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x1270e20e0_0, 0, 17;
    %load/vec4 v0x1270e20e0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_33.111, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_33.112, 8;
T_33.111 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_33.112, 8;
 ; End of false expr.
    %blend;
T_33.112;
    %store/vec4 v0x1270e2430_0, 0, 5;
T_33.110 ;
T_33.108 ;
T_33.106 ;
T_33.104 ;
T_33.101 ;
    %jmp T_33.32;
T_33.31 ;
    %load/vec4 v0x1270e3d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e3b10_0, 0, 1;
    %load/vec4 v0x1270e3200_0;
    %subi 1, 0, 17;
    %store/vec4 v0x1270e20e0_0, 0, 17;
    %load/vec4 v0x1270e2e40_0;
    %addi 1, 0, 17;
    %store/vec4 v0x1270e1da0_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e3990_0, 0, 1;
    %load/vec4 v0x1270e20e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.115, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1270e2430_0, 0, 5;
T_33.115 ;
T_33.113 ;
    %jmp T_33.32;
T_33.32 ;
    %pop/vec4 1;
T_33.3 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x1270991f0;
T_34 ;
    %wait E_0x12708eda0;
    %load/vec4 v0x1270e6690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1270e7ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1270e7c60_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270e7c60_0, 0;
    %load/vec4 v0x1270e7c60_0;
    %assign/vec4 v0x1270e7ad0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1270991f0;
T_35 ;
    %wait E_0x127018130;
    %load/vec4 v0x1270e71d0_0;
    %assign/vec4 v0x1270e7830_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1270b6ab0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270e7d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1270e7dc0_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_36.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_36.1, 5;
    %jmp/1 T_36.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x1270e7d30_0;
    %nor/r;
    %store/vec4 v0x1270e7d30_0, 0, 1;
    %jmp T_36.0;
T_36.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1270e7dc0_0, 0, 1;
T_36.2 ;
    %delay 1000, 0;
    %load/vec4 v0x1270e7d30_0;
    %nor/r;
    %store/vec4 v0x1270e7d30_0, 0, 1;
    %jmp T_36.2;
    %vpi_call 3 25 "$finish" {0 0 0};
    %end;
    .thread T_36;
    .scope S_0x1270b6ab0;
T_37 ;
    %vpi_call 3 29 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 30 "$dumpvars" {0 0 0};
    %end;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "common/block_ram/block_ram.v";
    "testbench.v";
    "riscv_top.v";
    "cpu.v";
    "ex.v";
    "ex_mem.v";
    "icache.v";
    "id.v";
    "id_ex.v";
    "if.v";
    "if_id.v";
    "mem.v";
    "mem_wb.v";
    "memory_control.v";
    "pc_reg.v";
    "register.v";
    "stall_control.v";
    "hci.v";
    "common/fifo/fifo.v";
    "common/uart/uart.v";
    "common/uart/uart_baud_clk.v";
    "common/uart/uart_rx.v";
    "common/uart/uart_tx.v";
    "ram.v";
