[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3676674 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3676674 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 32 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3676674 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12665156 heartbeat IPC: 1.113 cumulative IPC: 1.113 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22595925 heartbeat IPC: 1.007 cumulative IPC: 1.057 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33588277 heartbeat IPC: 0.9097 cumulative IPC: 1.003 (Simulation time: 00 hr 03 min 14 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 38775296 cumulative IPC: 1.032 (Simulation time: 00 hr 04 min 05 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 38775296 cumulative IPC: 1.032 (Simulation time: 00 hr 04 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.032 instructions: 40000000 cycles: 38775296
CPU 0 Branch Prediction Accuracy: 96.28% MPKI: 10.38 Average ROB Occupancy at Mispredict: 36.76
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 5.839
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457624 HIT:     419900 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457624 HIT:     419900 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 307 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685218 HIT:     467345 MISS:     217873 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359651 HIT:     291812 MISS:      67839 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96828 HIT:       6407 MISS:      90421 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142868 HIT:     142533 MISS:        335 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85871 HIT:      26593 MISS:      59278 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6801213 HIT:    6716251 MISS:      84962 MSHR_MERGE:      27847
cpu0->cpu0_L1I LOAD         ACCESS:    6801213 HIT:    6716251 MISS:      84962 MSHR_MERGE:      27847
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.49 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13117145 HIT:   12103568 MISS:    1013577 MSHR_MERGE:     528335
cpu0->cpu0_L1D LOAD         ACCESS:    8032284 HIT:    7502728 MISS:     529556 MSHR_MERGE:     227015
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4991234 HIT:    4594607 MISS:     396627 MSHR_MERGE:     299797
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93627 HIT:       6233 MISS:      87394 MSHR_MERGE:       1523
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.85 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5811394 HIT:    5699206 MISS:     112188 MSHR_MERGE:      51016
cpu0->cpu0_ITLB LOAD         ACCESS:    5811394 HIT:    5699206 MISS:     112188 MSHR_MERGE:      51016
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.369 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12416197 HIT:   11697148 MISS:     719049 MSHR_MERGE:     322597
cpu0->cpu0_DTLB LOAD         ACCESS:   12416197 HIT:   11697148 MISS:     719049 MSHR_MERGE:     322597
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.94 cycles
cpu0->LLC TOTAL        ACCESS:     335557 HIT:     194726 MISS:     140831 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67839 HIT:      36733 MISS:      31106 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90421 HIT:      10986 MISS:      79435 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118019 HIT:     117942 MISS:         77 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59278 HIT:      29065 MISS:      30213 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1286
  ROW_BUFFER_MISS:     139455
  AVG DBUS CONGESTED CYCLE: 11.33
Channel 0 WQ ROW_BUFFER_HIT:      11077
  ROW_BUFFER_MISS:      73693
  FULL:          0
Channel 0 REFRESHES ISSUED:       3231
