# -------------------------------------------------------------------------- #
#
# Copyright (C) 2025  Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Altera and sold by Altera or its authorized distributors.  Please
# refer to the Altera Software License Subscription Agreements 
# on the Quartus Prime software download page.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
# Date created = 18:54:44  August 18, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone 10 LP"
set_global_assignment -name DEVICE 10CL025YU256I7G
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:54:44  AUGUST 18, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "24.1std.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name VERILOG_FILE src/uart_fifo.v
set_global_assignment -name VERILOG_FILE src/uart1.v
set_global_assignment -name VERILOG_FILE src/top.v
set_global_assignment -name VERILOG_FILE src/picorv32.v
set_global_assignment -name VERILOG_FILE src/main.v
set_global_assignment -name VERILOG_FILE src/hyperram_controller.v
set_global_assignment -name VERILOG_FILE src/fifo.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_E1 -to clk
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to clk
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_clk
set_location_assignment PIN_L14 -to ntrap
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to ntrap
set_location_assignment PIN_D16 -to leds[7]
set_location_assignment PIN_F13 -to leds[6]
set_location_assignment PIN_D15 -to leds[5]
set_location_assignment PIN_F16 -to leds[4]
set_location_assignment PIN_C16 -to leds[3]
set_location_assignment PIN_F15 -to leds[2]
set_location_assignment PIN_C15 -to leds[1]
set_location_assignment PIN_B16 -to leds[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to rx
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to tx
set_location_assignment PIN_N9 -to hyperram_nreset
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_nreset
set_location_assignment PIN_T12 -to hyperram_data[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_data[0]
set_location_assignment PIN_T13 -to hyperram_data[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_data[1]
set_location_assignment PIN_T11 -to hyperram_data[2]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_data[2]
set_location_assignment PIN_R10 -to hyperram_data[3]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_data[3]
set_location_assignment PIN_T10 -to hyperram_data[4]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_data[4]
set_location_assignment PIN_R11 -to hyperram_data[5]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_data[5]
set_location_assignment PIN_R12 -to hyperram_data[6]
set_location_assignment PIN_R13 -to hyperram_data[7]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_data[7]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_data[6]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_data
set_location_assignment PIN_T14 -to hyperram_rwds
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_rwds
set_location_assignment PIN_P14 -to hyperram_clk
set_location_assignment PIN_P9 -to hyperram_ncs
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_ncs
set_location_assignment PIN_L1 -to tx
set_location_assignment PIN_L2 -to rx
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_location_assignment PIN_R14 -to hyperram_clkn
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_clkn
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top