/*
 * SPDX-FileCopyrightText: Copyright (c) 2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 */

//! Packed cvt variants end-to-end example (sm_80+).
//!
//! Tests the four new packed conversion intrinsics added in PR #276 alongside
//! the baseline `cvt_f16x2_f32`, all on the same
//! `(lo = 1.0065, hi = -1.0065)` inputs:
//!
//!   - `cvt_f16x2_f32`          round-to-nearest f16 pack (baseline)
//!   - `cvt_rz_f16x2_f32`      round-toward-zero f16 pack
//!   - `cvt_rn_relu_f16x2_f32` round-to-nearest + ReLU f16 pack
//!   - `cvt_rn_relu_bf16x2_f32` round-to-nearest + ReLU bf16 pack
//!   - `cvt_rz_bf16x2_f32`     round-toward-zero bf16 pack
//!
//! The finite input sits on opposite sides of the nearest and toward-zero
//! results for both f16 and bf16. The host therefore checks the exact packed
//! bits instead of using a tolerance that could let the wrong rounding mode
//! pass. A second launch verifies that the ReLU variants produce CUDA's
//! canonical NaN for NaN inputs.
//!
//! Run: cargo oxide run cvt_packed

use cuda_core::{CudaContext, DeviceBuffer, LaunchConfig};
use cuda_device::convert::{
    cvt_f16x2_f32, cvt_rn_relu_bf16x2_f32, cvt_rn_relu_f16x2_f32, cvt_rz_bf16x2_f32,
    cvt_rz_f16x2_f32,
};
use cuda_device::{DisjointSlice, kernel, thread};
use cuda_host::cuda_module;

/// Number of conversion results produced by the kernel.
const NUM_VARIANTS: usize = 5;

// =============================================================================
// KERNEL
// =============================================================================
#[cuda_module]
mod kernels {
    use super::*;

    /// Thread 0 calls all five conversion functions with the same (lo, hi) pair
    /// and writes the five packed u32 results into `out[0..5]`.
    #[kernel]
    pub fn cvt_packed_variants(lo: f32, hi: f32, mut out: DisjointSlice<u32>) {
        let idx = thread::index_1d();
        if idx.get() == 0 {
            unsafe {
                *out.get_unchecked_mut(0) = cvt_f16x2_f32(lo, hi);
                *out.get_unchecked_mut(1) = cvt_rz_f16x2_f32(lo, hi);
                *out.get_unchecked_mut(2) = cvt_rn_relu_f16x2_f32(lo, hi);
                *out.get_unchecked_mut(3) = cvt_rn_relu_bf16x2_f32(lo, hi);
                *out.get_unchecked_mut(4) = cvt_rz_bf16x2_f32(lo, hi);
            }
        }
    }
}

// =============================================================================
// HOST VERIFICATION
// =============================================================================

fn main() {
    println!("=== Packed cvt Variants (sm_80+) ===\n");

    let ctx = CudaContext::new(0).expect("Failed to create CUDA context");
    let stream = ctx.default_stream();

    let (major, minor) = ctx.compute_capability().expect("compute capability");
    println!("GPU Compute Capability: sm_{}{}", major, minor);

    // The packed cvt.rz and cvt.rn.relu variants require sm_80+ (Ampere).
    if major < 8 {
        println!("\nskipping: packed cvt variants require sm_80+ (Ampere)");
        println!("  this GPU is sm_{}{}", major, minor);
        return;
    }

    let module = ctx
        .load_module_from_file("cvt_packed.ptx")
        .expect("Failed to load PTX module");
    let module = kernels::from_module(module).expect("Failed to initialize typed CUDA module");

    // This value rounds up under round-to-nearest but truncates down under
    // round-toward-zero in both f16 and bf16.
    let lo = 1.0065_f32;
    let hi = -lo;

    let mut out_dev = DeviceBuffer::<u32>::zeroed(&stream, NUM_VARIANTS).unwrap();
    let cfg = LaunchConfig::for_num_elems(1);

    module
        .cvt_packed_variants(&stream, cfg, lo, hi, &mut out_dev)
        .expect("Kernel launch failed");

    let results = out_dev.to_host_vec(&stream).unwrap();
    assert_eq!(results.len(), NUM_VARIANTS);

    let labels = [
        "cvt_f16x2_f32 (rn)",
        "cvt_rz_f16x2_f32",
        "cvt_rn_relu_f16x2_f32",
        "cvt_rn_relu_bf16x2_f32",
        "cvt_rz_bf16x2_f32",
    ];
    let expected = [
        0xbc07_3c07, // f16 rn:  (-1.0068359375,  1.0068359375)
        0xbc06_3c06, // f16 rz:  (-1.0058593750,  1.0058593750)
        0x0000_3c07, // f16 rn + ReLU
        0x0000_3f81, // bf16 rn + ReLU
        0xbf80_3f80, // bf16 rz:  (-1.0, 1.0)
    ];

    let mut failures = 0;
    for i in 0..NUM_VARIANTS {
        let got = results[i];
        let want = expected[i];
        if got == want {
            println!("[{i}] {}: PASS ({got:#010x})", labels[i]);
        } else {
            eprintln!(
                "[{i}] {}: FAIL, expected {want:#010x}, got {got:#010x}",
                labels[i]
            );
            failures += 1;
        }
    }

    // PTX specifies that `.relu` converts NaN results to canonical NaN rather
    // than clamping them to zero. Check both packed lanes for each format.
    module
        .cvt_packed_variants(&stream, cfg, f32::NAN, f32::NAN, &mut out_dev)
        .expect("NaN kernel launch failed");
    let nan_results = out_dev.to_host_vec(&stream).unwrap();
    for (label, packed, expected_nan) in [
        ("cvt_rn_relu_f16x2_f32 NaN", nan_results[2], 0x7fff_7fff),
        ("cvt_rn_relu_bf16x2_f32 NaN", nan_results[3], 0x7fff_7fff),
    ] {
        if packed == expected_nan {
            println!("{label}: PASS ({packed:#010x})");
        } else {
            eprintln!(
                "{label}: FAIL, expected canonical NaNs {expected_nan:#010x}, got {packed:#010x}"
            );
            failures += 1;
        }
    }

    // --- Summary ---
    println!();
    if failures == 0 {
        println!(
            "SUCCESS: all {} packed cvt variants produced correct results",
            NUM_VARIANTS
        );
    } else {
        eprintln!("{failures} check(s) failed");
        std::process::exit(1);
    }
}
