<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <meta name="description" content="Resume of Michele Rossi, Electronic Engineer specializing in AI hardware design and architecture." />
  <title>Michele Rossi - Electronic Engineer</title>
  <style>
    body {
      font-family: Arial, sans-serif;
      margin: 0;
      padding: 0;
      display: flex;
      background-color: #fefefe;
      color: #222;
      line-height: 1.6;
      min-height: 100vh;
    }

    /* Sidebar styles */
    nav.sidebar {
      position: fixed;
      top: 0;
      left: 0;
      width: 220px;
      height: 100vh;
      background-color: green;
      padding: 20px 10px;
      box-sizing: border-box;
      overflow-y: auto;
      display: flex;
      flex-direction: column;
      align-items: flex-start;
      z-index: 1000;
    }

    nav.sidebar a {
      color: #fff;
      text-decoration: none;
      margin: 12px 0;
      font-weight: bold;
      font-size: 1rem;
      width: 100%;
      padding: 8px 12px;
      border-radius: 4px;
      transition: background-color 0.3s;
    }

    nav.sidebar a:hover,
    nav.sidebar a:focus {
      background-color: green;
      outline: none;
    }

    /* Main content styles */
    main.content {
      margin-left: 240px; /* Leave space for sidebar + some padding */
      padding: 40px 30px;
      max-width: 900px;
      flex-grow: 1;
    }

    h1, h2, h3 {
      color: darkgreen;
      margin-bottom: 10px;
    }

    h1 {
      font-size: 4rem;
      letter-spacing: 2px;
      margin-bottom: 5px;
    }

    h2 {
      font-size: 2rem;
      border-bottom: 2px solid green;
      padding-bottom: 5px;
      margin-top: 40px;
    }

    h3 {
      font-size: 1.3rem;
      margin-top: 25px;
      margin-bottom: 5px;
      color: darkgreen;
    }

    p, li {
      font-size: 1rem;
      margin-bottom: 10px;
    }

    font_1 {
      font-size: 2rem;
      margin-bottom: 10px;
    }

    ul {
      padding-left: 20px;
      margin-bottom: 20px;
    }

    a {
      color: green;
      text-decoration: none;
    }

    a:hover {
      text-decoration: underline;
    }

    .contact-info {
      margin-top: 10px;
      font-size: 1.2rem;
      color: #555;
    }

    footer {
      font-size: 0.85rem;
      color: #777;
      text-align: center;
      margin-top: 50px;
      padding-top: 20px;
      border-top: 1px solid #ddd;
    }

    /* Responsive: on small screens, sidebar becomes top nav */
    @media (max-width: 768px) {
      body {
        flex-direction: column;
      }
      nav.sidebar {
        position: relative;
        width: 100%;
        height: auto;
        flex-direction: row;
        overflow-x: auto;
        padding: 10px 0;
      }
      nav.sidebar a {
        margin: 0 15px;
        white-space: nowrap;
      }
      main.content {
        margin-left: 0;
        padding: 20px 15px;
        max-width: 100%;
      }
    }
  </style>
</head>
<body>
  
  <a id="top"></a>

  <nav class="sidebar" aria-label="Primary navigation">
    <a href="#top">Top</a>
    <a href="#welcome">Welcome! ü§ù</a>
    <a href="#summary">About Me</a>
    <!-- <a href="#experience">Experience</a> -->
    <a href="#products">Released Products</a>
    <a href="#projects">European Projects</a>
    <a href="#awards">Awards ü•á</a>
    <a href="#publications">Publications</a>
    <a href="#patents">Patents</a>
    <a href="#conferences">Conferences</a>
    <a href="#education">Education</a>
    <a href="#skills">Skills</a>
    <a href="#languages">Languages</a>
  </nav>

  <main class="content">

    <header style="display: flex; align-items: center; gap: 20px; margin-bottom: 30px; justify-content: space-between;">
      <div style="flex: 1;">
        <h1>Michele Rossi</h1>
        <font_1><strong>Electronic Engineer</strong></font_1>
        <p class="contact-info">
          Via Garibaldi 11, 20008 Bareggio (MI), Italy<br />
          Phone: +39 338 6722759 | Email: <a href="mailto:miosa.rossi@gmail.com">miosa.rossi@gmail.com</a><br />
          <a href="https://www.linkedin.com/in/miosa-rossi" target="_blank" rel="noopener noreferrer">LinkedIn</a> |
          <a href="https://github.com/baumetto" target="_blank" rel="noopener noreferrer">GitHub</a> |
          <a href="https://instagram.com/baumetto.ai" target="_blank" rel="noopener noreferrer">Instagram</a>
        </p>
      </div>
      <img src="HiPEAC26_HD.png" alt="Photo of Michele Rossi" style="width: 350px; height: 350px; object-fit: cover; border-radius: 50%; border: 2px solid green;" />
    </header>

    <section id="welcome">
      <h2>Welcome! ü§ù</h2>
      <p> 
        <strong>Hello!</strong> I am <strong>Michele</strong> and I welcome you to my <strong>homepage</strong>! <br>
        I use this page to <strong>keep track</strong> of <strong>my work</strong> and <strong>my achievements</strong>. <br>
        Keep in mind there is still some <strong>work in progress</strong>... <br>
        <strong>Feel free to get in touch</strong> with me for any question!<br>
      </p>
    </section>

    <section id="summary">
      <h2>About Me</h2>
      <p> 
        I am a <strong>Staff Hardware Design Engineer</strong> at <strong>STMicroelectronics</strong> (<strong>Milan, Italy</strong>) with a keen interest in <strong>disruptive</strong> and <strong>emerging technologies</strong> such as <strong>Heterogeneous Integration</strong>, <strong>Neuromorphic Computing</strong>, and <strong>Quantum Computing</strong>.<br>
        My research focuses on <strong>reconfigurable</strong>, <strong>streaming-based</strong> architectures of <strong>In-Memory Neural Processing Units</strong> (IMNPUs) to accelerate <strong>Generative AI</strong> and <strong>Deep Learning</strong> at the Edge. <br>
        Oddly enough, I started my career in a <strong>completely different</strong> sector: for <strong>two years</strong> I lived in <strong>Udine (Italy)</strong>, developing <strong>rear-lamp electronics</strong> for <strong>Magneti Marelli</strong> in the <strong>automotive industry</strong>. <br>
        In my <strong>- little -</strong> spare time I enjoy <strong>way too many</strong> hobbies, but mainly <strong>videogames/board games</strong> and <strong>music</strong>. <br>
        I am <strong>31 years old</strong> as I write and was actually born in the <strong>south of Italy</strong>.
      </p>
    </section>

<!--     <section id="experience">
      <h2>Experience</h2>

      <article>
        <h3>Staff AI Hardware Design Engineer and Architect</h3>
        <p><em>STMicroelectronics, Milan, Italy ‚Äî Oct 2025 ‚Äì Present (4 years 8 months)</em></p>
        <ul>
          <li>Lead R&D of re-configurable In-Memory Processing Units (IMNPUs) for Edge AI System-On-Chips.</li>
          <li>Lead Coordinator for strategic patent and conference dissemination.</li>
          <li>Member of ST‚Äôs Artificial Intelligence Affinity Team and technical expert for EU-funded NeuroSoC project.</li>
          <li>Responsible for the core IMC-based Convolution Accelerator IP.</li>
          <li>Reviewing activities for prestigious VLSI conferences (ISSCC, IEDM).</li>
          <li>Leading brainstorming, design review, and workshop sessions.</li>
          <li>Main interface with software teams for HW and AI framework integration.</li>
          <li>Coaching new team members and leading technical evaluation meetings.</li>
          <li>Hands-on experience with NPU architecture, caching, memory subsystems, bus interfaces, RTL design (SystemVerilog, VHDL), simulation, scripting, and ML frameworks.</li>
        </ul>
      </article>

      <article>
        <h3>Senior AI Hardware Design Engineer & Architect</h3>
        <p><em>STMicroelectronics, Milan, Italy ‚Äî Oct 2024 ‚Äì Sep 2025</em></p>
        <p>R&D of re-configurable accelerators for AI targeting ASIC/SoC platforms.</p>
      </article>

      <article>
        <h3>AI Hardware Design Engineer & Architect</h3>
        <p><em>STMicroelectronics, Milan, Italy ‚Äî Oct 2022 ‚Äì Sep 2024</em></p>
        <p>R&D of re-configurable accelerators for AI targeting ASIC/SoC platforms.</p>
      </article>

      <article>
        <h3>AI Hardware Design Engineer</h3>
        <p><em>STMicroelectronics, Milan, Italy ‚Äî Apr 2021 ‚Äì Sep 2022</em></p>
        <p>R&D of re-configurable accelerators for AI targeting ASIC/SoC platforms.</p>
      </article>

      <article>
        <h3>Consultant & Engineer</h3>
        <p><em>Altran Italia SPA, Milan, Italy ‚Äî Oct 2020 ‚Äì Mar 2021 (2 years 1 month)</em></p>
        <ul>
          <li>PCBA Hardware Engineer supporting Marelli Automotive Lighting in Tolmezzo.</li>
          <li>Main HW interface with SW, Optics, Mechanical, FuSa, Verification, and Project Management teams.</li>
          <li>Experience with Functional Safety, V-Model design, ASPICE process, FMEA.</li>
          <li>Designed automation tools for development flow acceleration.</li>
          <li>PCBA design and bring-up, testing, debugging, and prototyping.</li>
        </ul>
      </article>

      <article>
        <h3>Junior Consultant & Engineer</h3>
        <p><em>Altran Italia SPA, Milan, Italy ‚Äî Mar 2019 ‚Äì Sep 2020</em></p>
        <p>Hardware Engineer supporting Marelli Automotive Lighting in Udine.</p>
      </article>

      <article>
        <h3>Intern</h3>
        <p><em>STMicroelectronics, Milan, Italy ‚Äî Sep 2018 ‚Äì Feb 2019 (6 months)</em></p>
        <p>R&D of an Accelerator for Convolutional Neural Networks based on Residue Number Systems.</p>
      </article>

      <article>
        <h3>Teaching Assistant</h3>
        <p><em>University of Salerno, Italy ‚Äî Sep 2016 ‚Äì Sep 2017 (1 year)</em></p>
        <p>Teaching Physics I (Classical Mechanics) and Physics II (Electromagnetism).</p>
      </article>

      <article>
        <h3>Internship</h3>
        <p><em>LAFIN, Salerno, Italy ‚Äî Feb 2016 ‚Äì Aug 2016 (7 months)</em></p>
        <p>Research on new materials for acoustic isolation and measurements in a Kundt‚Äôs tube.</p>
      </article>
    </section>
 -->
    <section id="products">
      <h2>Released Products</h2>
      <p>This section displays the projects I worked on and have been <strong>publicly disclosed</strong>:</p>
      <ul>
        <li><strong>(2024) STM32N6 with Neural-ART accelerator‚Ñ¢</strong> <br>
                    The <strong>STM32N6</strong> is the <strong>first STM32 microcontroller</strong> to embed the <strong>Neural-ART accelerator‚Ñ¢</strong>, an in-house developed Neural Processing Unit (NPU) engineered for power-efficient Edge AI applications. <br>
                    From 2021 to 2024 I was <strong>responsible for the verification</strong> of the core Convolution Accelerator IP embedded in the Neural-ART‚Ñ¢ and I also <strong>contributed to the design</strong> of some of its features.</li>
        <li><strong>(2024) Audi Q6 e-tron's Digital OLED Rear Lights</strong> <br>
                    The <strong>Audi Q6 e-tron</strong> is the <strong>world-first car</strong> equipped with 60-segments digital <strong>OLED</strong> light panels. <br>
                    From 2019 to 2021 I was <strong>responsible for the development</strong> of the rear lights electronic system.</li>
      </ul>
    </section>

    <section id="projects">
      <h2>European Projects</h2>
      <p>This section displays the <strong>public EU-funded</strong> projects I contributed to:</p>
      <ul>
        <li><strong>(Ongoing) NeuroSoC</strong> <br>
          The overarching objective of <strong>NeuroSoC</strong> is to develop a <strong>flexible computing system</strong> where an analog IMC-based Neural Processing Unit (IMNPU) is integrated into a functional safe and secure <strong>Multi-Processor System-on-Chip</strong> (MPSoC) to tackle the requirements of a wide set of edge-AI applications. <br>
          From 2025 I contribute to the outcome of Work Package 3 (Architecture), specifically I am <strong>responsible for the development</strong> of the core In-Memory Computing (IMC) Convolution Accelerator IP embedded in the MPSoC.</li>
      </ul>
    </section>

    <section id="awards">
      <h2>Awards ü•á</h2>
      <p>This section displays the awards I have been honored with <strong>directly</strong> or <strong>indirectly</strong> by contributing to the <strong>underlying project</strong> or <strong>activity</strong>:</p>
      <h3>(2025) STMicroelectronics STAR Awards</h3>
      <ul>
        <li><strong>Best Team (Silver Medal)</strong>: This award recognizes the best teams within the company. 
          My team was awarded Silver medal in the Product Innovation category for the project "STM32N6 mass market and Personal Electronics key customer support" 
          in recognition of its innovative contributions to the field of Edge AI and AI-enhanched microcontrollers.</li>
      </ul>
      <h3>(2025) Automotive News Awards</h3>
      <ul>
        <li><strong>Innovation Partnership Award</strong>: Marelli and Audi have been honored for their collaboration on the Digital OLED
          Taillight solution, featured on the 2024 Audi Q6 e-tron.
          This celebrates the exceptional partnership of the two companies and their innovative
          achievements in advancing automotive technology. </li>
        <li><strong>PACE Award</strong>: Marelli and OLEDWorks have been awarded for Audi Q6 e-tron rear lights using
          the digital OLED 2.0 technology.
          This award honors automotive game-changing innovations developed by suppliers and
          deployed in a series vehicle.</li>
      </ul>
      <h3>(2024) STMicroelectronics STAR Awards</h3>
      <ul>
        <li><strong>High Potential Invention (Gold Medal)</strong>: This award recognizes High Potential Inventions within the company. I was awarded for
          the invention "Run-time reconfigurable, streaming-based control unit for a cluster with a
          design-time parametric number of processing elements" (US 2024281646 A1) in recognition
          of my innovative contributions to the field of AI hardware acceleration. </li>
        <li><strong>Conference Program (Gold Medal)</strong>: This award recognizes the Best Paper within the company. I was awarded for the paper
          "A 40-310 TOPS/W SRAM-Based All-Digital Up to 4b In-Memory Computing Multi-Tiled
          NN Accelerator in FD-SOI 18nm for Deep-Learning Edge Applications" presented at ISSCC
          2023 (DOI: 10.1109/ISSCC42615.2023.10067422). </li>
        <li><strong>Best Team (Silver Medal)</strong>: This award recognizes the best Teams within the company. My Team was awarded Silver
          medal in the Innovation category for the project "Digital In-Memory Computing (DIMC)
          next-generation neural processing unit in P18: achieving 10x compute density and energy
          efficiency" (DOI: 10.1109/ISSCC42615.2023.10067422) in recognition of its innovative
          contributions to the field of Cloud-Connected Autonomous Things. </li>
        <li><strong>Best Company Strategy (Bronze Medal)</strong>: This award recognizes the best Company Strategy within the company. My Team was
          awarded Bronze medal for the project ‚ÄúThe ST Edge AI Core Technology and Suite:
          From the Affinity Team to an ST Unified AI tool and Ecosystem‚Äù.
        </li>
      </ul>
      <h3>(2024) STMicroelectronics SRA Awards</h3>
      <ul>
        <li><strong>Invention Award (Gold Medal)</strong>: This award recognizes High Potential Inventions within the SRA division. I was awarded for
        the invention "Run-time reconfigurable, streaming-based control unit for a cluster with a
        design-time parametric number of processing elements" (US 2024281646 A1) in recognition
        of my innovative contributions to the field of AI hardware acceleration. </li>
      </ul>
      <h3>(2023) STMicroelectronics FMT Awards</h3>
      <ul>
        <li><strong>Best Project (Gold Medal)</strong>: This award recognizes the best advancements in Front-End Manufacturing and Technology
        within the company. My Team was awarded Gold medal in the Project category for the
        project "DIMC Next-Gen Neural Processing Unit in P18: Achieving 10x compute Density
        and Energy efficiency" (DOI: 10.1109/ISSCC42615.2023.10067422) in recognition of its
        innovative contributions to the field of Cloud-Connected Autonomous Things. </li>
      </ul>
      <h3>(2023) STMicroelectronics Patent Awards</h3>
      <ul>  
        <li><strong>Patent Award: </strong>In recognition of the contribution in the patent entitled Hardware Accelerator Method,
          System and Device, US Patent No. 11442700. November 14th, 2023. </li>
      </ul>
      <h3>(2023) STMicroelectronics SRA Awards</h3>
      <ul>
        <li><strong>Invention Award (Gold Medal)</strong>: This award recognizes High Potential Inventions within the SRA division.
        I was awarded for the invention "Hardware Acceleration of 1xN Convolutions in Convolutional
        Neural Networks" (US 20230418559 A1) in recognition of my innovative contributions to
        the field of AI acceleration. </li>
      </ul>
      <h3>(2022) STMicroelectronics STAR Awards</h3>
      <ul>
        <li><strong>ABCD Award</strong>: Above and Beyond Call of Duty (ABCD) Awards are given to individuals who have made
        an outstanding contribution to the company. This price was received for my outstanding
        contribution achieving major enhancements to the Neural-ART accelerator‚Ñ¢
        embedded in STM32N6 microcontroller family. </li>
      </ul>
    </section>

    <section id="publications">
      <h2>Publications</h2>
      <p>This section displays papers and other publications I <strong>authored</strong> or <strong>co-authored</strong>:</p>
      <ul>
        <li><strong>(2023, ISSCC) A 40-310 TOPS/W SRAM-Based All-Digital Up to 4b In-Memory Computing Multi-Tiled NN Accelerator in FD-SOI 18nm for Deep-Learning Edge Applications</strong> <br>
          A scalable NPU with digital SRAM IMC (DIMC) supporting 1, 2, and 4b operation, instantiated in multiple clusters and driven by a custom compiler. <br> DOI: <a href="https://doi.org/10.1109/ISSCC42615.2023.10067422" target="_blank" rel="noopener noreferrer">10.1109/ISSCC42615.2023.10067422</a></li>
      </ul>
    </section>

    <section id="patents">
      <h2>Patents</h2>
      <p>This section displays <strong>granted</strong> patents where I was listed as <strong>inventor</strong>:</p>
      <ul>
        <li><strong>(2025) Adaptive Buffer sharing in Multi-Core Reconfigurable Streaming-based Architectures</strong> <br>
          A system to dynamically share on-chip memory between multiple processing cores. <br>
          US 12455851 B1 - Oct. 28, 2025</li>
        <li><strong>(2025) Stream-based Modular and Scalable HW Accelerator Sub-system with Design-time Parametric Reconfigurable NPU Cores</strong> <br>
          A scalable platform for the design of stream-based reconfigurable NPU sub-systems. <br>
          US 2025209025 A1 - Jun. 26, 2025</li>
        <li><strong>(2024) Neural Network including Local Storage Unit</strong> <br>
          A reconfigurable, streaming-based hardware accelerator for efficient transposition and
          manipulation of data tensors within a Neural Network. <br>
          US 2024330660 A1 - Jan. 29, 2024</li>
        <li><strong>(2023) Reconfigurable, Streaming-based Clusters of Processing Elements, and Multi-Modal use thereof</strong> <br>
           Hardware and method for multi-modal use of In-Memory Computing (IMC) devices of a
          IMC-based accelerator: inactive devices are repurposed as storage to improve performances. <br>
          US 2024281397 A1 - Mar. 29, 2023</li>
        <li><strong>(2023) Reconfigurable, Streaming-based Clusters of Processing Elements, and Multi-Modal use thereof</strong> <br>
           A reconfigurable hardware accelerator based on In-Memory Computing for Convolutional
          and Fully-Connected layers of a Neural Network. <br>
          US 2024281646 A1 - Mar. 29, 2023</li>
        <li><strong>(2023) Hardware Acceleration of 1xN Convolutions in Convolutional Neural Networks</strong> <br>
           A reconfigurable convolutional accelerator with dual-mode operation, enabling efficient
          processing of both standard and 1√óN kernels. <br>
          US 20230418559 A1 - Dec. 28, 2023</li>
        <li><strong>(2022) Hardware Accelerator Method, System and Device</strong> <br>
          A hardware accelerator that enhances processing by converting binary inputs to a residual
          number system for efficient modulo operations. <br>
          US 11442700 B2 - Sep. 13, 2022</li>
      </ul>
    </section>

    <section id="conferences">
      <h2>Conferences</h2>
      <p>This section displays the topics of my <strong>public speeches</strong> presented at <strong>international conferences</strong>:</p>
      <ul>
        <li><strong>(2023, APPLEPIES) International Conference on Applications in Electronics Pervading Industry, Environment and Society</strong> <br>
        Invited speech: "Enabling massive adoption of TinyML models in edge devices thanks to In-Memory Computing" - Genova (Italy), 28-29 Sep. 2023</li>
      </ul>
    </section>

    <section id="volunteering">
      <h2>Volunteering</h2>
      <p>During my two-years stay in Udine, I <strong>volunteered</strong> during my free time after work in a student network organization to <strong>challenge myself</strong> and learn new <strong>soft skills</strong>:</p>
      <ul>
        <li><strong>Subcommissioner for the Network Commission of AEGEE-Europe, Baldria Area</strong> <br>
        From Aug. 2020 to Aug. 2021 </li>
      </ul>
    </section>

    <section id="education">
      <h2>Education</h2>
      <p>This section displays my <strong>academic titles</strong>:</p>
      <ul>
        <li><strong>(2021) License in ICT Engineering</strong> <br> University of Salerno ‚Äî Final mark: <strong>50/50</strong></li>
        <li><strong>(2016-2019) M.Sc. in Electronic Engineering</strong> <br>
           University of Salerno ‚Äî Final mark: <strong>110/110 cum laude</strong>. <br>
           The course is accredited EUR-ACE by QUACING. <br>
          Thesis: A Hardware Accelerator for CNNs based on Residue Number Systems.</li>
        <li><strong>(2012-2016) B.Sc. in Electronic Engineering</strong> <br>
           University of Salerno ‚Äî Final mark: <strong>104/110</strong>. <br>
           Thesis: Quantum Mechanics‚Äô role in electronics and some of its applications to engineering.</li>
        <li><strong>(2007-2012) Classical High School Diploma</strong> <br>
           Liceo Statale Pansini, Naples ‚Äî Final mark: <strong>100/100</strong></li>
      </ul>
    </section>

    <section id="skills">
      <h2>Skills</h2>
      <p>I have used each of the following tools at least once for an <strong>extensive</strong> period of time. <br> 
        I have highlighted in <strong>bold</strong> what I am currently <strong>proficient</strong> with:</p>
      <ul>
        <li><strong>Documentation:</strong> <strong>Microsoft Office Suite, LateX</strong>, IBM DOORS, <strong>yED</strong>, InkScape, <strong>WaveDrom, ASCIIFlow</strong></li>
        <li><strong>Project Management:</strong> Trello, Slack</li>
        <li><strong>Programming Languages:</strong> C, <strong>Python</strong>, Visual Basic for Applications</li>
        <li><strong>Scripting Languages:</strong> <strong>Bash, (T)CSH</strong>, TCL</li>
        <li><strong>Version Control:</strong> GitHub, <strong>Subversion</strong>, IBM Rational Team Concert</li>
        <li><strong>ML Frameworks:</strong> TensorFlow, ONNX, Netron</li>
        <li><strong>Code Automation:</strong> GitHub CoPilot, <strong>ChatGPT, Jenkins</strong></li>
        <li><strong>IDE:</strong> CodeComposer, ChibiOS, DevC++, Eclipse, Visual Studio Code, <strong>Notepad++</strong></li>
        <li><strong>Hardware Description Languages:</strong> <strong>SystemVerilog, Verilog</strong>, VHDL</li>
        <li><strong>EDA Tools:</strong> <strong>Questasim</strong>, Excelium, <strong>Cadence Integrated Metrics Center</strong>, Design Vision, Vivado, Spyglass</li>
        <li><strong>Simulation:</strong> Cadence Capture CIS, LTSpice, Matlab, PTC Mathcad, LabVIEW</li>
        <li><strong>Miscellanea:</strong>Photoshop</li>
      </ul>
    </section>

    <section id="languages">
      <h2>Languages</h2>
      <ul>
        <li><strong>Italian</strong>: Native</li>
        <li><strong>English</strong>: Fluent, certified B2. <br>
           I communicate in english on a daily basis during my job and all technical documents that I craft or consult are english.</li>
        <li><strong>German</strong>: Basic, self-learning</li>
      </ul>
    </section>

    <footer>
      &copy; 2025 Michele Rossi. All rights reserved.
    </footer>

  </main>

</body>
</html>