{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587553264076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587553264081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 12:01:03 2020 " "Processing started: Wed Apr 22 12:01:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587553264081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587553264081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BinUDCntEnRst4 -c BinUDCntEnRst4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off BinUDCntEnRst4 -c BinUDCntEnRst4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587553264081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587553264488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587553264488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binudcntenrst4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binudcntenrst4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinUDCntEnRst4-Behavioral " "Found design unit 1: BinUDCntEnRst4-Behavioral" {  } { { "BinUDCntEnRst4.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula7/Parte2Nova/BinUDCntEnRst4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587553273926 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinUDCntEnRst4 " "Found entity 1: BinUDCntEnRst4" {  } { { "BinUDCntEnRst4.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula7/Parte2Nova/BinUDCntEnRst4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587553273926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587553273926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binudcntenrst4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binudcntenrst4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinUDCntEnRst4_Tb-Stimulus " "Found design unit 1: BinUDCntEnRst4_Tb-Stimulus" {  } { { "BinUDCntEnRst4_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula7/Parte2Nova/BinUDCntEnRst4_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587553273929 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinUDCntEnRst4_Tb " "Found entity 1: BinUDCntEnRst4_Tb" {  } { { "BinUDCntEnRst4_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula7/Parte2Nova/BinUDCntEnRst4_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587553273929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587553273929 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "downto0 BinUDCntEnRst4_Tb.vhd(14) " "VHDL error at BinUDCntEnRst4_Tb.vhd(14): object \"downto0\" is used but not declared" {  } { { "BinUDCntEnRst4_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula7/Parte2Nova/BinUDCntEnRst4_Tb.vhd" 14 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1587553273930 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "std_logic_vector BinUDCntEnRst4_Tb.vhd(14) " "VHDL Type Conversion error at BinUDCntEnRst4_Tb.vhd(14): can't determine type of object or expression near text or symbol \"std_logic_vector\"" {  } { { "BinUDCntEnRst4_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula7/Parte2Nova/BinUDCntEnRst4_Tb.vhd" 14 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587553273930 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587553274052 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 22 12:01:14 2020 " "Processing ended: Wed Apr 22 12:01:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587553274052 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587553274052 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587553274052 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587553274052 ""}
