Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Mar 26 10:29:47 2025
| Host         : ALFONSOMOGGD51E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cronometro_onboard_control_sets_placed.rpt
| Design       : cronometro_onboard
| Device       : xc7a50ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           19 |
| Yes          | No                    | No                     |              17 |            5 |
| Yes          | No                    | Yes                    |              17 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | crono/count_min/E[0]                    | RST_IBUF         |                3 |              5 |         1.67 |
|  CLK_IBUF_BUFG | gest_sw/tmp_orario_completo[16]_i_1_n_0 |                  |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG | crono/count_sec/count_tmp_reg[3]_3[0]   | RST_IBUF         |                4 |              6 |         1.50 |
|  CLK_IBUF_BUFG | gest_sw/tmp_orario_completo[11]_i_1_n_0 |                  |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG | IMPOSTA_SEC_IBUF                        |                  |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG | crono/div/E[0]                          | RST_IBUF         |                4 |              6 |         1.50 |
|  CLK_IBUF_BUFG |                                         | RST_IBUF         |               19 |             50 |         2.63 |
+----------------+-----------------------------------------+------------------+------------------+----------------+--------------+


