
library ieee;
use ieee.std_logic_1164.all;

entity bintobcd_12 is
  port(signal a  :  in std_logic_vector(5 downto 0);
	   signal f  : out std_logic_vector(11 downto 0)) ;
end bintobcd_12;

architecture structural of bintobcd_12 is

  constant DONT_CARE : std_logic_vector(11 downto 0):= (others => '-');
  
  signal a_int : std_logic_vector(7 downto 0);

begin

  a_int <= "00" & a;

  with a_int select
    f <= x"000" when x"00",
         x"001" when x"01",
         x"002" when x"02",
         x"003" when x"03",
         x"004" when x"04",
         x"005" when x"05",
         x"006" when x"06",
         x"007" when x"07",
         x"008" when x"08",
         x"009" when x"09",

         x"010" when x"0A",
         x"011" when x"0B",
         x"012" when x"0C",
         x"013" when x"0D",
         x"014" when x"0E",
         x"015" when x"0F",
         x"016" when x"10",
         x"017" when x"11",
         x"018" when x"12",
         x"019" when x"13",

         x"020" when x"14",
         x"021" when x"15",
         x"022" when x"16",
         x"023" when x"17",
         x"024" when x"18",
         x"025" when x"19",
         x"026" when x"1A",
         x"027" when x"1B",
         x"028" when x"1C",
         x"029" when x"1D",

         x"030" when x"1E",
         x"031" when x"1F",
         x"032" when x"20",
         x"033" when x"21",
         x"034" when x"22",
         x"035" when x"23",
         x"036" when x"24",
         x"037" when x"25",
         x"038" when x"26",
         x"039" when x"27",

         x"040" when x"28",

         DONT_CARE when others;

end structural;
