$date
	Sun Sep 26 15:55:11 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 % cin $end
$var wire 1 & j $end
$var wire 1 ' k $end
$var wire 1 ( s $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
1%
0$
0#
x"
x!
$end
#3
0(
#4
1!
0&
#5
0%
1#
#7
0'
#8
1(
#10
1%
1$
#11
0"
#12
1&
#13
1'
0(
#15
1"
0%
0#
#17
0'
#18
1(
#19
0&
#20
1%
#23
1'
0"
#24
0!
#25
0%
0$
#26
1!
1"
#28
0(
#29
0'
#30
1$
1#
#32
1&
0!
#35
