module mux_2_1(sel, in0, in1, out);
	input sel;
	input [7:0] in0,in1;
	output [7:0] out;
	assign out = sel ? in1 : in0;
endmodule
