m255
K4
z2
!s11e vcom 2021.4 2021.10, Oct 14 2021
!s11f vlog 2021.4 2021.10, Oct 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/jcarlin/Documents/GitHub/e155-lab3/fpga/sim/key_decoder_tb
vvgaController
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1733183477
Z1 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 [bB?B2<1aR^JgU[ndmS1:1
I3NAH@`6JFQIhL7OB>>h3G1
S1
Z2 dC:/lscc/radiant/3.2/modeltech/win32loem
w1733183446
8C:/Users/jcarlin/Documents/GitHub/e155-project/fpga/src/vgaController.sv
FC:/Users/jcarlin/Documents/GitHub/e155-project/fpga/src/vgaController.sv
!i122 7
L0 1 53
Z3 OT;L;2021.4;73
31
!s108 1733183477.000000
!s107 C:/Users/jcarlin/Documents/GitHub/e155-project/fpga/src/vgaController.sv|
!s90 -reportprogress|300|-work|work|-sv|-O0|C:/Users/jcarlin/Documents/GitHub/e155-project/fpga/src/vgaController.sv|
!s101 -O0
!i113 1
Z4 o-work work -sv -O0
Z5 tCvgOpt 0
nvga@controller
vvgaController_tb
R0
!s110 1733183857
R1
r1
!s85 0
!i10b 1
!s100 _n3Ndb?]L4>M<?:1=kf3>3
I8[PfQz@GlWSjC3ab8bLdJ0
S1
R2
w1733183851
8C:/Users/jcarlin/Documents/GitHub/e155-project/fpga/testbench/vgaController_tb.sv
FC:/Users/jcarlin/Documents/GitHub/e155-project/fpga/testbench/vgaController_tb.sv
!i122 12
L0 3 40
R3
31
!s108 1733183857.000000
!s107 C:/Users/jcarlin/Documents/GitHub/e155-project/fpga/testbench/vgaController_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-O0|C:/Users/jcarlin/Documents/GitHub/e155-project/fpga/testbench/vgaController_tb.sv|
!s101 -O0
!i113 1
R4
R5
nvga@controller_tb
