
*** Running vivado
    with args -log ComplexMatrixMultiplier.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ComplexMatrixMultiplier.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ComplexMatrixMultiplier.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 455.781 ; gain = 163.188
Command: synth_design -top ComplexMatrixMultiplier -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23144
ERROR: [Synth 8-9917] port 'a_real' must not be declared to be an array [C:/Codes/Verilog/complex_matrix_multiplication/complex_matrix_multiplication.srcs/sources_1/new/matrix_mul.v:24]
ERROR: [Synth 8-9917] port 'a_imag' must not be declared to be an array [C:/Codes/Verilog/complex_matrix_multiplication/complex_matrix_multiplication.srcs/sources_1/new/matrix_mul.v:25]
ERROR: [Synth 8-9917] port 'b_real' must not be declared to be an array [C:/Codes/Verilog/complex_matrix_multiplication/complex_matrix_multiplication.srcs/sources_1/new/matrix_mul.v:26]
ERROR: [Synth 8-9917] port 'b_imag' must not be declared to be an array [C:/Codes/Verilog/complex_matrix_multiplication/complex_matrix_multiplication.srcs/sources_1/new/matrix_mul.v:27]
ERROR: [Synth 8-9917] port 'result_real' must not be declared to be an array [C:/Codes/Verilog/complex_matrix_multiplication/complex_matrix_multiplication.srcs/sources_1/new/matrix_mul.v:28]
ERROR: [Synth 8-9917] port 'result_imag' must not be declared to be an array [C:/Codes/Verilog/complex_matrix_multiplication/complex_matrix_multiplication.srcs/sources_1/new/matrix_mul.v:29]
INFO: [Synth 8-10285] module 'ComplexMatrixMultiplier' is ignored due to previous errors [C:/Codes/Verilog/complex_matrix_multiplication/complex_matrix_multiplication.srcs/sources_1/new/matrix_mul.v:55]
INFO: [Synth 8-9084] Verilog file 'C:/Codes/Verilog/complex_matrix_multiplication/complex_matrix_multiplication.srcs/sources_1/new/matrix_mul.v' ignored due to errors
Failed to read verilog 'C:/Codes/Verilog/complex_matrix_multiplication/complex_matrix_multiplication.srcs/sources_1/new/matrix_mul.v'
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Sep 21 14:23:57 2023...
