
---------- Begin Simulation Statistics ----------
final_tick                                 2030605500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              371543875                       # Simulator instruction rate (inst/s)
host_mem_usage                                8681268                       # Number of bytes of host memory used
host_op_rate                                367896461                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.01                       # Real time elapsed on the host
host_tick_rate                                3918255                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2765300                       # Number of instructions simulated
sim_ops                                       2765300                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                       29500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    4                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 2                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              11                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               11                       # Number of indirect misses.
system.cpu.branchPred.lookups                      15                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            1                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                          15                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.committedVectorInsts                     5                       # Number of vector instructions committed
system.cpu.cpi                               3.933333                       # CPI: cycles per instruction
system.cpu.discardedOps                            12                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                 42                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 4                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  5                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                              19                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.254237                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                               59                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numStallByVEgine                         0                       # Number of stalls generated by the Vector Unit
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                      10     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::VectorArith1Src              0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::VectorArith2Src              1      6.67%     73.33% # Class of committed instruction
system.cpu.op_class_0::VectorArith3Src              0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::VectorMaskLogical            0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::VectorReduction              0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::VectorConvertIntToFP            0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::VectorConvertFPToInt            0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::VectorWConvertFPToInt            0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::VectorWConvertIntToFP            0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::VectorWConvertFPToFP            0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::VectorNConvertFPToInt            0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::VectorNConvertIntToFP            0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::VectorNConvertFPToFP            0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::VectorFPCompare              0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::VectorIntCompare             0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::VectorSlideUp                0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::VectorSlideDown              0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::VectorToScalar               0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::VectorMemoryLoad             2     13.33%     86.67% # Class of committed instruction
system.cpu.op_class_0::VectorMemoryStore            1      6.67%     93.33% # Class of committed instruction
system.cpu.op_class_0::VectorConfig                 1      6.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                       15                       # Class of committed instruction
system.cpu.tickCycles                              40                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.AverageVL       1024.0                       # SumVL divided by the number of instructions
system.cpu.ve_interface.vector_engine.SumVL         2048                       # Sum of all instruction's vector length to obtain the average 
system.cpu.ve_interface.vector_engine.VectorArithmeticIns            0                       # Number vector arithmetic instructions
system.cpu.ve_interface.vector_engine.VectorConfigIns            1                       # Number vector configuration instructions
system.cpu.ve_interface.vector_engine.VectorMemIns            2                       # Number vector arithmetic instructions
system.cpu.ve_interface.vector_engine.vector_inst_queue.VectorArithQueueSlotsUsed            1                       # Number of arith queue entries used during execution
system.cpu.ve_interface.vector_engine.vector_inst_queue.VectorMemQueueSlotsUsed            2                       # Number of mem queue entries used during execution
system.cpu.ve_interface.vector_engine.vector_inst_queue.idleCycles      4061183                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_inst_queue.tickCycles           28                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_inst_queue.totalTickCycles      4061211                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numALU16_operations            0                       # Number of 16-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numALU32_operations            0                       # Number of 32-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numALU64_operations            0                       # Number of 64-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numALU8_operations            0                       # Number of 8-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numFP32_operations            0                       # Number of 32-bit Floating-point operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numFP64_operations            0                       # Number of 64-bit Floating-point operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numMUL16_operations            0                       # Number of 16-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numMUL32_operations            0                       # Number of 32-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numMUL64_operations            0                       # Number of 64-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numMUL8_operations            0                       # Number of 8-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane0.dstReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane0.dstReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane0.dstReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane0.dstReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane0.dstWriter.Cache_line_w_req            0                       # Number of cache lines write requested
system.cpu.ve_interface.vector_engine.vector_lane0.dstWriter.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane0.dstWriter.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane0.dstWriter.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane0.srcAReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane0.srcAReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane0.srcAReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane0.srcAReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane0.srcBReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane0.srcBReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane0.srcBReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane0.srcBReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane0.srcMReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane0.srcMReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane0.srcMReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane0.srcMReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numALU16_operations            0                       # Number of 16-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numALU32_operations            0                       # Number of 32-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numALU64_operations            0                       # Number of 64-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numALU8_operations            0                       # Number of 8-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numFP32_operations            0                       # Number of 32-bit Floating-point operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numFP64_operations            0                       # Number of 64-bit Floating-point operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numMUL16_operations            0                       # Number of 16-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numMUL32_operations            0                       # Number of 32-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numMUL64_operations            0                       # Number of 64-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numMUL8_operations            0                       # Number of 8-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane1.dstReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane1.dstReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane1.dstReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane1.dstReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane1.dstWriter.Cache_line_w_req            0                       # Number of cache lines write requested
system.cpu.ve_interface.vector_engine.vector_lane1.dstWriter.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane1.dstWriter.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane1.dstWriter.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane1.srcAReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane1.srcAReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane1.srcAReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane1.srcAReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane1.srcBReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane1.srcBReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane1.srcBReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane1.srcBReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane1.srcMReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane1.srcMReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane1.srcMReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane1.srcMReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numALU16_operations            0                       # Number of 16-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numALU32_operations            0                       # Number of 32-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numALU64_operations            0                       # Number of 64-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numALU8_operations            0                       # Number of 8-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numFP32_operations            0                       # Number of 32-bit Floating-point operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numFP64_operations            0                       # Number of 64-bit Floating-point operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numMUL16_operations            0                       # Number of 16-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numMUL32_operations            0                       # Number of 32-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numMUL64_operations            0                       # Number of 64-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numMUL8_operations            0                       # Number of 8-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane2.dstReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane2.dstReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane2.dstReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane2.dstReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane2.dstWriter.Cache_line_w_req            0                       # Number of cache lines write requested
system.cpu.ve_interface.vector_engine.vector_lane2.dstWriter.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane2.dstWriter.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane2.dstWriter.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane2.srcAReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane2.srcAReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane2.srcAReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane2.srcAReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane2.srcBReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane2.srcBReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane2.srcBReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane2.srcBReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane2.srcMReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane2.srcMReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane2.srcMReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane2.srcMReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numALU16_operations            0                       # Number of 16-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numALU32_operations            0                       # Number of 32-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numALU64_operations            0                       # Number of 64-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numALU8_operations            0                       # Number of 8-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numFP32_operations            0                       # Number of 32-bit Floating-point operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numFP64_operations            0                       # Number of 64-bit Floating-point operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numMUL16_operations            0                       # Number of 16-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numMUL32_operations            0                       # Number of 32-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numMUL64_operations            0                       # Number of 64-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numMUL8_operations            0                       # Number of 8-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane3.dstReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane3.dstReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane3.dstReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane3.dstReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane3.dstWriter.Cache_line_w_req            0                       # Number of cache lines write requested
system.cpu.ve_interface.vector_engine.vector_lane3.dstWriter.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane3.dstWriter.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane3.dstWriter.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane3.srcAReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane3.srcAReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane3.srcAReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane3.srcAReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane3.srcBReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane3.srcBReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane3.srcBReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane3.srcBReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane3.srcMReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane3.srcMReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane3.srcMReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane3.srcMReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader.Cache_line_r_req            6                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader.idleCycles      4061202                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader.tickCycles            4                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader.totalTickCycles      4061206                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader_addr.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader_addr.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader_addr.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader_addr.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_memory_unit.memWriter.Cache_line_w_req            0                       # Number of cache lines write requested
system.cpu.ve_interface.vector_engine.vector_memory_unit.memWriter.idleCycles      4061185                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_memory_unit.memWriter.tickCycles           26                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_memory_unit.memWriter.totalTickCycles      4061211                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_reg.numReads_64bit_elements            0                       # Number of reads to the vrf, 64-bit elements
system.cpu.ve_interface.vector_engine.vector_reg.numReads_perLane_64bit_elements            0                       # Number of reads to the vrf per lane, 64-bit elements
system.cpu.ve_interface.vector_engine.vector_reg.numWritess_64bit_elements           20                       # Number of writes to the vrf, 64-bit elements
system.cpu.ve_interface.vector_engine.vector_reg.numWritess_perLane_64bit_elements           20                       # Number of writes to the vrf per lane, 64-bit elements
system.cpu.ve_interface.vector_engine.vector_rob.VectorROBentriesUsed            4                       # Max number of ROB entries used during execution
system.cpu.ve_interface.vector_engine.vector_rob.idleCycles      4061183                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_rob.tickCycles           28                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_rob.totalTickCycles      4061211                       # Number of cycles that the object ticked or was stopped
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests              1                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             1                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           500                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.dcache.demand_hits::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total                7                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            6                       # number of overall hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::total               7                       # number of overall hits
system.cpu.dcache.demand_accesses::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total            7                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total            7                       # number of overall (read+write) accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            6                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total               7                       # number of ReadReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total            7                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                   98                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data           98                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000374                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000374                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           97                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.000374                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses                28                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses               28                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total                8                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::total               8                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total             1                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst        16000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total        16000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst        16000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total        16000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total            9                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total            9                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.111111                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.111111                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.111111                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.111111                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        16000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        16000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        16000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        16000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst        15000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        15000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst        15000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        15000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.111111                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.111111                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.111111                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.111111                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        15000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        15000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        15000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        15000                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total               8                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             1                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst        16000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total        16000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.111111                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        16000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        16000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst        15000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        15000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.111111                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        15000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        15000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           407.000034                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.000034                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.397461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.397461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.398438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses                38                       # Number of tag accesses
system.cpu.icache.tags.data_accesses               38                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_inst_queue.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.clk_domain.clock         1000                       # Clock period in ticks
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane0.dstReader.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane0.dstWriter.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane0.srcAReader.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane0.srcBReader.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane0.srcMReader.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.clk_domain.clock         1000                       # Clock period in ticks
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane1.dstReader.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane1.dstWriter.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane1.srcAReader.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane1.srcBReader.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane1.srcMReader.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.clk_domain.clock         1000                       # Clock period in ticks
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane2.dstReader.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane2.dstWriter.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane2.srcAReader.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane2.srcBReader.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane2.srcMReader.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.clk_domain.clock         1000                       # Clock period in ticks
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane3.dstReader.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane3.dstWriter.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane3.srcAReader.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane3.srcBReader.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane3.srcMReader.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader_addr.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_memory_unit.memWriter.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_reg.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_rob.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.l1bus.trans_dist::ReadReq                    7                       # Transaction distribution
system.l1bus.trans_dist::ReadResp                   7                       # Transaction distribution
system.l1bus.pkt_count_system.cpu.execute.dcache_port::system.cpu.dcache.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.l1bus.pkt_count_system.cpu.ve_interface.vector_engine.vector_mem_port::system.cpu.dcache.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.l1bus.pkt_count::total                      14                       # Packet count per connected master and slave (bytes)
system.l1bus.pkt_size_system.cpu.execute.dcache_port::system.cpu.dcache.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.l1bus.pkt_size_system.cpu.ve_interface.vector_engine.vector_mem_port::system.cpu.dcache.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.l1bus.pkt_size::total                      392                       # Cumulative packet size per connected master and slave (bytes)
system.l1bus.snoops                                 0                       # Total snoops (count)
system.l1bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l1bus.snoop_fanout::samples                  7                       # Request fanout histogram
system.l1bus.snoop_fanout::mean              0.857143                       # Request fanout histogram
system.l1bus.snoop_fanout::stdev             0.377964                       # Request fanout histogram
system.l1bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l1bus.snoop_fanout::0                        1     14.29%     14.29% # Request fanout histogram
system.l1bus.snoop_fanout::1                        6     85.71%    100.00% # Request fanout histogram
system.l1bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l1bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l1bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l1bus.snoop_fanout::total                    7                       # Request fanout histogram
system.l1bus.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.l1bus.reqLayer0.occupancy                 3500                       # Layer occupancy (ticks)
system.l1bus.reqLayer0.utilization               11.9                       # Layer utilization (%)
system.l1bus.respLayer0.occupancy                1499                       # Layer occupancy (ticks)
system.l1bus.respLayer0.utilization               5.1                       # Layer utilization (%)
system.l1bus.respLayer1.occupancy                6000                       # Layer occupancy (ticks)
system.l1bus.respLayer1.utilization              20.3                       # Layer utilization (%)
system.l2bus.trans_dist::ReadResp                   2                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq              1                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                       3                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                      128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                  1                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                  nan                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                        1    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                    1                       # Request fanout histogram
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.l2bus.reqLayer0.occupancy                  500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy                3000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization              10.2                       # Layer utilization (%)
system.l2cache.demand_misses::.cpu.inst             1                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                 1                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst            1                       # number of overall misses
system.l2cache.overall_misses::total                1                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst        13000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total        13000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst        13000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total        13000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst            1                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst            1                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        13000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        13000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        13000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        13000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst            1                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst            1                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst        12000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total        12000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst        12000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total        12000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        12000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        12000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        12000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total        12000                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.ReadSharedReq_misses::.cpu.inst            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst        13000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total        13000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        13000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        13000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst        12000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total        12000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        12000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        12000                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              505.067828                       # Cycle average of tags in use
system.l2cache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   407.067828                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data           98                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.000776                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.000187                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.000963                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          496                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.000965                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                   10                       # Number of tag accesses
system.l2cache.tags.data_accesses                  10                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst              64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                  64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total             64                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst                1                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                    1                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst         2169491525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             2169491525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst    2169491525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total        2169491525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst        2169491525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            2169491525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                  2                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port            3                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      3                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 1                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       1    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   1                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2030605500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy                 500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy               5000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization             16.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2826062000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1739013                       # Simulator instruction rate (inst/s)
host_mem_usage                                8682292                       # Number of bytes of host memory used
host_op_rate                                  1738931                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.22                       # Real time elapsed on the host
host_tick_rate                              357765847                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3866461                       # Number of instructions simulated
sim_ops                                       3866461                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000795                       # Number of seconds simulated
sim_ticks                                   795486000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.399626                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  185596                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               186717                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8738                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            224077                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6094                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7260                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1166                       # Number of indirect misses.
system.cpu.branchPred.lookups                  243738                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          904                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1101176                       # Number of instructions committed
system.cpu.committedOps                       1101176                       # Number of ops (including micro ops) committed
system.cpu.committedVectorInsts                     5                       # Number of vector instructions committed
system.cpu.cpi                               1.444794                       # CPI: cycles per instruction
system.cpu.discardedOps                         22866                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                  16                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             834159                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            211560                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           180228                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  5                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           76116                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.692140                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                          1590972                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numStallByVEgine                         0                       # Number of stalls generated by the Vector Unit
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                  68      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  750120     68.12%     68.13% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1597      0.15%     68.27% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1056      0.10%     68.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    16      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.37% # Class of committed instruction
system.cpu.op_class_0::MemRead                 185913     16.88%     85.25% # Class of committed instruction
system.cpu.op_class_0::MemWrite                162385     14.75%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                16      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorArith1Src              0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorArith2Src              1      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorArith3Src              0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorMaskLogical            0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorReduction              0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorConvertIntToFP            0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorConvertFPToInt            0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorWConvertFPToInt            0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorWConvertIntToFP            0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorWConvertFPToFP            0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorNConvertFPToInt            0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorNConvertIntToFP            0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorNConvertFPToFP            0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorFPCompare              0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorIntCompare             0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorSlideUp                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorSlideDown              0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorToScalar               0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorMemoryLoad             2      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorMemoryStore            1      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::VectorConfig                 1      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1101176                       # Class of committed instruction
system.cpu.tickCycles                         1514856                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.AverageVL       1024.0                       # SumVL divided by the number of instructions
system.cpu.ve_interface.vector_engine.SumVL         4096                       # Sum of all instruction's vector length to obtain the average 
system.cpu.ve_interface.vector_engine.VectorArithmeticIns            1                       # Number vector arithmetic instructions
system.cpu.ve_interface.vector_engine.VectorConfigIns            1                       # Number vector configuration instructions
system.cpu.ve_interface.vector_engine.VectorMemIns            3                       # Number vector arithmetic instructions
system.cpu.ve_interface.vector_engine.vector_inst_queue.VectorArithQueueSlotsUsed            1                       # Number of arith queue entries used during execution
system.cpu.ve_interface.vector_engine.vector_inst_queue.VectorMemQueueSlotsUsed            2                       # Number of mem queue entries used during execution
system.cpu.ve_interface.vector_engine.vector_inst_queue.idleCycles      4061183                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_inst_queue.tickCycles           82                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_inst_queue.totalTickCycles      4061265                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numALU16_operations            0                       # Number of 16-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numALU32_operations            0                       # Number of 32-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numALU64_operations            0                       # Number of 64-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numALU8_operations            0                       # Number of 8-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numFP32_operations            0                       # Number of 32-bit Floating-point operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numFP64_operations            0                       # Number of 64-bit Floating-point operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numMUL16_operations            0                       # Number of 16-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numMUL32_operations            0                       # Number of 32-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numMUL64_operations            0                       # Number of 64-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.numMUL8_operations            0                       # Number of 8-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane0.dstReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane0.dstReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane0.dstReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane0.dstReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane0.dstWriter.Cache_line_w_req            0                       # Number of cache lines write requested
system.cpu.ve_interface.vector_engine.vector_lane0.dstWriter.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane0.dstWriter.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane0.dstWriter.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane0.srcAReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane0.srcAReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane0.srcAReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane0.srcAReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane0.srcBReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane0.srcBReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane0.srcBReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane0.srcBReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane0.srcMReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane0.srcMReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane0.srcMReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane0.srcMReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numALU16_operations            0                       # Number of 16-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numALU32_operations            0                       # Number of 32-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numALU64_operations            0                       # Number of 64-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numALU8_operations            0                       # Number of 8-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numFP32_operations            0                       # Number of 32-bit Floating-point operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numFP64_operations            0                       # Number of 64-bit Floating-point operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numMUL16_operations            0                       # Number of 16-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numMUL32_operations            0                       # Number of 32-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numMUL64_operations            0                       # Number of 64-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.numMUL8_operations            0                       # Number of 8-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane1.dstReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane1.dstReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane1.dstReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane1.dstReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane1.dstWriter.Cache_line_w_req            0                       # Number of cache lines write requested
system.cpu.ve_interface.vector_engine.vector_lane1.dstWriter.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane1.dstWriter.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane1.dstWriter.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane1.srcAReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane1.srcAReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane1.srcAReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane1.srcAReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane1.srcBReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane1.srcBReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane1.srcBReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane1.srcBReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane1.srcMReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane1.srcMReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane1.srcMReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane1.srcMReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numALU16_operations            0                       # Number of 16-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numALU32_operations            0                       # Number of 32-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numALU64_operations            0                       # Number of 64-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numALU8_operations            0                       # Number of 8-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numFP32_operations            0                       # Number of 32-bit Floating-point operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numFP64_operations            0                       # Number of 64-bit Floating-point operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numMUL16_operations            0                       # Number of 16-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numMUL32_operations            0                       # Number of 32-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numMUL64_operations            0                       # Number of 64-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.numMUL8_operations            0                       # Number of 8-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane2.dstReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane2.dstReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane2.dstReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane2.dstReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane2.dstWriter.Cache_line_w_req            0                       # Number of cache lines write requested
system.cpu.ve_interface.vector_engine.vector_lane2.dstWriter.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane2.dstWriter.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane2.dstWriter.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane2.srcAReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane2.srcAReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane2.srcAReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane2.srcAReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane2.srcBReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane2.srcBReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane2.srcBReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane2.srcBReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane2.srcMReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane2.srcMReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane2.srcMReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane2.srcMReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.idleCycles      2030612                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numALU16_operations            0                       # Number of 16-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numALU32_operations            0                       # Number of 32-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numALU64_operations            0                       # Number of 64-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numALU8_operations            0                       # Number of 8-bit ALU operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numFP32_operations            0                       # Number of 32-bit Floating-point operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numFP64_operations           16                       # Number of 64-bit Floating-point operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numMUL16_operations            0                       # Number of 16-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numMUL32_operations            0                       # Number of 32-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numMUL64_operations            0                       # Number of 64-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.numMUL8_operations            0                       # Number of 8-bit Integer Multiplication operations
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.tickCycles           19                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.totalTickCycles      2030631                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane3.dstReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane3.dstReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane3.dstReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane3.dstReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane3.dstWriter.Cache_line_w_req            0                       # Number of cache lines write requested
system.cpu.ve_interface.vector_engine.vector_lane3.dstWriter.idleCycles      4061224                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane3.dstWriter.tickCycles           39                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane3.dstWriter.totalTickCycles      4061263                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane3.srcAReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane3.srcAReader.idleCycles      4061224                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane3.srcAReader.tickCycles           15                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane3.srcAReader.totalTickCycles      4061239                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane3.srcBReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane3.srcBReader.idleCycles      4061224                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane3.srcBReader.tickCycles           15                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane3.srcBReader.totalTickCycles      4061239                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_lane3.srcMReader.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_lane3.srcMReader.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_lane3.srcMReader.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_lane3.srcMReader.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader.Cache_line_r_req            6                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader.idleCycles      4061260                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader.tickCycles           19                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader.totalTickCycles      4061279                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader_addr.Cache_line_r_req            0                       # Number of cache lines read requested
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader_addr.idleCycles            0                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader_addr.tickCycles            0                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader_addr.totalTickCycles            0                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_memory_unit.memWriter.Cache_line_w_req            3                       # Number of cache lines write requested
system.cpu.ve_interface.vector_engine.vector_memory_unit.memWriter.idleCycles      4061226                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_memory_unit.memWriter.tickCycles           54                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_memory_unit.memWriter.totalTickCycles      4061280                       # Number of cycles that the object ticked or was stopped
system.cpu.ve_interface.vector_engine.vector_reg.numReads_64bit_elements           48                       # Number of reads to the vrf, 64-bit elements
system.cpu.ve_interface.vector_engine.vector_reg.numReads_perLane_64bit_elements           48                       # Number of reads to the vrf per lane, 64-bit elements
system.cpu.ve_interface.vector_engine.vector_reg.numWritess_64bit_elements           48                       # Number of writes to the vrf, 64-bit elements
system.cpu.ve_interface.vector_engine.vector_reg.numWritess_perLane_64bit_elements           48                       # Number of writes to the vrf per lane, 64-bit elements
system.cpu.ve_interface.vector_engine.vector_rob.VectorROBentriesUsed            4                       # Max number of ROB entries used during execution
system.cpu.ve_interface.vector_engine.vector_rob.idleCycles      4061183                       # Total number of cycles that the object has spent stopped
system.cpu.ve_interface.vector_engine.vector_rob.tickCycles          114                       # Number of cycles that the object actually ticked
system.cpu.ve_interface.vector_engine.vector_rob.totalTickCycles      4061297                       # Number of cycles that the object ticked or was stopped
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests             34                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            35                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           500                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.dcache.demand_hits::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            8                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.cpu.data       351397                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           351405                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            8                       # number of overall hits
system.cpu.dcache.overall_hits::.cpu.data       351397                       # number of overall hits
system.cpu.dcache.overall_hits::total          351405                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total              3                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            1                       # number of overall misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::total             3                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache         8000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data        19500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total        27500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache         8000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data        19500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total        27500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            9                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.cpu.data       351399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       351408                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            9                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       351399                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       351408                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache     0.111111                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache     0.111111                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache         8000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data         9750                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9166.666667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache         8000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data         9750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9166.666667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_misses::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache         7500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data        18500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total        26000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache         7500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data        18500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total        26000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache     0.111111                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache     0.111111                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache         7500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data         9250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8666.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache         7500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data         9250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8666.666667                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            6                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.cpu.data       189012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          189018                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total             2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data        19500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total        19500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.cpu.data       189014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       189020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data         9750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total         9750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            2                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data        18500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total        18500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data         9250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total         9250                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       162385                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         162387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       162385                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       162387                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_misses::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            1                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            1                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache         8000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total         8000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            1                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            1                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache         8000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total         8000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            1                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            1                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache         7500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total         7500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache         7500                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total         7500                       # average WriteLineReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            99.001760                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1253778                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               101                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          12413.643564                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache     0.999911                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.data    98.001849                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache     0.000004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000374                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000378                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           97                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.000385                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1405635                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1405635                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       558781                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           558781                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       558781                       # number of overall hits
system.cpu.icache.overall_hits::total          558781                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           31                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             31                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           31                       # number of overall misses
system.cpu.icache.overall_misses::total            31                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       252500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       252500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       252500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       252500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       558812                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       558812                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       558812                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       558812                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8145.161290                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8145.161290                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8145.161290                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8145.161290                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           31                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       236500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       236500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       236500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       236500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  7629.032258                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  7629.032258                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  7629.032258                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  7629.032258                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       558781                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          558781                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           31                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            31                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       252500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       252500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       558812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       558812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8145.161290                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8145.161290                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       236500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       236500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  7629.032258                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  7629.032258                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.438118                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1966847                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               438                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4490.518265                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.438118                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.399842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.399842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.427734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2235280                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2235280                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_inst_queue.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.clk_domain.clock         1000                       # Clock period in ticks
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.ve_interface.vector_engine.vector_lane0.dataPath.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane0.dstReader.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane0.dstWriter.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane0.srcAReader.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane0.srcBReader.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane0.srcMReader.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.clk_domain.clock         1000                       # Clock period in ticks
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.ve_interface.vector_engine.vector_lane1.dataPath.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane1.dstReader.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane1.dstWriter.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane1.srcAReader.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane1.srcBReader.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane1.srcMReader.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.clk_domain.clock         1000                       # Clock period in ticks
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.ve_interface.vector_engine.vector_lane2.dataPath.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane2.dstReader.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane2.dstWriter.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane2.srcAReader.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane2.srcBReader.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane2.srcMReader.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.clk_domain.clock         1000                       # Clock period in ticks
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.ve_interface.vector_engine.vector_lane3.dataPath.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane3.dstReader.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane3.dstWriter.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane3.srcAReader.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane3.srcBReader.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_lane3.srcMReader.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader_addr.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_memory_unit.memWriter.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_reg.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.cpu.ve_interface.vector_engine.vector_rob.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.l1bus.trans_dist::ReadReq               189020                       # Transaction distribution
system.l1bus.trans_dist::ReadResp              189020                       # Transaction distribution
system.l1bus.trans_dist::WriteReq              162388                       # Transaction distribution
system.l1bus.trans_dist::WriteResp             162388                       # Transaction distribution
system.l1bus.trans_dist::ReadSharedReq              1                       # Transaction distribution
system.l1bus.pkt_count_system.cpu.execute.dcache_port::system.cpu.dcache.cpu_side       702798                       # Packet count per connected master and slave (bytes)
system.l1bus.pkt_count_system.cpu.ve_interface.vector_engine.vector_mem_port::system.cpu.dcache.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.l1bus.pkt_count::total                  702816                       # Packet count per connected master and slave (bytes)
system.l1bus.pkt_size_system.cpu.execute.dcache_port::system.cpu.dcache.cpu_side       889399                       # Cumulative packet size per connected master and slave (bytes)
system.l1bus.pkt_size_system.cpu.ve_interface.vector_engine.vector_mem_port::system.cpu.dcache.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.l1bus.pkt_size::total                   889911                       # Cumulative packet size per connected master and slave (bytes)
system.l1bus.snoops                                 1                       # Total snoops (count)
system.l1bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l1bus.snoop_fanout::samples             351409                       # Request fanout histogram
system.l1bus.snoop_fanout::mean              0.000028                       # Request fanout histogram
system.l1bus.snoop_fanout::stdev             0.005334                       # Request fanout histogram
system.l1bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l1bus.snoop_fanout::0                   351399    100.00%    100.00% # Request fanout histogram
system.l1bus.snoop_fanout::1                       10      0.00%    100.00% # Request fanout histogram
system.l1bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l1bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l1bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l1bus.snoop_fanout::total               351409                       # Request fanout histogram
system.l1bus.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.l1bus.reqLayer0.occupancy            256898000                       # Layer occupancy (ticks)
system.l1bus.reqLayer0.utilization               32.3                       # Layer utilization (%)
system.l1bus.respLayer0.occupancy           270206999                       # Layer occupancy (ticks)
system.l1bus.respLayer0.utilization              34.0                       # Layer utilization (%)
system.l1bus.respLayer1.occupancy                7500                       # Layer occupancy (ticks)
system.l1bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.trans_dist::ReadResp                  34                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             33                       # Transaction distribution
system.l2bus.trans_dist::InvalidateReq              1                       # Transaction distribution
system.l2bus.trans_dist::InvalidateResp             1                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           63                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                      69                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     2176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 34                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.029412                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.171499                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       33     97.06%     97.06% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      2.94%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   34                       # Request fanout histogram
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.l2bus.reqLayer0.occupancy                17000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               48000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy                3500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst               1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                   1                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              1                       # number of overall hits
system.l2cache.overall_hits::total                  1                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            30                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data             2                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                32                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           30                       # number of overall misses
system.l2cache.overall_misses::.cpu.data            2                       # number of overall misses
system.l2cache.overall_misses::total               32                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       202500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data        14500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total       217000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       202500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data        14500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total       217000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              33                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             33                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.967742                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.969697                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.967742                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.969697                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst         6750                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data         7250                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total  6781.250000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst         6750                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data         7250                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total  6781.250000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst           30                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           30                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       187000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data        13500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total       200500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       187000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data        13500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total       200500                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.967742                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.969697                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.967742                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.969697                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst  6233.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data         6750                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total  6265.625000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst  6233.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data         6750                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total  6265.625000                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.ReadSharedReq_hits::.cpu.inst            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           30                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       202500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data        14500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total       217000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.967742                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.969697                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst         6750                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data         7250                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total  6781.250000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           30                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data            2                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       187000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data        13500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total       200500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.967742                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.969697                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst  6233.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data         6750                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total  6265.625000                       # average ReadSharedReq mshr miss latency
system.l2cache.InvalidateReq_misses::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            1                       # number of InvalidateReq misses
system.l2cache.InvalidateReq_misses::total            1                       # number of InvalidateReq misses
system.l2cache.InvalidateReq_accesses::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            1                       # number of InvalidateReq accesses(hits+misses)
system.l2cache.InvalidateReq_accesses::total            1                       # number of InvalidateReq accesses(hits+misses)
system.l2cache.InvalidateReq_miss_rate::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            1                       # miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_mshr_misses::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            1                       # number of InvalidateReq MSHR misses
system.l2cache.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2cache.InvalidateReq_mshr_miss_latency::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache         5000                       # number of InvalidateReq MSHR miss cycles
system.l2cache.InvalidateReq_mshr_miss_latency::total         5000                       # number of InvalidateReq MSHR miss cycles
system.l2cache.InvalidateReq_mshr_miss_rate::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache            1                       # mshr miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_avg_mshr_miss_latency::.cpu.ve_interface.vector_engine.system.cpu.ve_interface.vector_engine.vector_cache         5000                       # average InvalidateReq mshr miss latency
system.l2cache.InvalidateReq_avg_mshr_miss_latency::total         5000                       # average InvalidateReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              507.438984                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    538                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  537                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.001862                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   409.437132                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    98.001852                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.000781                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.000187                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.000968                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          537                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          502                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.001024                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  305                       # Number of tag accesses
system.l2cache.tags.data_accesses                 305                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1920                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst               30                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data                2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   32                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            2413619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             160908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                2574527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       2413619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2413619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           2413619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            160908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               2574527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 33                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            32                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                35                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      35    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  35                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2826062000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy               17524                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              82500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
