

================================================================
== Vivado HLS Report for 'C_drain_IO_L2_out'
================================================================
* Date:           Sat Sep 14 23:31:27 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1121|     1121| 5.605 us | 5.605 us |  1121|  1121|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     1120|     1120|        35|          -|          -|    32|    no    |
        | + Loop 1.1  |       32|       32|         2|          1|          1|    32|    yes   |
        | + Loop 1.2  |       32|       32|         2|          1|          1|    32|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      119|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      168|    -|
|Register             |        -|      -|       47|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       47|      287|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1043_fu_147_p2              |     +    |      0|  0|   6|           6|           1|
    |add_ln1044_fu_214_p2              |     +    |      0|  0|   6|           5|           1|
    |add_ln1050_fu_233_p2              |     +    |      0|  0|   6|           6|           1|
    |add_ln1067_fu_203_p2              |     +    |      0|  0|   6|           6|           1|
    |c3_V_fu_209_p2                    |     +    |      0|  0|   3|           2|           1|
    |and_ln1044_fu_171_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1043_fu_141_p2             |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln1044_fu_153_p2             |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln1047_fu_165_p2             |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln1050_fu_227_p2             |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln1067_fu_197_p2             |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln879_fu_191_p2              |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp1_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln1047_fu_177_p2               |    or    |      0|  0|   2|           1|           1|
    |select_ln1044_fu_220_p3           |  select  |      0|  0|   5|           1|           1|
    |select_ln1047_fu_183_p3           |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln1044_fu_159_p2              |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 119|          68|          51|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  33|          6|    1|          6|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1          |  15|          3|    1|          3|
    |fifo_C_drain_in_V_V_blk_n        |   9|          2|    1|          2|
    |fifo_C_drain_local_in_V_V_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_out_V_V_blk_n       |   9|          2|    1|          2|
    |fifo_C_drain_out_V_V_din         |  15|          3|  128|        384|
    |indvar_flatten11_reg_130         |   9|          2|    6|         12|
    |indvar_flatten30_reg_119         |   9|          2|    6|         12|
    |indvar_flatten37_reg_96          |   9|          2|    5|         10|
    |indvar_flatten49_reg_85          |   9|          2|    6|         12|
    |p_026_0_reg_108                  |   9|          2|    2|          4|
    |real_start                       |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 168|         35|  161|        456|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |add_ln1043_reg_243        |  6|   0|    6|          0|
    |ap_CS_fsm                 |  5|   0|    5|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |  1|   0|    1|          0|
    |icmp_ln1044_reg_248       |  1|   0|    1|          0|
    |icmp_ln1050_reg_281       |  1|   0|    1|          0|
    |icmp_ln1067_reg_262       |  1|   0|    1|          0|
    |indvar_flatten11_reg_130  |  6|   0|    6|          0|
    |indvar_flatten30_reg_119  |  6|   0|    6|          0|
    |indvar_flatten37_reg_96   |  5|   0|    5|          0|
    |indvar_flatten49_reg_85   |  6|   0|    6|          0|
    |p_026_0_reg_108           |  2|   0|    2|          0|
    |select_ln1047_reg_253     |  2|   0|    2|          0|
    |start_once_reg            |  1|   0|    1|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 47|   0|   47|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                             |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_rst                             |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_start                           |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|start_full_n                       |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_done                            | out |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_continue                        |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_idle                            | out |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_ready                           | out |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|start_out                          | out |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|start_write                        | out |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|fifo_C_drain_in_V_V_dout           |  in |  128|   ap_fifo  |    fifo_C_drain_in_V_V    |    pointer   |
|fifo_C_drain_in_V_V_empty_n        |  in |    1|   ap_fifo  |    fifo_C_drain_in_V_V    |    pointer   |
|fifo_C_drain_in_V_V_read           | out |    1|   ap_fifo  |    fifo_C_drain_in_V_V    |    pointer   |
|fifo_C_drain_out_V_V_din           | out |  128|   ap_fifo  |    fifo_C_drain_out_V_V   |    pointer   |
|fifo_C_drain_out_V_V_full_n        |  in |    1|   ap_fifo  |    fifo_C_drain_out_V_V   |    pointer   |
|fifo_C_drain_out_V_V_write         | out |    1|   ap_fifo  |    fifo_C_drain_out_V_V   |    pointer   |
|fifo_C_drain_local_in_V_V_dout     |  in |  128|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
|fifo_C_drain_local_in_V_V_empty_n  |  in |    1|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
|fifo_C_drain_local_in_V_V_read     | out |    1|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 5 4 
4 --> 3 
5 --> 2 
6 --> 5 7 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_local_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i128* %fifo_C_drain_in_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i128* %fifo_C_drain_out_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i128* %fifo_C_drain_local_in_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "br label %.preheader2" [src/kernel_kernel.cpp:1043]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.50>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten49 = phi i6 [ 0, %0 ], [ %add_ln1043, %.loopexit ]" [src/kernel_kernel.cpp:1043]   --->   Operation 15 'phi' 'indvar_flatten49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i5 [ 0, %0 ], [ %select_ln1044, %.loopexit ]" [src/kernel_kernel.cpp:1044]   --->   Operation 16 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_026_0 = phi i2 [ 0, %0 ], [ %c3_V, %.loopexit ]"   --->   Operation 17 'phi' 'p_026_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.61ns)   --->   "%icmp_ln1043 = icmp eq i6 %indvar_flatten49, -32" [src/kernel_kernel.cpp:1043]   --->   Operation 18 'icmp' 'icmp_ln1043' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.43ns)   --->   "%add_ln1043 = add i6 %indvar_flatten49, 1" [src/kernel_kernel.cpp:1043]   --->   Operation 19 'add' 'add_ln1043' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1043, label %1, label %.preheader310.preheader" [src/kernel_kernel.cpp:1043]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 21 'speclooptripcount' 'empty_89' <Predicate = (!icmp_ln1043)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.63ns)   --->   "%icmp_ln1044 = icmp eq i5 %indvar_flatten37, 8" [src/kernel_kernel.cpp:1044]   --->   Operation 22 'icmp' 'icmp_ln1044' <Predicate = (!icmp_ln1043)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln1047)   --->   "%xor_ln1044 = xor i1 %icmp_ln1044, true" [src/kernel_kernel.cpp:1044]   --->   Operation 23 'xor' 'xor_ln1044' <Predicate = (!icmp_ln1043)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.34ns)   --->   "%icmp_ln1047 = icmp eq i2 %p_026_0, -2" [src/kernel_kernel.cpp:1047]   --->   Operation 24 'icmp' 'icmp_ln1047' <Predicate = (!icmp_ln1043)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln1047)   --->   "%and_ln1044 = and i1 %icmp_ln1047, %xor_ln1044" [src/kernel_kernel.cpp:1044]   --->   Operation 25 'and' 'and_ln1044' <Predicate = (!icmp_ln1043)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln1047)   --->   "%or_ln1047 = or i1 %and_ln1044, %icmp_ln1044" [src/kernel_kernel.cpp:1047]   --->   Operation 26 'or' 'or_ln1047' <Predicate = (!icmp_ln1043)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1047 = select i1 %or_ln1047, i2 0, i2 %p_026_0" [src/kernel_kernel.cpp:1047]   --->   Operation 27 'select' 'select_ln1047' <Predicate = (!icmp_ln1043)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.34ns)   --->   "%icmp_ln879 = icmp eq i2 %select_ln1047, 0" [src/kernel_kernel.cpp:1049]   --->   Operation 28 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln1043)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %.preheader306.preheader, label %.preheader.preheader" [src/kernel_kernel.cpp:1049]   --->   Operation 29 'br' <Predicate = (!icmp_ln1043)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_kernel.cpp:1067]   --->   Operation 30 'br' <Predicate = (!icmp_ln1043 & !icmp_ln879)> <Delay = 0.60>
ST_2 : Operation 31 [1/1] (0.60ns)   --->   "br label %.preheader306" [src/kernel_kernel.cpp:1050]   --->   Operation 31 'br' <Predicate = (!icmp_ln1043 & icmp_ln879)> <Delay = 0.60>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:1086]   --->   Operation 32 'ret' <Predicate = (icmp_ln1043)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.61>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten30 = phi i6 [ %add_ln1067, %hls_label_26 ], [ 0, %.preheader.preheader ]" [src/kernel_kernel.cpp:1067]   --->   Operation 33 'phi' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.61ns)   --->   "%icmp_ln1067 = icmp eq i6 %indvar_flatten30, -32" [src/kernel_kernel.cpp:1067]   --->   Operation 34 'icmp' 'icmp_ln1067' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.43ns)   --->   "%add_ln1067 = add i6 %indvar_flatten30, 1" [src/kernel_kernel.cpp:1067]   --->   Operation 35 'add' 'add_ln1067' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1067, label %.loopexit.loopexit, label %hls_label_26" [src/kernel_kernel.cpp:1067]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 37 'speclooptripcount' 'empty_87' <Predicate = (!icmp_ln1067)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)" [src/kernel_kernel.cpp:1071]   --->   Operation 38 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln1067)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:1072]   --->   Operation 39 'specpipeline' <Predicate = (!icmp_ln1067)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.45ns)   --->   "%tmp_V_6 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_C_drain_in_V_V)" [src/kernel_kernel.cpp:1076]   --->   Operation 40 'read' 'tmp_V_6' <Predicate = (!icmp_ln1067)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 41 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %fifo_C_drain_out_V_V, i128 %tmp_V_6)" [src/kernel_kernel.cpp:1078]   --->   Operation 41 'write' <Predicate = (!icmp_ln1067)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_4)" [src/kernel_kernel.cpp:1080]   --->   Operation 42 'specregionend' 'empty_88' <Predicate = (!icmp_ln1067)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_kernel.cpp:1071]   --->   Operation 43 'br' <Predicate = (!icmp_ln1067)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.61>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 44 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 45 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.23ns)   --->   "%c3_V = add i2 %select_ln1047, 1" [src/kernel_kernel.cpp:1047]   --->   Operation 46 'add' 'c3_V' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.34ns)   --->   "%add_ln1044 = add i5 %indvar_flatten37, 1" [src/kernel_kernel.cpp:1044]   --->   Operation 47 'add' 'add_ln1044' <Predicate = (!icmp_ln1044)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln1044 = select i1 %icmp_ln1044, i5 1, i5 %add_ln1044" [src/kernel_kernel.cpp:1044]   --->   Operation 48 'select' 'select_ln1044' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader2" [src/kernel_kernel.cpp:1047]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.61>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i6 [ %add_ln1050, %hls_label_25 ], [ 0, %.preheader306.preheader ]" [src/kernel_kernel.cpp:1050]   --->   Operation 50 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.61ns)   --->   "%icmp_ln1050 = icmp eq i6 %indvar_flatten11, -32" [src/kernel_kernel.cpp:1050]   --->   Operation 51 'icmp' 'icmp_ln1050' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.43ns)   --->   "%add_ln1050 = add i6 %indvar_flatten11, 1" [src/kernel_kernel.cpp:1050]   --->   Operation 52 'add' 'add_ln1050' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1050, label %.loopexit.loopexit59, label %hls_label_25" [src/kernel_kernel.cpp:1050]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.91>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1050)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)" [src/kernel_kernel.cpp:1054]   --->   Operation 55 'specregionbegin' 'tmp' <Predicate = (!icmp_ln1050)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:1055]   --->   Operation 56 'specpipeline' <Predicate = (!icmp_ln1050)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.45ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel.cpp:1059]   --->   Operation 57 'read' 'tmp_V' <Predicate = (!icmp_ln1050)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 58 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %fifo_C_drain_out_V_V, i128 %tmp_V)" [src/kernel_kernel.cpp:1061]   --->   Operation 58 'write' <Predicate = (!icmp_ln1050)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp)" [src/kernel_kernel.cpp:1063]   --->   Operation 59 'specregionend' 'empty_86' <Predicate = (!icmp_ln1050)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader306" [src/kernel_kernel.cpp:1054]   --->   Operation 60 'br' <Predicate = (!icmp_ln1050)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_local_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
specmemcore_ln0     (specmemcore      ) [ 00000000]
specmemcore_ln0     (specmemcore      ) [ 00000000]
specmemcore_ln0     (specmemcore      ) [ 00000000]
br_ln1043           (br               ) [ 01111111]
indvar_flatten49    (phi              ) [ 00100000]
indvar_flatten37    (phi              ) [ 00111111]
p_026_0             (phi              ) [ 00100000]
icmp_ln1043         (icmp             ) [ 00111111]
add_ln1043          (add              ) [ 01111111]
br_ln1043           (br               ) [ 00000000]
empty_89            (speclooptripcount) [ 00000000]
icmp_ln1044         (icmp             ) [ 00011111]
xor_ln1044          (xor              ) [ 00000000]
icmp_ln1047         (icmp             ) [ 00000000]
and_ln1044          (and              ) [ 00000000]
or_ln1047           (or               ) [ 00000000]
select_ln1047       (select           ) [ 00011111]
icmp_ln879          (icmp             ) [ 00111111]
br_ln1049           (br               ) [ 00000000]
br_ln1067           (br               ) [ 00111111]
br_ln1050           (br               ) [ 00111111]
ret_ln1086          (ret              ) [ 00000000]
indvar_flatten30    (phi              ) [ 00010000]
icmp_ln1067         (icmp             ) [ 00111111]
add_ln1067          (add              ) [ 00111111]
br_ln1067           (br               ) [ 00000000]
empty_87            (speclooptripcount) [ 00000000]
tmp_4               (specregionbegin  ) [ 00000000]
specpipeline_ln1072 (specpipeline     ) [ 00000000]
tmp_V_6             (read             ) [ 00000000]
write_ln1078        (write            ) [ 00000000]
empty_88            (specregionend    ) [ 00000000]
br_ln1071           (br               ) [ 00111111]
br_ln0              (br               ) [ 00000000]
br_ln0              (br               ) [ 00000000]
c3_V                (add              ) [ 01111111]
add_ln1044          (add              ) [ 00000000]
select_ln1044       (select           ) [ 01111111]
br_ln1047           (br               ) [ 01111111]
indvar_flatten11    (phi              ) [ 00000010]
icmp_ln1050         (icmp             ) [ 00111111]
add_ln1050          (add              ) [ 00111111]
br_ln1050           (br               ) [ 00000000]
empty               (speclooptripcount) [ 00000000]
tmp                 (specregionbegin  ) [ 00000000]
specpipeline_ln1055 (specpipeline     ) [ 00000000]
tmp_V               (read             ) [ 00000000]
write_ln1061        (write            ) [ 00000000]
empty_86            (specregionend    ) [ 00000000]
br_ln1054           (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_local_in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_local_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_V_6_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="128" slack="0"/>
<pin id="66" dir="0" index="1" bw="128" slack="0"/>
<pin id="67" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_6/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="128" slack="0"/>
<pin id="73" dir="0" index="2" bw="128" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1078/4 write_ln1061/7 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_V_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="128" slack="0"/>
<pin id="80" dir="0" index="1" bw="128" slack="0"/>
<pin id="81" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/7 "/>
</bind>
</comp>

<comp id="85" class="1005" name="indvar_flatten49_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="1"/>
<pin id="87" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten49 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="indvar_flatten49_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten49/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="indvar_flatten37_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="1"/>
<pin id="98" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten37 (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten37_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="5" slack="1"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten37/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="p_026_0_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2" slack="1"/>
<pin id="110" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_026_0 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_026_0_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="2" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_026_0/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="indvar_flatten30_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="1"/>
<pin id="121" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten30 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="indvar_flatten30_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="1" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten30/3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="indvar_flatten11_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="1"/>
<pin id="132" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten11_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln1043_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="0" index="1" bw="6" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1043/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln1043_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1043/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln1044_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1044/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="xor_ln1044_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1044/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln1047_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="2" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1047/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="and_ln1044_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1044/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="or_ln1047_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1047/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="select_ln1047_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="2" slack="0"/>
<pin id="186" dir="0" index="2" bw="2" slack="0"/>
<pin id="187" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1047/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln879_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="0" index="1" bw="2" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln1067_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1067/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln1067_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1067/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="c3_V_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="2"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3_V/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln1044_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="2"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1044/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="select_ln1044_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="2"/>
<pin id="222" dir="0" index="1" bw="5" slack="0"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1044/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln1050_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="0" index="1" bw="6" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1050/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln1050_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1050/6 "/>
</bind>
</comp>

<comp id="239" class="1005" name="icmp_ln1043_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1043 "/>
</bind>
</comp>

<comp id="243" class="1005" name="add_ln1043_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1043 "/>
</bind>
</comp>

<comp id="248" class="1005" name="icmp_ln1044_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="2"/>
<pin id="250" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1044 "/>
</bind>
</comp>

<comp id="253" class="1005" name="select_ln1047_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="2"/>
<pin id="255" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln1047 "/>
</bind>
</comp>

<comp id="258" class="1005" name="icmp_ln879_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="262" class="1005" name="icmp_ln1067_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1067 "/>
</bind>
</comp>

<comp id="266" class="1005" name="add_ln1067_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1067 "/>
</bind>
</comp>

<comp id="271" class="1005" name="c3_V_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="1"/>
<pin id="273" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c3_V "/>
</bind>
</comp>

<comp id="276" class="1005" name="select_ln1044_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="1"/>
<pin id="278" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1044 "/>
</bind>
</comp>

<comp id="281" class="1005" name="icmp_ln1050_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1050 "/>
</bind>
</comp>

<comp id="285" class="1005" name="add_ln1050_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1050 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="52" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="64" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="52" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="84"><net_src comp="78" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="89" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="89" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="100" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="112" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="159" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="153" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="112" pin="4"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="123" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="123" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="58" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="96" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="60" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="60" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="214" pin="2"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="134" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="134" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="141" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="147" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="251"><net_src comp="153" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="256"><net_src comp="183" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="261"><net_src comp="191" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="197" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="203" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="274"><net_src comp="209" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="279"><net_src comp="220" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="284"><net_src comp="227" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="233" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_out_V_V | {4 7 }
 - Input state : 
	Port: C_drain_IO_L2_out : fifo_C_drain_in_V_V | {4 }
	Port: C_drain_IO_L2_out : fifo_C_drain_local_in_V_V | {7 }
  - Chain level:
	State 1
	State 2
		icmp_ln1043 : 1
		add_ln1043 : 1
		br_ln1043 : 2
		icmp_ln1044 : 1
		xor_ln1044 : 2
		icmp_ln1047 : 1
		and_ln1044 : 2
		or_ln1047 : 2
		select_ln1047 : 2
		icmp_ln879 : 3
		br_ln1049 : 4
	State 3
		icmp_ln1067 : 1
		add_ln1067 : 1
		br_ln1067 : 2
	State 4
		empty_88 : 1
	State 5
		select_ln1044 : 1
	State 6
		icmp_ln1050 : 1
		add_ln1050 : 1
		br_ln1050 : 2
	State 7
		empty_86 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |  icmp_ln1043_fu_141  |    0    |    11   |
|          |  icmp_ln1044_fu_153  |    0    |    11   |
|   icmp   |  icmp_ln1047_fu_165  |    0    |    8    |
|          |   icmp_ln879_fu_191  |    0    |    8    |
|          |  icmp_ln1067_fu_197  |    0    |    11   |
|          |  icmp_ln1050_fu_227  |    0    |    11   |
|----------|----------------------|---------|---------|
|          |   add_ln1043_fu_147  |    0    |    6    |
|          |   add_ln1067_fu_203  |    0    |    6    |
|    add   |      c3_V_fu_209     |    0    |    3    |
|          |   add_ln1044_fu_214  |    0    |    6    |
|          |   add_ln1050_fu_233  |    0    |    6    |
|----------|----------------------|---------|---------|
|  select  | select_ln1047_fu_183 |    0    |    2    |
|          | select_ln1044_fu_220 |    0    |    5    |
|----------|----------------------|---------|---------|
|    xor   |   xor_ln1044_fu_159  |    0    |    2    |
|----------|----------------------|---------|---------|
|    and   |   and_ln1044_fu_171  |    0    |    2    |
|----------|----------------------|---------|---------|
|    or    |   or_ln1047_fu_177   |    0    |    2    |
|----------|----------------------|---------|---------|
|   read   |  tmp_V_6_read_fu_64  |    0    |    0    |
|          |   tmp_V_read_fu_78   |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  |    grp_write_fu_70   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   100   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln1043_reg_243   |    6   |
|   add_ln1050_reg_285   |    6   |
|   add_ln1067_reg_266   |    6   |
|      c3_V_reg_271      |    2   |
|   icmp_ln1043_reg_239  |    1   |
|   icmp_ln1044_reg_248  |    1   |
|   icmp_ln1050_reg_281  |    1   |
|   icmp_ln1067_reg_262  |    1   |
|   icmp_ln879_reg_258   |    1   |
|indvar_flatten11_reg_130|    6   |
|indvar_flatten30_reg_119|    6   |
| indvar_flatten37_reg_96|    5   |
| indvar_flatten49_reg_85|    6   |
|     p_026_0_reg_108    |    2   |
|  select_ln1044_reg_276 |    5   |
|  select_ln1047_reg_253 |    2   |
+------------------------+--------+
|          Total         |   57   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_70     |  p2  |   2  |  128 |   256  ||    9    |
| indvar_flatten37_reg_96 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   266  ||  1.206  ||    18   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   100  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   57   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   57   |   118  |
+-----------+--------+--------+--------+
