===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.0880 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2287 ( 16.8%)    0.2287 ( 21.0%)  FIR Parser
    0.8785 ( 64.5%)    0.6040 ( 55.5%)  'firrtl.circuit' Pipeline
    0.1079 (  7.9%)    0.0592 (  5.4%)    'firrtl.module' Pipeline
    0.0928 (  6.8%)    0.0508 (  4.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0150 (  1.1%)    0.0083 (  0.8%)      LowerCHIRRTLPass
    0.0111 (  0.8%)    0.0111 (  1.0%)    InferWidths
    0.0452 (  3.3%)    0.0452 (  4.2%)    InferResets
    0.0014 (  0.1%)    0.0014 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0016 (  0.1%)    0.0016 (  0.1%)    PrefixModules
    0.0583 (  4.3%)    0.0583 (  5.4%)    LowerFIRRTLTypes
    0.4976 ( 36.5%)    0.2718 ( 25.0%)    'firrtl.module' Pipeline
    0.0707 (  5.2%)    0.0388 (  3.6%)      ExpandWhens
    0.0015 (  0.1%)    0.0008 (  0.1%)      RemoveResets
    0.4253 ( 31.2%)    0.2321 ( 21.3%)      Canonicalizer
    0.0196 (  1.4%)    0.0196 (  1.8%)    Inliner
    0.0295 (  2.2%)    0.0295 (  2.7%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0968 (  7.1%)    0.0968 (  8.9%)    'firrtl.module' Pipeline
    0.0968 (  7.1%)    0.0968 (  8.9%)      Canonicalizer
    0.0082 (  0.6%)    0.0082 (  0.8%)    CreateSiFiveMetadata
    0.0025 (  0.2%)    0.0025 (  0.2%)    EmitOMIR
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0777 (  5.7%)    0.0777 (  7.1%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1106 (  8.1%)    0.1106 ( 10.2%)  'hw.module' Pipeline
    0.0129 (  0.9%)    0.0129 (  1.2%)    HWCleanup
    0.0259 (  1.9%)    0.0259 (  2.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0570 (  4.2%)    0.0570 (  5.2%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0139 (  1.0%)    0.0139 (  1.3%)    PrettifyVerilog
    0.0660 (  4.8%)    0.0660 (  6.1%)  ExportVerilog
    0.0009 (  0.1%)    0.0009 (  0.1%)  Rest
    1.3625 (100.0%)    1.0880 (100.0%)  Total

{
  totalTime: 1.097,
  maxMemory: 69701632
}
