Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 17:38:53 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 87 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.363     -285.535                    115                  945        0.194        0.000                      0                  945        3.000        0.000                       0                   478  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -6.363     -285.535                    115                  945        0.194        0.000                      0                  945        3.000        0.000                       0                   478  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          115  Failing Endpoints,  Worst Slack       -6.363ns,  Total Violation     -285.535ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.363ns  (required time - arrival time)
  Source:                 fsm4/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.341ns  (logic 8.498ns (63.699%)  route 4.843ns (36.301%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.973     0.973    fsm4/clk
    SLICE_X41Y50         FDRE                                         r  fsm4/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm4/out_reg[8]/Q
                         net (fo=2, routed)           0.922     2.351    fsm4/fsm4_out[8]
    SLICE_X39Y52         LUT4 (Prop_lut4_I2_O)        0.124     2.475 f  fsm4/y_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.151     2.626    fsm4/y_write_data[31]_INST_0_i_12_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124     2.750 f  fsm4/y_write_data[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.878     3.629    fsm4/y_write_data[31]_INST_0_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.753 f  fsm4/y_write_data[31]_INST_0_i_1/O
                         net (fo=76, routed)          0.736     4.489    fsm4/y_write_data[31]_INST_0_i_1_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.613 r  fsm4/out_i_19__0/O
                         net (fo=2, routed)           0.708     5.321    mult1/mult1_right[13]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.172 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.174    mult1/out__0_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.692 r  mult1/out__1/P[3]
                         net (fo=2, routed)           0.885    11.577    mult1/out__1_n_102
    SLICE_X35Y56         LUT2 (Prop_lut2_I0_O)        0.124    11.701 r  mult1/out_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    11.701    mult1/out_carry__0_i_4__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.233 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.233    mult1/out_carry__0_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.567 r  mult1/out_carry__1/O[1]
                         net (fo=1, routed)           0.560    13.127    y00/out__3[9]
    SLICE_X33Y57         LUT3 (Prop_lut3_I2_O)        0.303    13.430 r  y00/out_carry__5_i_7/O
                         net (fo=1, routed)           0.000    13.430    add3/out_reg[27][1]
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.980 r  add3/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.980    add3/out_carry__5_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.314 r  add3/out_carry__6/O[1]
                         net (fo=1, routed)           0.000    14.314    yWrite10/add3_out[29]
    SLICE_X33Y58         FDRE                                         r  yWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=477, unset)          0.924     7.924    yWrite10/clk
    SLICE_X33Y58         FDRE                                         r  yWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y58         FDRE (Setup_fdre_C_D)        0.062     7.951    yWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.314    
  -------------------------------------------------------------------
                         slack                                 -6.363    

Slack (VIOLATED) :        -6.342ns  (required time - arrival time)
  Source:                 fsm4/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.320ns  (logic 8.477ns (63.641%)  route 4.843ns (36.359%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.973     0.973    fsm4/clk
    SLICE_X41Y50         FDRE                                         r  fsm4/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm4/out_reg[8]/Q
                         net (fo=2, routed)           0.922     2.351    fsm4/fsm4_out[8]
    SLICE_X39Y52         LUT4 (Prop_lut4_I2_O)        0.124     2.475 f  fsm4/y_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.151     2.626    fsm4/y_write_data[31]_INST_0_i_12_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124     2.750 f  fsm4/y_write_data[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.878     3.629    fsm4/y_write_data[31]_INST_0_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.753 f  fsm4/y_write_data[31]_INST_0_i_1/O
                         net (fo=76, routed)          0.736     4.489    fsm4/y_write_data[31]_INST_0_i_1_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.613 r  fsm4/out_i_19__0/O
                         net (fo=2, routed)           0.708     5.321    mult1/mult1_right[13]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.172 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.174    mult1/out__0_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.692 r  mult1/out__1/P[3]
                         net (fo=2, routed)           0.885    11.577    mult1/out__1_n_102
    SLICE_X35Y56         LUT2 (Prop_lut2_I0_O)        0.124    11.701 r  mult1/out_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    11.701    mult1/out_carry__0_i_4__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.233 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.233    mult1/out_carry__0_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.567 r  mult1/out_carry__1/O[1]
                         net (fo=1, routed)           0.560    13.127    y00/out__3[9]
    SLICE_X33Y57         LUT3 (Prop_lut3_I2_O)        0.303    13.430 r  y00/out_carry__5_i_7/O
                         net (fo=1, routed)           0.000    13.430    add3/out_reg[27][1]
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.980 r  add3/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.980    add3/out_carry__5_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.293 r  add3/out_carry__6/O[3]
                         net (fo=1, routed)           0.000    14.293    yWrite10/add3_out[31]
    SLICE_X33Y58         FDRE                                         r  yWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=477, unset)          0.924     7.924    yWrite10/clk
    SLICE_X33Y58         FDRE                                         r  yWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y58         FDRE (Setup_fdre_C_D)        0.062     7.951    yWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.293    
  -------------------------------------------------------------------
                         slack                                 -6.342    

Slack (VIOLATED) :        -6.268ns  (required time - arrival time)
  Source:                 fsm4/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.246ns  (logic 8.403ns (63.438%)  route 4.843ns (36.562%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.973     0.973    fsm4/clk
    SLICE_X41Y50         FDRE                                         r  fsm4/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm4/out_reg[8]/Q
                         net (fo=2, routed)           0.922     2.351    fsm4/fsm4_out[8]
    SLICE_X39Y52         LUT4 (Prop_lut4_I2_O)        0.124     2.475 f  fsm4/y_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.151     2.626    fsm4/y_write_data[31]_INST_0_i_12_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124     2.750 f  fsm4/y_write_data[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.878     3.629    fsm4/y_write_data[31]_INST_0_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.753 f  fsm4/y_write_data[31]_INST_0_i_1/O
                         net (fo=76, routed)          0.736     4.489    fsm4/y_write_data[31]_INST_0_i_1_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.613 r  fsm4/out_i_19__0/O
                         net (fo=2, routed)           0.708     5.321    mult1/mult1_right[13]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.172 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.174    mult1/out__0_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.692 r  mult1/out__1/P[3]
                         net (fo=2, routed)           0.885    11.577    mult1/out__1_n_102
    SLICE_X35Y56         LUT2 (Prop_lut2_I0_O)        0.124    11.701 r  mult1/out_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    11.701    mult1/out_carry__0_i_4__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.233 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.233    mult1/out_carry__0_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.567 r  mult1/out_carry__1/O[1]
                         net (fo=1, routed)           0.560    13.127    y00/out__3[9]
    SLICE_X33Y57         LUT3 (Prop_lut3_I2_O)        0.303    13.430 r  y00/out_carry__5_i_7/O
                         net (fo=1, routed)           0.000    13.430    add3/out_reg[27][1]
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.980 r  add3/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.980    add3/out_carry__5_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.219 r  add3/out_carry__6/O[2]
                         net (fo=1, routed)           0.000    14.219    yWrite10/add3_out[30]
    SLICE_X33Y58         FDRE                                         r  yWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=477, unset)          0.924     7.924    yWrite10/clk
    SLICE_X33Y58         FDRE                                         r  yWrite10/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y58         FDRE (Setup_fdre_C_D)        0.062     7.951    yWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 -6.268    

Slack (VIOLATED) :        -6.252ns  (required time - arrival time)
  Source:                 fsm4/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.230ns  (logic 8.387ns (63.394%)  route 4.843ns (36.606%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.973     0.973    fsm4/clk
    SLICE_X41Y50         FDRE                                         r  fsm4/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm4/out_reg[8]/Q
                         net (fo=2, routed)           0.922     2.351    fsm4/fsm4_out[8]
    SLICE_X39Y52         LUT4 (Prop_lut4_I2_O)        0.124     2.475 f  fsm4/y_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.151     2.626    fsm4/y_write_data[31]_INST_0_i_12_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124     2.750 f  fsm4/y_write_data[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.878     3.629    fsm4/y_write_data[31]_INST_0_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.753 f  fsm4/y_write_data[31]_INST_0_i_1/O
                         net (fo=76, routed)          0.736     4.489    fsm4/y_write_data[31]_INST_0_i_1_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.613 r  fsm4/out_i_19__0/O
                         net (fo=2, routed)           0.708     5.321    mult1/mult1_right[13]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.172 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.174    mult1/out__0_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.692 r  mult1/out__1/P[3]
                         net (fo=2, routed)           0.885    11.577    mult1/out__1_n_102
    SLICE_X35Y56         LUT2 (Prop_lut2_I0_O)        0.124    11.701 r  mult1/out_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    11.701    mult1/out_carry__0_i_4__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.233 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.233    mult1/out_carry__0_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.567 r  mult1/out_carry__1/O[1]
                         net (fo=1, routed)           0.560    13.127    y00/out__3[9]
    SLICE_X33Y57         LUT3 (Prop_lut3_I2_O)        0.303    13.430 r  y00/out_carry__5_i_7/O
                         net (fo=1, routed)           0.000    13.430    add3/out_reg[27][1]
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.980 r  add3/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.980    add3/out_carry__5_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.203 r  add3/out_carry__6/O[0]
                         net (fo=1, routed)           0.000    14.203    yWrite10/add3_out[28]
    SLICE_X33Y58         FDRE                                         r  yWrite10/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=477, unset)          0.924     7.924    yWrite10/clk
    SLICE_X33Y58         FDRE                                         r  yWrite10/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y58         FDRE (Setup_fdre_C_D)        0.062     7.951    yWrite10/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                 -6.252    

Slack (VIOLATED) :        -6.119ns  (required time - arrival time)
  Source:                 fsm4/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.097ns  (logic 8.254ns (63.022%)  route 4.843ns (36.978%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.973     0.973    fsm4/clk
    SLICE_X41Y50         FDRE                                         r  fsm4/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm4/out_reg[8]/Q
                         net (fo=2, routed)           0.922     2.351    fsm4/fsm4_out[8]
    SLICE_X39Y52         LUT4 (Prop_lut4_I2_O)        0.124     2.475 f  fsm4/y_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.151     2.626    fsm4/y_write_data[31]_INST_0_i_12_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124     2.750 f  fsm4/y_write_data[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.878     3.629    fsm4/y_write_data[31]_INST_0_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.753 f  fsm4/y_write_data[31]_INST_0_i_1/O
                         net (fo=76, routed)          0.736     4.489    fsm4/y_write_data[31]_INST_0_i_1_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.613 r  fsm4/out_i_19__0/O
                         net (fo=2, routed)           0.708     5.321    mult1/mult1_right[13]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.172 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.174    mult1/out__0_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.692 r  mult1/out__1/P[3]
                         net (fo=2, routed)           0.885    11.577    mult1/out__1_n_102
    SLICE_X35Y56         LUT2 (Prop_lut2_I0_O)        0.124    11.701 r  mult1/out_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    11.701    mult1/out_carry__0_i_4__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.233 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.233    mult1/out_carry__0_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.567 r  mult1/out_carry__1/O[1]
                         net (fo=1, routed)           0.560    13.127    y00/out__3[9]
    SLICE_X33Y57         LUT3 (Prop_lut3_I2_O)        0.303    13.430 r  y00/out_carry__5_i_7/O
                         net (fo=1, routed)           0.000    13.430    add3/out_reg[27][1]
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.070 r  add3/out_carry__5/O[3]
                         net (fo=1, routed)           0.000    14.070    yWrite10/add3_out[27]
    SLICE_X33Y57         FDRE                                         r  yWrite10/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=477, unset)          0.924     7.924    yWrite10/clk
    SLICE_X33Y57         FDRE                                         r  yWrite10/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)        0.062     7.951    yWrite10/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                 -6.119    

Slack (VIOLATED) :        -6.111ns  (required time - arrival time)
  Source:                 fsm4/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.089ns  (logic 8.364ns (63.903%)  route 4.725ns (36.097%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.973     0.973    fsm4/clk
    SLICE_X41Y50         FDRE                                         r  fsm4/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm4/out_reg[8]/Q
                         net (fo=2, routed)           0.922     2.351    fsm4/fsm4_out[8]
    SLICE_X39Y52         LUT4 (Prop_lut4_I2_O)        0.124     2.475 f  fsm4/y_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.151     2.626    fsm4/y_write_data[31]_INST_0_i_12_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124     2.750 f  fsm4/y_write_data[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.878     3.629    fsm4/y_write_data[31]_INST_0_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.753 f  fsm4/y_write_data[31]_INST_0_i_1/O
                         net (fo=76, routed)          0.736     4.489    fsm4/y_write_data[31]_INST_0_i_1_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.613 r  fsm4/out_i_19__0/O
                         net (fo=2, routed)           0.708     5.321    mult1/mult1_right[13]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.172 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.174    mult1/out__0_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.692 r  mult1/out__1/P[1]
                         net (fo=2, routed)           0.766    11.458    mult1/out__1_n_104
    SLICE_X35Y55         LUT2 (Prop_lut2_I0_O)        0.124    11.582 r  mult1/out_carry_i_2__0/O
                         net (fo=1, routed)           0.000    11.582    mult1/out_carry_i_2__0_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.980 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.980    mult1/out_carry_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.314 r  mult1/out_carry__0/O[1]
                         net (fo=1, routed)           0.560    12.875    y00/out__3[5]
    SLICE_X33Y56         LUT3 (Prop_lut3_I2_O)        0.303    13.178 r  y00/out_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.178    add3/out_reg[23][1]
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.728 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.728    add3/out_carry__4_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.062 r  add3/out_carry__5/O[1]
                         net (fo=1, routed)           0.000    14.062    yWrite10/add3_out[25]
    SLICE_X33Y57         FDRE                                         r  yWrite10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=477, unset)          0.924     7.924    yWrite10/clk
    SLICE_X33Y57         FDRE                                         r  yWrite10/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)        0.062     7.951    yWrite10/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.062    
  -------------------------------------------------------------------
                         slack                                 -6.111    

Slack (VIOLATED) :        -6.100ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.125ns  (logic 8.543ns (65.090%)  route 4.582ns (34.910%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.973     0.973    fsm3/clk
    SLICE_X38Y54         FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[1]/Q
                         net (fo=6, routed)           1.180     2.671    fsm3/fsm3_out[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.124     2.795 r  fsm3/x_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.828     3.624    fsm3/x_addr0[3]_INST_0_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.748 r  fsm3/x_addr0[3]_INST_0_i_1/O
                         net (fo=203, routed)         0.594     4.341    fsm2/done_reg_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.124     4.465 r  fsm2/out_i_19/O
                         net (fo=2, routed)           0.710     5.176    mult0/mult0_right[13]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.027 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.029    mult0/out__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.547 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.912    11.459    mult0/out__1_n_105
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.583 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.583    mult0/out_carry_i_3__1_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.133 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.133    mult0/out_carry_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.467 r  mult0/out_carry__0/O[1]
                         net (fo=1, routed)           0.355    12.822    fsm2/out__3[5]
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.303    13.125 r  fsm2/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    13.125    add1/out_reg[23][1]
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.658 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.658    add1/out_carry__4_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.775 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.775    add1/out_carry__5_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.098 r  add1/out_carry__6/O[1]
                         net (fo=1, routed)           0.000    14.098    tmpWrite10/add1_out[29]
    SLICE_X34Y63         FDRE                                         r  tmpWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=477, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X34Y63         FDRE                                         r  tmpWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y63         FDRE (Setup_fdre_C_D)        0.109     7.998    tmpWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.098    
  -------------------------------------------------------------------
                         slack                                 -6.100    

Slack (VIOLATED) :        -6.092ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.117ns  (logic 8.535ns (65.069%)  route 4.582ns (34.931%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.973     0.973    fsm3/clk
    SLICE_X38Y54         FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[1]/Q
                         net (fo=6, routed)           1.180     2.671    fsm3/fsm3_out[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.124     2.795 r  fsm3/x_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.828     3.624    fsm3/x_addr0[3]_INST_0_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.748 r  fsm3/x_addr0[3]_INST_0_i_1/O
                         net (fo=203, routed)         0.594     4.341    fsm2/done_reg_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.124     4.465 r  fsm2/out_i_19/O
                         net (fo=2, routed)           0.710     5.176    mult0/mult0_right[13]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.027 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.029    mult0/out__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.547 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.912    11.459    mult0/out__1_n_105
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.583 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.583    mult0/out_carry_i_3__1_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.133 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.133    mult0/out_carry_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.467 r  mult0/out_carry__0/O[1]
                         net (fo=1, routed)           0.355    12.822    fsm2/out__3[5]
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.303    13.125 r  fsm2/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    13.125    add1/out_reg[23][1]
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.658 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.658    add1/out_carry__4_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.775 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.775    add1/out_carry__5_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.090 r  add1/out_carry__6/O[3]
                         net (fo=1, routed)           0.000    14.090    tmpWrite10/add1_out[31]
    SLICE_X34Y63         FDRE                                         r  tmpWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=477, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X34Y63         FDRE                                         r  tmpWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y63         FDRE (Setup_fdre_C_D)        0.109     7.998    tmpWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.090    
  -------------------------------------------------------------------
                         slack                                 -6.092    

Slack (VIOLATED) :        -6.059ns  (required time - arrival time)
  Source:                 fsm4/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.037ns  (logic 8.194ns (62.852%)  route 4.843ns (37.148%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.973     0.973    fsm4/clk
    SLICE_X41Y50         FDRE                                         r  fsm4/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm4/out_reg[8]/Q
                         net (fo=2, routed)           0.922     2.351    fsm4/fsm4_out[8]
    SLICE_X39Y52         LUT4 (Prop_lut4_I2_O)        0.124     2.475 f  fsm4/y_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.151     2.626    fsm4/y_write_data[31]_INST_0_i_12_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124     2.750 f  fsm4/y_write_data[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.878     3.629    fsm4/y_write_data[31]_INST_0_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.753 f  fsm4/y_write_data[31]_INST_0_i_1/O
                         net (fo=76, routed)          0.736     4.489    fsm4/y_write_data[31]_INST_0_i_1_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.613 r  fsm4/out_i_19__0/O
                         net (fo=2, routed)           0.708     5.321    mult1/mult1_right[13]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.172 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.174    mult1/out__0_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.692 r  mult1/out__1/P[3]
                         net (fo=2, routed)           0.885    11.577    mult1/out__1_n_102
    SLICE_X35Y56         LUT2 (Prop_lut2_I0_O)        0.124    11.701 r  mult1/out_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    11.701    mult1/out_carry__0_i_4__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.233 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.233    mult1/out_carry__0_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.567 r  mult1/out_carry__1/O[1]
                         net (fo=1, routed)           0.560    13.127    y00/out__3[9]
    SLICE_X33Y57         LUT3 (Prop_lut3_I2_O)        0.303    13.430 r  y00/out_carry__5_i_7/O
                         net (fo=1, routed)           0.000    13.430    add3/out_reg[27][1]
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.010 r  add3/out_carry__5/O[2]
                         net (fo=1, routed)           0.000    14.010    yWrite10/add3_out[26]
    SLICE_X33Y57         FDRE                                         r  yWrite10/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=477, unset)          0.924     7.924    yWrite10/clk
    SLICE_X33Y57         FDRE                                         r  yWrite10/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)        0.062     7.951    yWrite10/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.010    
  -------------------------------------------------------------------
                         slack                                 -6.059    

Slack (VIOLATED) :        -6.016ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.041ns  (logic 8.459ns (64.866%)  route 4.582ns (35.134%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.973     0.973    fsm3/clk
    SLICE_X38Y54         FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[1]/Q
                         net (fo=6, routed)           1.180     2.671    fsm3/fsm3_out[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.124     2.795 r  fsm3/x_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.828     3.624    fsm3/x_addr0[3]_INST_0_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.748 r  fsm3/x_addr0[3]_INST_0_i_1/O
                         net (fo=203, routed)         0.594     4.341    fsm2/done_reg_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.124     4.465 r  fsm2/out_i_19/O
                         net (fo=2, routed)           0.710     5.176    mult0/mult0_right[13]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.027 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.029    mult0/out__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.547 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.912    11.459    mult0/out__1_n_105
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.583 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.583    mult0/out_carry_i_3__1_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.133 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.133    mult0/out_carry_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.467 r  mult0/out_carry__0/O[1]
                         net (fo=1, routed)           0.355    12.822    fsm2/out__3[5]
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.303    13.125 r  fsm2/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    13.125    add1/out_reg[23][1]
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.658 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.658    add1/out_carry__4_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.775 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.775    add1/out_carry__5_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.014 r  add1/out_carry__6/O[2]
                         net (fo=1, routed)           0.000    14.014    tmpWrite10/add1_out[30]
    SLICE_X34Y63         FDRE                                         r  tmpWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=477, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X34Y63         FDRE                                         r  tmpWrite10/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y63         FDRE (Setup_fdre_C_D)        0.109     7.998    tmpWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                 -6.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cond_stored0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.209ns (67.936%)  route 0.099ns (32.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.410     0.410    cond_stored0/clk
    SLICE_X38Y53         FDRE                                         r  cond_stored0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  cond_stored0/out_reg[0]/Q
                         net (fo=10, routed)          0.099     0.673    fsm6/cond_stored0_out
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.045     0.718 r  fsm6/out[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.718    cond_computed0/out_reg[0]_0
    SLICE_X39Y53         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.432     0.432    cond_computed0/clk
    SLICE_X39Y53         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.092     0.524    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 t0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.051%)  route 0.099ns (27.949%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.410     0.410    t0/clk
    SLICE_X35Y56         FDRE                                         r  t0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  t0/out_reg[0]/Q
                         net (fo=2, routed)           0.099     0.650    fsm2/out_reg[3]_3
    SLICE_X34Y56         LUT6 (Prop_lut6_I4_O)        0.045     0.695 r  fsm2/out_carry_i_8__0/O
                         net (fo=1, routed)           0.000     0.695    add1/S[0]
    SLICE_X34Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.765 r  add1/out_carry/O[0]
                         net (fo=1, routed)           0.000     0.765    tmpWrite10/add1_out[0]
    SLICE_X34Y56         FDRE                                         r  tmpWrite10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.432     0.432    tmpWrite10/clk
    SLICE_X34Y56         FDRE                                         r  tmpWrite10/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.134     0.566    tmpWrite10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 t0/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.250ns (68.069%)  route 0.117ns (31.931%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.410     0.410    t0/clk
    SLICE_X35Y59         FDRE                                         r  t0/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  t0/out_reg[11]/Q
                         net (fo=2, routed)           0.117     0.668    fsm2/out_reg[11]_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.713 r  fsm2/out_carry__1_i_5__0/O
                         net (fo=1, routed)           0.000     0.713    add1/out_reg[11][3]
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.777 r  add1/out_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.777    tmpWrite10/add1_out[11]
    SLICE_X34Y58         FDRE                                         r  tmpWrite10/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.432     0.432    tmpWrite10/clk
    SLICE_X34Y58         FDRE                                         r  tmpWrite10/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y58         FDRE (Hold_fdre_C_D)         0.134     0.566    tmpWrite10/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 t0/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.250ns (66.753%)  route 0.125ns (33.247%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.410     0.410    t0/clk
    SLICE_X35Y60         FDRE                                         r  t0/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  t0/out_reg[19]/Q
                         net (fo=2, routed)           0.125     0.676    fsm2/out_reg[19]_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.721 r  fsm2/out_carry__3_i_5__0/O
                         net (fo=1, routed)           0.000     0.721    add1/out_reg[19][3]
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.785 r  add1/out_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.785    tmpWrite10/add1_out[19]
    SLICE_X34Y60         FDRE                                         r  tmpWrite10/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.432     0.432    tmpWrite10/clk
    SLICE_X34Y60         FDRE                                         r  tmpWrite10/out_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y60         FDRE (Hold_fdre_C_D)         0.134     0.566    tmpWrite10/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.266%)  route 0.151ns (44.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.410     0.410    fsm7/clk
    SLICE_X39Y54         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm7/out_reg[1]/Q
                         net (fo=10, routed)          0.151     0.702    fsm7/fsm7_out[1]
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.045     0.747 r  fsm7/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.747    fsm7/out[0]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  fsm7/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.432     0.432    fsm7/clk
    SLICE_X39Y53         FDRE                                         r  fsm7/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm7/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.246%)  route 0.151ns (44.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.410     0.410    fsm3/clk
    SLICE_X41Y58         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm3/out_reg[0]/Q
                         net (fo=7, routed)           0.151     0.702    fsm3/fsm3_out[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.747 r  fsm3/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.747    fsm3/out[0]_i_1_n_0
    SLICE_X41Y58         FDRE                                         r  fsm3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.432     0.432    fsm3/clk
    SLICE_X41Y58         FDRE                                         r  fsm3/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.091     0.523    fsm3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 y00/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.410     0.410    y00/clk
    SLICE_X32Y54         FDRE                                         r  y00/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  y00/out_reg[15]/Q
                         net (fo=2, routed)           0.082     0.656    y00/out_reg_n_0_[15]
    SLICE_X33Y54         LUT3 (Prop_lut3_I0_O)        0.045     0.701 r  y00/out_carry__2_i_5/O
                         net (fo=1, routed)           0.000     0.701    add3/out_reg[15][3]
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.764 r  add3/out_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.764    yWrite10/add3_out[15]
    SLICE_X33Y54         FDRE                                         r  yWrite10/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.432     0.432    yWrite10/clk
    SLICE_X33Y54         FDRE                                         r  yWrite10/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y54         FDRE (Hold_fdre_C_D)         0.105     0.537    yWrite10/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 y00/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.410     0.410    y00/clk
    SLICE_X32Y58         FDRE                                         r  y00/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  y00/out_reg[31]/Q
                         net (fo=1, routed)           0.082     0.656    fsm4/out_reg[31]_1
    SLICE_X33Y58         LUT3 (Prop_lut3_I1_O)        0.045     0.701 r  fsm4/out_carry__6_i_4/O
                         net (fo=1, routed)           0.000     0.701    add3/out_reg[31][3]
    SLICE_X33Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.764 r  add3/out_carry__6/O[3]
                         net (fo=1, routed)           0.000     0.764    yWrite10/add3_out[31]
    SLICE_X33Y58         FDRE                                         r  yWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.432     0.432    yWrite10/clk
    SLICE_X33Y58         FDRE                                         r  yWrite10/out_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)         0.105     0.537    yWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 y00/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.410     0.410    y00/clk
    SLICE_X32Y51         FDRE                                         r  y00/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  y00/out_reg[3]/Q
                         net (fo=2, routed)           0.082     0.656    y00/out_reg_n_0_[3]
    SLICE_X33Y51         LUT3 (Prop_lut3_I0_O)        0.045     0.701 r  y00/out_carry_i_5/O
                         net (fo=1, routed)           0.000     0.701    add3/S[3]
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.764 r  add3/out_carry/O[3]
                         net (fo=1, routed)           0.000     0.764    yWrite10/add3_out[3]
    SLICE_X33Y51         FDRE                                         r  yWrite10/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.432     0.432    yWrite10/clk
    SLICE_X33Y51         FDRE                                         r  yWrite10/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     0.537    yWrite10/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 y00/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.410     0.410    y00/clk
    SLICE_X32Y52         FDRE                                         r  y00/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  y00/out_reg[7]/Q
                         net (fo=2, routed)           0.082     0.656    y00/out_reg_n_0_[7]
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.045     0.701 r  y00/out_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.701    add3/out_reg[7][3]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.764 r  add3/out_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.764    yWrite10/add3_out[7]
    SLICE_X33Y52         FDRE                                         r  yWrite10/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=477, unset)          0.432     0.432    yWrite10/clk
    SLICE_X33Y52         FDRE                                         r  yWrite10/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y52         FDRE (Hold_fdre_C_D)         0.105     0.537    yWrite10/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y55  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y57  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y58  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y58  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y58  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y59  ARead00/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y58  ARead00/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y60  ARead00/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y47  ARead00/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y47  ARead00/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y55  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y58  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y58  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y58  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y59  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y58  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y60  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y47  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y47  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y55  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y58  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y58  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y58  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y59  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y58  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y60  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y47  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y47  ARead00/out_reg[18]/C



