<?xml version="1.0" encoding="UTF-8"?>
<module id="TMR" HW_revision="1" XML_version="1" description="TIMER">
	<register id="PID12" acronym="PID12" offset="0x00" width="32" description="Peripheral ID Register">
		<bitfield id="_RSVD" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
		<bitfield id="TYPE" width="7" begin="22" end="16" resetval="0x1" description="Type of Peripheral" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="CLASS" width="8" begin="15" end="8" resetval="0x7" description="Class of Peripheral" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="REVISION" width="8" begin="7" end="0" resetval="0x1" description="Revision level of the timer" range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="EMUMGT_CLKSPD" acronym="EMUMGT_CLKSPD" offset="0x04" width="32" description="Emulation Management/Clock Speed Registers">
		<bitfield id="_RSVD" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
		<bitfield id="CLKDIV" width="4" begin="19" end="16" resetval="" description="Divided by CPU and VBUS Clock Speed Ratios." range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="_RSVD" width="14" begin="15" end="2" resetval="" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
		<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="Determines emulation mode functionality of the timer. When FREE bit is cleared, the soft bit selects the timer mode. SOFT=0, timers stops immediately. SOFT=1, timer stops when the counter increments and reaches the value in the timer period register." range="" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description=""/>
			<bitenum id="ON" value="1" token="ON" description=""/>
		</bitfield>
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="Determines emulation mode functionality of the timer. When the FREE bit is cleared, the soft bit selects the timer mode. FREE=0, the soft bit selects the timer mode. FREE=1, the timer runs free regardless of the soft bit." range="" rwaccess="RW">
			<bitenum id="ON" value="0" token="ON" description=""/>
			<bitenum id="OFF" value="1" token="OFF" description=""/>
		</bitfield>
	</register>
	<register id="GPINT_GPEN" acronym="GPINT_GPEN" offset="0x08" width="32" description="GPIO IO Interrupt Control and Enable Registers">
		<bitfield id="_RSVD" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
		<bitfield id="GPIO_ENO34" width="1" begin="25" end="25" resetval="0" description="Enable the timer output TOUTP34 in GPIO mode." range="" rwaccess="RW">
			<bitenum id="TIMER_OUTPUT" value="0" token="TIMER_OUTPUT" description=""/>
			<bitenum id="GPIO_PIN" value="1" token="GPIO_PIN" description=""/>
		</bitfield>
		<bitfield id="GPIO_ENI34" width="1" begin="24" end="24" resetval="0" description="Enable the timer input TINP34 in GPIO mode." range="" rwaccess="RW">
			<bitenum id="TIMER_INPUT" value="0" token="TIMER_INPUT" description=""/>
			<bitenum id="GPIO_PIN" value="1" token="GPIO_PIN" description=""/>
		</bitfield>
		<bitfield id="_RSVD" width="6" begin="23" end="18" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="GPIO_ENO12" width="1" begin="17" end="17" resetval="0" description="Enable the timer output TOUTP12 in GPIO mode." range="" rwaccess="RW">
			<bitenum id="TIMER_OUTPUT" value="0" token="TIMER_OUTPUT" description=""/>
			<bitenum id="GPIO_PIN" value="1" token="GPIO_PIN" description=""/>
		</bitfield>
		<bitfield id="GPIO_ENI12" width="1" begin="16" end="16" resetval="0" description="Enable the timer input TINP12 in GPIO mode." range="" rwaccess="RW">
			<bitenum id="TIMER_INPUT" value="0" token="TIMER_INPUT" description=""/>
			<bitenum id="GPIO_PIN" value="1" token="GPIO_PIN" description=""/>
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="15" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="GPINT34_INVO" width="1" begin="13" end="13" resetval="0" description="Invert bit for timer output TOUTP34 when it is used to source an interrupt or event (GPINT34_ENO=1)" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="GPINT34_INVI" width="1" begin="12" end="12" resetval="0" description="Invert bit for timer input TINP34 when it is used to source an interrupt or event (GPINT34_ENI=1)." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="11" end="10" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="GPINT34_ENO" width="1" begin="9" end="9" resetval="0" description="Enable the timer output TOUTP34 to source the interrupt or event in GPIO mode." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="GPINT34_ENI" width="1" begin="8" end="8" resetval="0" description="Enable the timer input TINP34 to source the interrupt or event in GPIO mode." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="7" end="6" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="GPINT12_INVO" width="1" begin="5" end="5" resetval="0" description="Invert bit for timer output TOUTP12 when it is used to source an interrupt or event (GPINT12_ENO=1)." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="GPINT12_INVI" width="1" begin="4" end="4" resetval="0" description="Invert bit for timer input TINP12 when it is used to source an interrupt or event (GPINT12_ENI=1)" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="3" end="2" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="GPINT12_ENO" width="1" begin="1" end="1" resetval="0" description="Enable the timer output TOUTP12 to source the interrupt or event in GPIO mode." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="GPINT12_ENI" width="1" begin="0" end="0" resetval="0" description="Enable the timer input TINP12 to source the interrupt or event in GPIO mode." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
	</register>
	<register id="GPTDAT_GPDIR" acronym="GPTDAT_GPDIR" offset="0x0C" width="32" description="General Purpose IO Data and Direction registers">
		<bitfield id="_RSVD" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
		<bitfield id="GPIO_DIRO34" width="1" begin="25" end="25" resetval="0" description="Controls the direction of the timer output TOUTP34 in GPIO mode" range="" rwaccess="RW">
			<bitenum id="TIMER_OUTPUT" value="0" token="TIMER_OUTPUT" description=""/>
			<bitenum id="GPIO_PIN" value="1" token="GPIO_PIN" description=""/>
		</bitfield>
		<bitfield id="GPIO_DIRI34" width="1" begin="24" end="24" resetval="0" description="Controls the direction of the timer input TINP34 in GPIO mode. It must be set to 0 to be used as input in GPIO interrupt mode." range="" rwaccess="RW">
			<bitenum id="TIMER_INPUT" value="0" token="TIMER_INPUT" description=""/>
			<bitenum id="GPIO_PIN" value="1" token="GPIO_PIN" description=""/>
		</bitfield>
		<bitfield id="_RSVD" width="6" begin="23" end="18" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="GPIO_DIRO12" width="1" begin="17" end="17" resetval="0" description="Controls the direction of the timer output TOUTP12 in GPIO mode" range="" rwaccess="RW">
			<bitenum id="TIMER_OUTPUT" value="0" token="TIMER_OUTPUT" description=""/>
			<bitenum id="GPIO_PIN" value="1" token="GPIO_PIN" description=""/>
		</bitfield>
		<bitfield id="GPIO_DIRI12" width="1" begin="16" end="16" resetval="0" description="Controls the direction of the timer input TINP12 in GPIO mode.  It must be set to 0 to be used as input in GPIO interrupt mode." range="" rwaccess="RW">
			<bitenum id="TIMER_INPUT" value="0" token="TIMER_INPUT" description=""/>
			<bitenum id="GPIO_PIN" value="1" token="GPIO_PIN" description=""/>
		</bitfield>
		<bitfield id="_RSVD" width="6" begin="15" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="GPIO_DATO34" width="1" begin="9" end="9" resetval="0" description="When GPIO_DIRI34=0: timer output TINP34 functions as a GPIO input, the logic value read in this bit is equal to the logic level present at the timer input. Writes to this bit have no effect. The GP input is sampled with the VBUS clock." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="GPIO_DATI34" width="1" begin="8" end="8" resetval="0" description="When GPIO_DIRI34=0: timer input TINP34 functions as a GPIO input, the logic value read in this bit is equal to the logic level present at the timer input. Writes to this bit have no effect. The GP input is sampled with the VBUS clock." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="_RSVD" width="6" begin="7" end="2" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="GPIO_DATO12" width="1" begin="1" end="1" resetval="0" description="When GPIO_DIRI34=0: timer output TINP12 functions as a GPIO output, the logic value read in this bit is equal to the logic level present at the timer input. Writes to this bit have no effect. The GP input is sampled with the VBUS clock." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="GPIO_DATI12" width="1" begin="0" end="0" resetval="0" description="When GPIO_DIRI34=0: timer input TINP12 functions as a GPIO input, the logic value read in this bit is equal to the logic level present at the timer input. Writes to this bit have no effect. The GP input is sampled with the VBUS clock." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
	</register>
	<register id="TIM12" acronym="TIM12" offset="0x10" width="32" description="Timer Counter Register 12">
		<bitfield id="CNT12" width="32" begin="31" end="0" resetval="0" description="Timer Counter Register 12" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="TIM34" acronym="TIM34" offset="0x14" width="32" description="Timer Counter Register 34">
		<bitfield id="CNT34" width="32" begin="31" end="0" resetval="0" description="Timer Counter Register 34" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="PRD12" acronym="PRD12" offset="0x18" width="32" description="Timer Period Register 12">
		<bitfield id="PRD12" width="32" begin="31" end="0" resetval="0" description="Timer Period Register 12" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="PRD34" acronym="PRD34" offset="0x1C" width="32" description="Timer Period Register 34">
		<bitfield id="PRD34" width="32" begin="31" end="0" resetval="0" description="Timer Period Register 34" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="TCR" acronym="TCR" offset="0x20" width="32" description="Timer Control Register">
		<bitfield id="_RSVD" width="6" begin="31" end="26" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TIEN34" width="1" begin="25" end="25" resetval="0" description="TIEN determines if the timer clock is gated by the timer input. Applicable only when CLKSRC=0." range="" rwaccess="RW">
			<bitenum id="NOT_GATED" value="0" token="NOT_GATED" description=""/>
			<bitenum id="GATED_BY_TINP" value="1" token="GATED_BY_TINP" description=""/>
		</bitfield>
		<bitfield id="CLKSRC34" width="1" begin="24" end="24" resetval="0" description="CLKSRC determines the selected clock source for the timer." range="" rwaccess="RW">
			<bitenum id="VBUS" value="0" token="VBUS" description=""/>
			<bitenum id="INPUT_PIN" value="1" token="INPUT_PIN" description=""/>
		</bitfield>
		<bitfield id="ENAMODE34" width="2" begin="23" end="22" resetval="0" description="Enabling mode: determines the enabling modes of the timer." range="" rwaccess="RW">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ONCE" value="1" token="ONCE" description=""/>
			<bitenum id="CONTINUOUS" value="2" token="CONTINUOUS" description=""/>
		</bitfield>
		<bitfield id="PWID34" width="2" begin="21" end="20" resetval="0" description="PWID[1:0]: Pulse width. Only used in pulse mode (C/P_=0) by the timer controls the timer output." range="" rwaccess="RW">
			<bitenum id="INACTIVE_1CYCLE" value="0" token="INACTIVE_1CYCLE" description=""/>
			<bitenum id="INACTIVE_2CYCLES" value="1" token="INACTIVE_2CYCLES" description=""/>
			<bitenum id="INACTIVE_3CYCLES" value="2" token="INACTIVE_3CYCLES" description=""/>
			<bitenum id="INACTIVE_4CYCLES" value="3" token="INACTIVE_4CYCLES" description=""/>
		</bitfield>
		<bitfield id="CP34" width="1" begin="19" end="19" resetval="0" description="Clock/Pulse mode for timer output." range="" rwaccess="RW">
			<bitenum id="PULSE_MODE" value="0" token="PULSE_MODE" description=""/>
			<bitenum id="CLOCK_MODE" value="1" token="CLOCK_MODE" description=""/>
		</bitfield>
		<bitfield id="INVINP34" width="1" begin="18" end="18" resetval="0" description="Timer input inverter control. Only affects operation if CLKSRC=1, Timer Input pin." range="" rwaccess="RW">
			<bitenum id="DONT_INVERT_OUTPUT" value="0" token="DONT_INVERT_OUTPUT" description=""/>
			<bitenum id="INVERT_OUTPUT" value="1" token="INVERT_OUTPUT" description=""/>
		</bitfield>
		<bitfield id="INVOUTP34" width="1" begin="17" end="17" resetval="0" description="Timer output inverter control." range="" rwaccess="RW">
			<bitenum id="DONT_INVERT_OUTPUT" value="0" token="DONT_INVERT_OUTPUT" description=""/>
			<bitenum id="INVERT_OUTPUT" value="1" token="INVERT_OUTPUT" description=""/>
		</bitfield>
		<bitfield id="TSTAT34" width="1" begin="16" end="16" resetval="0" description="TSTAT: timer status. Value of timer output. TSTATx drives the timer output pin when the pin is used as a timer pin (instead of a GPIO) and maybe inverted by setting INVOUTP=1.(TSTAT is read only)" range="" rwaccess="R ">
			<bitenum id="LOW" value="0" token="LOW" description=""/>
			<bitenum id="HIGH" value="1" token="HIGH" description=""/>
		</bitfield>
		<bitfield id="_RSVD" width="6" begin="15" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TIEN12" width="1" begin="9" end="9" resetval="0" description="TIEN determines if the timer clock is gated by the timer input. Applicable only when CLKSRC=0." range="" rwaccess="RW">
			<bitenum id="NOT_GATED" value="0" token="NOT_GATED" description=""/>
			<bitenum id="GATED_BY_TINP" value="1" token="GATED_BY_TINP" description=""/>
		</bitfield>
		<bitfield id="CLKSRC12" width="1" begin="8" end="8" resetval="0" description="CLKSRC determines the selected clock source for the timer." range="" rwaccess="RW">
			<bitenum id="VBUS" value="0" token="VBUS" description=""/>
			<bitenum id="INPUT_PIN" value="1" token="INPUT_PIN" description=""/>
		</bitfield>
		<bitfield id="ENAMODE12" width="2" begin="7" end="6" resetval="0" description="Enabling mode: determines the enabling modes of the timer." range="" rwaccess="RW">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ONCE" value="1" token="ONCE" description=""/>
			<bitenum id="CONTINUOUS" value="2" token="CONTINUOUS" description=""/>
		</bitfield>
		<bitfield id="PWID12" width="2" begin="5" end="4" resetval="0" description="PWID[1:0]: Pulse width. Only used in pulse mode (C/P_=0) by the timer controls the timer output." range="" rwaccess="RW">
			<bitenum id="INACTIVE_1CYCLE" value="0" token="INACTIVE_1CYCLE" description=""/>
			<bitenum id="INACTIVE_2CYCLES" value="1" token="INACTIVE_2CYCLES" description=""/>
			<bitenum id="INACTIVE_3CYCLES" value="2" token="INACTIVE_3CYCLES" description=""/>
			<bitenum id="INACTIVE_4CYCLES" value="3" token="INACTIVE_4CYCLES" description=""/>
		</bitfield>
		<bitfield id="CP12" width="1" begin="3" end="3" resetval="0" description="Clock/Pulse mode for timer output." range="" rwaccess="RW">
			<bitenum id="PULSE_MODE" value="0" token="PULSE_MODE" description=""/>
			<bitenum id="CLOCK_MODE" value="1" token="CLOCK_MODE" description=""/>
		</bitfield>
		<bitfield id="INVINP12" width="1" begin="2" end="2" resetval="0" description="Timer input inverter control. Only affects operation if CLKSRC=1, Timer Input pin." range="" rwaccess="RW">
			<bitenum id="DONT_INVERT_OUTPUT" value="0" token="DONT_INVERT_OUTPUT" description=""/>
			<bitenum id="INVERT_OUTPUT" value="1" token="INVERT_OUTPUT" description=""/>
		</bitfield>
		<bitfield id="INVOUTP12" width="1" begin="1" end="1" resetval="0" description="Timer output inverter control." range="" rwaccess="RW">
			<bitenum id="DONT_INVERT_OUTPUT" value="0" token="DONT_INVERT_OUTPUT" description=""/>
			<bitenum id="INVERT_OUTPUT" value="1" token="INVERT_OUTPUT" description=""/>
		</bitfield>
		<bitfield id="TSTAT12" width="1" begin="0" end="0" resetval="0" description="TSTAT: timer status. Value of timer output. TSTATx drives the timer output pin when the pin is used as a timer pin (instead of a GPIO) and maybe inverted by setting INVOUTP=1.(TSTAT is read only)" range="" rwaccess="R ">
			<bitenum id="LOW" value="0" token="LOW" description=""/>
			<bitenum id="HIGH" value="1" token="HIGH" description=""/>
		</bitfield>
	</register>
	<register id="TGCR" acronym="TGCR" offset="0x24" width="32" description="Timer Global Control Register">
		<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="This bits are not used" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="TDDR34" width="4" begin="15" end="12" resetval="0" description="Timer linear divide-down ratio specifies the timer divide-down for the timer TIM34. When the timer enabled, the TDDR34 increments every timer clock.  The TIM34 counter (TIM3/TIM4) increments on the cycle after the TDDR34 matches the PSC34. The TDDR34 resets to zero and continues. When the TIM3/TIM4 matches the PRD3/PRD4, the TIM34 stops if it enabled one time or TIM3/TIM4 reset to zero on the cycle after matching the PRD3/PRD4 and TIM34 continues if the timer enabled continuously. V=0000." range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="PSC34" width="4" begin="11" end="8" resetval="0" description="TIM34 pre-scalar counter specifies the count for TIM34. DV=0000." range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RSVD" width="4" begin="7" end="4" resetval="0" description="Bits not used" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="TIMMODE" width="2" begin="3" end="2" resetval="0" description="TIMMODE determines timer modes.  TIMMODE[1:0]=00: The timer is in 64-bit GP timer mode. (DV) TIMMODE[1:0]=01: The timer is in dual 32-bit timer, unchained mode. TIMMODE[1:0]=10: The timer is in 64-bit Watchdog timer mode. TIMMODE[1:0]=11: The timer is in dual 32-bit timer, chained mode." range="" rwaccess="RW">
			<bitenum id="64BIT_GPTIM" value="0" token="64BIT_GPTIM" description=""/>
			<bitenum id="32BIT_DUAL" value="1" token="32BIT_DUAL" description=""/>
			<bitenum id="64BIT_WDTIM" value="2" token="64BIT_WDTIM" description=""/>
			<bitenum id="32BIT_CHAINED" value="3" token="32BIT_CHAINED" description=""/>
		</bitfield>
		<bitfield id="TIM34RS" width="1" begin="1" end="1" resetval="0" description="TIM34RS_: timer TIM34 reset." range="" rwaccess="RW">
			<bitenum id="IN_RESET" value="0" token="IN_RESET" description=""/>
			<bitenum id="NOT_IN_RESET" value="1" token="NOT_IN_RESET" description=""/>
		</bitfield>
		<bitfield id="TIM12RS" width="1" begin="0" end="0" resetval="0" description="TIM12RS_: timer TIM12 reset." range="" rwaccess="RW">
			<bitenum id="IN_RESET" value="0" token="IN_RESET" description=""/>
			<bitenum id="NOT_IN_RESET" value="1" token="NOT_IN_RESET" description=""/>
		</bitfield>
	</register>
	<register id="WDTCR" acronym="WDTCR" offset="0x28" width="32" description="Watchdog Timer Control Register">
		<bitfield id="WDKEY" width="16" begin="31" end="16" resetval="0" description="16-bit watchdog reset key, only the sequence of an A5C6h followed by a DA7Eh services the watchdog. Not applicable in regular timer mode. (DV=0's). See section 4 for more details." range="" rwaccess="RW">
			<bitenum id="PREACTIVE" value="42438" token="PREACTIVE" description=""/>
			<bitenum id="ACTIVE" value="55934" token="ACTIVE" description=""/>
		</bitfield>
		<bitfield id="WDFLAG" width="1" begin="15" end="15" resetval="0" description="Watchdog flag bit This bit can be cleared by enabling the watchdog timer, by device reset and by being written with '1'.  It is set by a watchdog time-out." range="" rwaccess="RW">
			<bitenum id="TIMEOUT" value="0" token="TIMEOUT" description=""/>
			<bitenum id="NOTIMEOUT" value="1" token="NOTIMEOUT" description=""/>
		</bitfield>
		<bitfield id="WDEN" width="1" begin="14" end="14" resetval="0" description="Watchdog timer enable bit" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="WDIKEY" width="2" begin="13" end="12" resetval="0" description="2-bit watchdog IDLE enable key, only the sequence of a 01b followed by a 10b enable the watchdog to go in IDLE mode. Not applicable in regular timer mode. (DV=0's). A write of 00b to the WDIKEY will disallow the watchdog timer goes into the IDLE mode." range="" rwaccess="RW">
			<bitenum id="NO_IDLE" value="0" token="NO_IDLE" description=""/>
			<bitenum id="GO_IDLE_START" value="1" token="GO_IDLE_START" description=""/>
			<bitenum id="GO_IDLE" value="2" token="GO_IDLE" description=""/>
		</bitfield>
		<bitfield id="_RSVD" width="12" begin="11" end="0" resetval="0" description="Bits not used" range="" rwaccess="RW">
         
      </bitfield>
	</register>
</module>
