<SYSTEM formatVersion="4.0" generationDate="14:23:10:385650" languageId="RTL" name="system" release="2017.05.1-antlia" revisionNumber="b0bd4dfb715be2454a21ed09454fa1a745d4bc72" tool="VERILOG2HIF">
	<LIBRARYDEFS>
		<LIBRARYDEF clinkage="false" languageId="RTL" name="hif_verilog_standard" standard="true"/>
	</LIBRARYDEFS>
	<DESIGNUNITS>
		<DESIGNUNIT name="m6502">
			<VIEW filename="" languageId="RTL" name="behav" standard="false">
				<DECLARATIONS>
					<CONSTANT define="false" instance="true" name="core_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_adhmx_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_adhmx_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_drg_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_drg_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_srg_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_srg_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_pc_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_pc_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_arg_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_arg_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_xrg_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_xrg_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_yrg_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_yrg_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_adlmx_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_adlmx_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_adlmx_lrg_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_adlmx_lrg_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_adder_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_adder_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_adder_addh_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_adder_addh_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_adder_addl_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_adder_addl_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_logic_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_logic_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_bcd_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_bcd_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_bcd_addh_hif_verilog_timescale_unit_0" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_bcd_addh_hif_verilog_timescale_precision_0" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_bcd_addl_hif_verilog_timescale_unit_0" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_bcd_addl_hif_verilog_timescale_precision_0" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_jrg_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_jrg_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_krg_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_alu_krg_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_sm_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_sm_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_sm_opcd_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_sm_opcd_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_sm_st_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_sm_st_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_domx_hif_verilog_timescale_unit" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
					<CONSTANT define="false" instance="true" name="core_domx_hif_verilog_timescale_precision" standard="false">
						<TYPE>
							<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<VALUE>
							<TIMEVALUE unit="NS" value="1">
								<TYPE>
									<TIME constexpr="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</TIMEVALUE>
						</VALUE>
					</CONSTANT>
				</DECLARATIONS>
				<ENTITY name="Entity">
					<PORT direction="IN" name="clk" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="6"/>
					</PORT>
					<PORT direction="OUT" name="addr" wrapper="false">
						<VALUE>
							<BITVECTORVAL VALUE="ZZZZZZZZZZZZZZZZ">
								<TYPE>
									<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
										<RANGE direction="DOWNTO">
											<LEFTBOUND>
												<INTVAL value="15"/>
											</LEFTBOUND>
											<RIGHTBOUND>
												<INTVAL value="0"/>
											</RIGHTBOUND>
										</RANGE>
									</BITVECTOR>
								</TYPE>
							</BITVECTORVAL>
						</VALUE>
						<TYPE>
							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
								<RANGE direction="DOWNTO">
									<LEFTBOUND>
										<INTVAL value="15"/>
									</LEFTBOUND>
									<RIGHTBOUND>
										<INTVAL value="0"/>
									</RIGHTBOUND>
								</RANGE>
							</BITVECTOR>
						</TYPE>
						<CODE_INFO column_number="18" file="verilog/m6502.v" line_number="7"/>
					</PORT>
					<PORT direction="IN" name="datai" wrapper="false">
						<TYPE>
							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
								<RANGE direction="DOWNTO">
									<LEFTBOUND>
										<INTVAL value="7"/>
									</LEFTBOUND>
									<RIGHTBOUND>
										<INTVAL value="0"/>
									</RIGHTBOUND>
								</RANGE>
							</BITVECTOR>
						</TYPE>
						<CODE_INFO column_number="17" file="verilog/m6502.v" line_number="8"/>
					</PORT>
					<PORT direction="OUT" name="datao" wrapper="false">
						<VALUE>
							<BITVECTORVAL VALUE="ZZZZZZZZ">
								<TYPE>
									<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
										<RANGE direction="DOWNTO">
											<LEFTBOUND>
												<INTVAL value="7"/>
											</LEFTBOUND>
											<RIGHTBOUND>
												<INTVAL value="0"/>
											</RIGHTBOUND>
										</RANGE>
									</BITVECTOR>
								</TYPE>
							</BITVECTORVAL>
						</VALUE>
						<TYPE>
							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
								<RANGE direction="DOWNTO">
									<LEFTBOUND>
										<INTVAL value="7"/>
									</LEFTBOUND>
									<RIGHTBOUND>
										<INTVAL value="0"/>
									</RIGHTBOUND>
								</RANGE>
							</BITVECTOR>
						</TYPE>
						<CODE_INFO column_number="18" file="verilog/m6502.v" line_number="9"/>
					</PORT>
					<PORT direction="IN" name="irq_n" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="12" file="verilog/m6502.v" line_number="11"/>
					</PORT>
					<PORT direction="IN" name="nmi_n" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="12" file="verilog/m6502.v" line_number="12"/>
					</PORT>
					<PORT direction="IN" name="sob_n" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="12" file="verilog/m6502.v" line_number="15"/>
					</PORT>
					<PORT direction="IN" name="res_n" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="12" file="verilog/m6502.v" line_number="13"/>
					</PORT>
					<PORT direction="IN" name="rdy" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="14"/>
					</PORT>
					<PORT direction="OUT" name="vpab" wrapper="false">
						<VALUE>
							<BITVAL value="Z">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="12" file="verilog/m6502.v" line_number="17"/>
					</PORT>
					<PORT direction="OUT" name="sync" wrapper="false">
						<VALUE>
							<BITVAL value="Z">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="12" file="verilog/m6502.v" line_number="16"/>
					</PORT>
					<PORT direction="OUT" name="we_n" wrapper="false">
						<VALUE>
							<BITVAL value="Z">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="12" file="verilog/m6502.v" line_number="18"/>
					</PORT>
					<PORT direction="OUT" name="oeb" wrapper="false">
						<VALUE>
							<BITVAL value="Z">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="11" file="verilog/m6502.v" line_number="10"/>
					</PORT>
					<CODE_INFO column_number="7" file="verilog/m6502.v" line_number="3"/>
				</ENTITY>
				<CONTENTS name="Architecture">
					<DECLARATIONS>
						<VARIABLE instance="true" name="we_n_out_sig" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="dataenb" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="vpa" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="oen" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="clk_n" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_areg" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sreg" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_xreg" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_yreg" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_pch" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_pcl" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_out" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_dreg" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_psr" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_addrh" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_addrl" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_dataol" standard="false" wrapper="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="17" file="verilog/m6502_org.v" line_number="77"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_xregl" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_yregl" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sregl" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_aregl" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_dregl" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_outl" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_pchl" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_pcll" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_psrl" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_alu_ctl" standard="false" wrapper="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="11"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="11"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="19" file="verilog/m6502_org.v" line_number="87"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_alu2op" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="5"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="5"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_ld" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="2"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="2"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_rg_load" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="6"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="6"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sreg_up" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sreg_cen" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_pc_ctl" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="6"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="6"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_adl_sel" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="1"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="1"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_adh_sel" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="3"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="3"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_domux_sel" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="2"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="2"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_reset" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_opcde" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_cycle" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="8"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="1"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="8"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="1"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_adhmx_pre_y" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_adhmx_pre_y_partial7" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_adhmx_pre_y_partial6" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_adhmx_pre_y_partial5" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_adhmx_pre_y_partial4" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_adhmx_pre_y_partial3" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_adhmx_pre_y_partial2" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_adhmx_pre_y_partial1" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_adhmx_pre_y_partial0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_drg_ido" standard="false" wrapper="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="13" file="verilog/rg8l2.v" line_number="32"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_drg_idi" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_drg_ld" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_srg_dataol" standard="false" wrapper="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="16" file="verilog/s_reg.v" line_number="34"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_pc_cntih" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_pc_cntil" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_pc_hreg" standard="false" wrapper="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="14" file="verilog/prog_cnt.v" line_number="51"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_pc_hreg_in" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_pc_pc" standard="false" wrapper="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="15"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXXXXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="15"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="13" file="verilog/prog_cnt.v" line_number="53"/>
						</SIGNAL>
						<SIGNAL name="core_arg_ido" standard="false" wrapper="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="13" file="verilog/rg8l.v" line_number="31"/>
						</SIGNAL>
						<SIGNAL name="core_xrg_ido" standard="false" wrapper="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="13" file="verilog/rg8l.v" line_number="31"/>
						</SIGNAL>
						<SIGNAL name="core_yrg_ido" standard="false" wrapper="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="13" file="verilog/rg8l.v" line_number="31"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_adlmx_lreg" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_adlmx_lrg_ido" standard="false" wrapper="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="13" file="verilog/rg8l.v" line_number="31"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_alu_jreg" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_kreg" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_add_b" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_log_b_preinv" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_log_b" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_add_out" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_log_out" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_out" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_dcd" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_dcd_partial7" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_dcd_partial6" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_dcd_partial5" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_dcd_partial4" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_dcd_partial3" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_dcd_partial2" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_dcd_partial1" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_dcd_partial0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_log_ctl" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="2"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="2"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_alu_outl" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_add_sub" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_add_cin" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_add_cout4" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_add_cout" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_alu_cout" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_log_cin" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_log_cout" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_en" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_cout" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_sign_ext" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_z_flag" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_n_flag" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_v_flag" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bra_carry" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_b_sub" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_sub_v" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_cout4l" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addh_sum_partial3" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addh_sum_partial2" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addh_sum_partial1" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addh_sum_partial0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addh_cry" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="3"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="3"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addh_cry_partial3" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addh_cry_partial2" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addh_cry_partial1" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addh_cry_partial0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addl_sum_partial3" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addl_sum_partial2" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addl_sum_partial1" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addl_sum_partial0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addl_cry" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="3"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="3"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addl_cry_partial3" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addl_cry_partial2" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addl_cry_partial1" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_adder_addl_cry_partial0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_b" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_b_partial1" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="3"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="ZZZZ">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="3"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_b_partial0" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="4"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="ZZZZ">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="4"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_cout4" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_cin4l" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_cout8" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_gnd" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="0">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_lo_adj" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_hi_adj" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_lo_adj_sub" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_hi_adj_sub" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_addh_sum_partial3_0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_addh_sum_partial2_0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_addh_sum_partial1_0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_addh_sum_partial0_0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_addh_cry_0" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="3"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="3"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_addh_cry_partial3_0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_addh_cry_partial2_0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_addh_cry_partial1_0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_addh_cry_partial0_0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_addl_sum_partial3_0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_addl_sum_partial2_0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_addl_sum_partial1_0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_addl_sum_partial0_0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_addl_cry_0" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="3"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="3"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_addl_cry_partial3_0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_addl_cry_partial2_0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_bcd_addl_cry_partial1_0" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_alu_bcd_addl_cry_partial0_0" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="Z">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</SIGNAL>
						<SIGNAL name="core_alu_jrg_ido" standard="false" wrapper="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="13" file="verilog/rg8l2.v" line_number="32"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_alu_jrg_idi" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_alu_jrg_ld" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_alu_krg_ido" standard="false" wrapper="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="13" file="verilog/rg8l.v" line_number="31"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_sm_opcode" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_opcode_in" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_opcode_ld" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_state" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="8"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="1"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="8"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="1"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_state_in" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="8"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="1"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="8"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="1"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_syncl" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_sm_wel_n" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="260"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_sm_we_d_n" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_pc_load" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_pc_h_load" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_pc_cen" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_pc_sel_datai" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_pc_vec_sel" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="1"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="1"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_pcl_alu_ld" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_sm_psrl" standard="false" wrapper="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="268"/>
						</SIGNAL>
						<SIGNAL name="core_sm_sob_n_f" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="269"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_sm_aregd_load" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_dregi_load" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_drego_load" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_sreg_load" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_xreg_load" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_yreg_load" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_lreg_load" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_jregi_load" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_jrego_load" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_kregi_load" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_sm_z_flag_f" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="280"/>
						</SIGNAL>
						<SIGNAL name="core_sm_branch_carry_f" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="281"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_sm_adh_alu" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_adh_dreg" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_adh_zpg" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_adh_onepg" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_domux_001" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="2"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="2"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_domux_010" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="2"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="2"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_domux_011" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="2"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="2"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_domux_100" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="2"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="2"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_domux_101" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="2"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="2"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_domux_110" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="2"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="2"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_domux_111" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="2"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="2"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_sm_resetl" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="295"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_sm_interrupt" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_sm_reset_proc" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="297"/>
						</SIGNAL>
						<SIGNAL name="core_sm_nmi_proc" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="298"/>
						</SIGNAL>
						<SIGNAL name="core_sm_irq_proc" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="299"/>
						</SIGNAL>
						<SIGNAL name="core_sm_irq" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="300"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_sm_irq_pend" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_sm_nmi_pend" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="302"/>
						</SIGNAL>
						<SIGNAL name="core_sm_nmi1" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="303"/>
						</SIGNAL>
						<SIGNAL name="core_sm_nmi2" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="304"/>
						</SIGNAL>
						<SIGNAL name="core_sm_addr_carry" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="305"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_sm_imp2psr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_imp2tx" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_imp2inc" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_imm_1_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_rel_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_zpg_1_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_zpx_1_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_abs_1_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_abx_1_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_aby_1_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_inx_1_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_iny_1_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_ind_1_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_imm_3_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_zpg_3_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_zpx_3_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_abs_3_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_abx_3_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_acc_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_zpg_rmw_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_zpx_rmw_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_abs_rmw_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_abx_rmw_addr" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_type1_read" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_sm_type1_calc" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="330"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_sm_type2_read" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_sm_type2_calc" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="332"/>
						</SIGNAL>
						<SIGNAL name="core_sm_type2_write" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="333"/>
						</SIGNAL>
						<SIGNAL name="core_sm_type2_done" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="334"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_sm_type3_read" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_sm_type3_calc" standard="false" wrapper="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="336"/>
						</SIGNAL>
						<VARIABLE instance="true" name="core_sm_branch_take" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_adc_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_lda_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_cmp_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_cpx_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_cpy_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_ora_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_and_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_eor_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_sta_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_sbc_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_asl_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_lsr_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_rol_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_ror_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_inc_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_dec_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_ldx_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_ldy_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_stx_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_sty_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_bit_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_rmb_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_smb_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_bbx_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_stz_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_trb_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_tsb_op" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_alu_ctl_d" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="11"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="11"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_alu_ctl_bsel" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="1"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="1"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_alu_ctl_carry" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_alu_ctl_bcd" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_alu_ctl_mode" standard="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="2"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="2"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="core_sm_log_b_inv" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<SIGNAL name="core_sm_opcd_ido" standard="false" wrapper="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="13" file="verilog/rg8l.v" line_number="31"/>
						</SIGNAL>
						<SIGNAL name="core_sm_st_ido" standard="false" wrapper="false">
							<TYPE>
								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
									<RANGE direction="DOWNTO">
										<LEFTBOUND>
											<INTVAL value="7"/>
										</LEFTBOUND>
										<RIGHTBOUND>
											<INTVAL value="0"/>
										</RIGHTBOUND>
									</RANGE>
								</BITVECTOR>
							</TYPE>
							<VALUE>
								<BITVECTORVAL VALUE="XXXXXXXX">
									<TYPE>
										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
											<RANGE direction="DOWNTO">
												<LEFTBOUND>
													<INTVAL value="7"/>
												</LEFTBOUND>
												<RIGHTBOUND>
													<INTVAL value="0"/>
												</RIGHTBOUND>
											</RANGE>
										</BITVECTOR>
									</TYPE>
								</BITVECTORVAL>
							</VALUE>
							<CODE_INFO column_number="13" file="verilog/rg8l.v" line_number="31"/>
						</SIGNAL>
						<PROCEDURE kind="INSTANCE" name="hif_cone_clk_n" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="clk_n">
														<CODE_INFO column_number="13" file="verilog/m6502.v" line_number="30"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="~">
														<VALUE1>
															<IDENTIFIER name="clk">
																<CODE_INFO column_number="18" file="verilog/m6502.v" line_number="30"/>
															</IDENTIFIER>
														</VALUE1>
														<CODE_INFO column_number="18" file="verilog/m6502.v" line_number="30"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="18" file="verilog/m6502.v" line_number="30"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_addrh" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_rmb_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1526"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1526"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00000111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1526"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1526"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00010111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1526"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1526"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1527"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="00100111">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1527"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1527"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1527"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="00110111">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1527"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1527"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1528"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="01000111">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1528"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1528"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1528"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="01010111">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1528"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1528"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1529"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01100111">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1529"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1529"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1529"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01110111">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1529"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1529"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_smb_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1531"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1531"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10000111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1531"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1531"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10010111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1531"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1531"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1532"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="10100111">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1532"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1532"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1532"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110111">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1532"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1532"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1533"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11000111">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1533"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1533"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1533"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11010111">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1533"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1533"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1534"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11100111">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1534"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1534"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1534"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11110111">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1534"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1534"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abs_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1438"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1438"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10001100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1438"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1438"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10001110">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1438"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1438"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1439"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="11101100">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1439"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1439"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1439"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11001100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1439"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1439"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1440"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="00101100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1440"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1440"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1440"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10101110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1440"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1440"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1441"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10101100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1441"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1441"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1441"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10011100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1441"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1441"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpg_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1407"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1407"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="7"/>
																																	</INDEX>
																																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1407"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="0">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1407"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<CAST>
																																	<VALUE>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1407"/>
																																		</IDENTIFIER>
																																	</VALUE>
																																	<TYPE>
																																		<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="4"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</CAST>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00110">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="4"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1407"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1407"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1407"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="11000110">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1407"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1407"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1407"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11100110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1408"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1408"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_rmb_op">
																											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1408"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1408"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1408"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_smb_op">
																									<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1408"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1409"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1409"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1409"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00010100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1409"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1409"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1409"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00000100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1410"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1410"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1411"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1411"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1411"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1413"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1413"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="7"/>
																									</INDEX>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1413"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="0">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1413"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<CAST>
																									<VALUE>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1413"/>
																										</IDENTIFIER>
																									</VALUE>
																									<TYPE>
																										<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="4"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</CAST>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="4"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1413"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1413"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1413"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11010110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1413"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1413"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1413"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11110110">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1414"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1414"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abs_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1417"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1417"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="7"/>
																													</INDEX>
																													<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1417"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="0">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1417"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<CAST>
																													<VALUE>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1417"/>
																														</IDENTIFIER>
																													</VALUE>
																													<TYPE>
																														<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="4"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</CAST>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="01110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="4"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1417"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1417"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1417"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11001110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1417"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1417"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1417"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11101110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1418"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1418"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1418"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00011100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1418"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1418"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1418"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00001100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1419"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1419"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1420"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1420"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1420"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_bbx_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1536"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1536"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="1111">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1536"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpg_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1380"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1380"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1380"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1381"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1381"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1381"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1383"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1383"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1383"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abs_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1386"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1386"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="01101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1386"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_inx_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1395"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1395"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00001">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1395"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_ind_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1401"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1401"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10010">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1401"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpg_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1429"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1429"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00100100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1429"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1429"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10000100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1429"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1429"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1430"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="10100100">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1430"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1430"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1430"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11000100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1430"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1430"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1431"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11100100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1431"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1431"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1431"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10100110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1431"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1431"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1432"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10000110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1432"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1432"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1432"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01100100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1432"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1432"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1433"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1433"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1433"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1434"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1434"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1434"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1434"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1434"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1434"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1435"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10010110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1435"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1435"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1435"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10010100">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1435"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1435"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1436"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00110100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1436"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1436"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1436"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01110100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1436"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1436"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_abx_3_addr"/>
											<PCALL name="hif_cone_core_sm_state"/>
											<PCALL name="hif_cone_core_sm_abx_1_addr"/>
											<PCALL name="hif_cone_core_sm_aby_1_addr"/>
											<PCALL name="hif_cone_core_sm_iny_1_addr"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_adh_alu">
														<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="906"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_abx_1_addr">
																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="907"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="907"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_aby_1_addr">
																											<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="907"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="907"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="907"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="908"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="3"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="908"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="908"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="908"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="906"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="3"/>
																									</INDEX>
																									<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="906"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="49" file="verilog/op_dcd.v" line_number="906"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_abx_3_addr">
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="906"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="906"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="49" file="verilog/op_dcd.v" line_number="906"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="908"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="909"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="4"/>
																							</INDEX>
																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="909"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="909"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_iny_1_addr">
																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="908"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="908"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="909"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="909"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="910"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="910"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="910"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_abx_rmw_addr"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_adh_dreg">
														<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="912"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="912"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="3"/>
																																					</INDEX>
																																					<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="912"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="912"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="63" file="verilog/op_dcd.v" line_number="912"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="4"/>
																																					</INDEX>
																																					<CODE_INFO column_number="63" file="verilog/op_dcd.v" line_number="912"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="69" file="verilog/op_dcd.v" line_number="912"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="69" file="verilog/op_dcd.v" line_number="912"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="912"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="5"/>
																																			</INDEX>
																																			<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="912"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="85" file="verilog/op_dcd.v" line_number="912"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="85" file="verilog/op_dcd.v" line_number="912"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_abs_rmw_addr">
																																	<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="912"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="36" file="verilog/op_dcd.v" line_number="912"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="86" file="verilog/op_dcd.v" line_number="912"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="913"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="4"/>
																																					</INDEX>
																																					<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="913"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="913"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="913"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="5"/>
																																					</INDEX>
																																					<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="913"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="913"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="913"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="913"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="6"/>
																																			</INDEX>
																																			<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="913"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="913"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="913"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_abx_rmw_addr">
																																	<CODE_INFO column_number="100" file="verilog/op_dcd.v" line_number="912"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="106" file="verilog/op_dcd.v" line_number="912"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="913"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="913"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="914"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="4"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="914"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="914"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="59" file="verilog/op_dcd.v" line_number="913"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="10011110">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="913"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="914"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="914"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="915"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="3"/>
																													</INDEX>
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="915"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="915"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_abs_1_addr">
																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="914"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="914"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="915"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="915"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="916"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="3"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="916"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="916"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_abs_3_addr">
																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="915"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="915"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="916"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="916"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="917"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="4"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="917"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="917"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_ind_1_addr">
																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="916"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="916"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="917"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="917"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="918"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="5"/>
																							</INDEX>
																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="918"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="918"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_inx_1_addr">
																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="917"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="917"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="918"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="918"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="919"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="919"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="919"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_adh_zpg">
														<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="921"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="921"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="2"/>
																																											</INDEX>
																																											<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="921"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="921"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="62" file="verilog/op_dcd.v" line_number="921"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="3"/>
																																											</INDEX>
																																											<CODE_INFO column_number="62" file="verilog/op_dcd.v" line_number="921"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="68" file="verilog/op_dcd.v" line_number="921"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="68" file="verilog/op_dcd.v" line_number="921"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="78" file="verilog/op_dcd.v" line_number="921"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="4"/>
																																									</INDEX>
																																									<CODE_INFO column_number="78" file="verilog/op_dcd.v" line_number="921"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="84" file="verilog/op_dcd.v" line_number="921"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="84" file="verilog/op_dcd.v" line_number="921"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_zpg_rmw_addr">
																																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="921"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="921"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="85" file="verilog/op_dcd.v" line_number="921"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="922"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="3"/>
																																											</INDEX>
																																											<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="922"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="922"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="922"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="4"/>
																																											</INDEX>
																																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="922"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="922"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="922"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="922"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="5"/>
																																									</INDEX>
																																									<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="922"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="922"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="922"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_zpx_rmw_addr">
																																							<CODE_INFO column_number="99" file="verilog/op_dcd.v" line_number="921"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="105" file="verilog/op_dcd.v" line_number="921"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="922"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="922"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="923"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="2"/>
																																					</INDEX>
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="923"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="923"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_zpg_1_addr">
																																					<CODE_INFO column_number="63" file="verilog/op_dcd.v" line_number="922"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="69" file="verilog/op_dcd.v" line_number="922"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="923"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="923"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="924"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="2"/>
																																			</INDEX>
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="924"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="924"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_zpg_3_addr">
																																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="923"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="923"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="924"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="924"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="925"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="3"/>
																																	</INDEX>
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="925"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="925"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_zpx_1_addr">
																																	<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="924"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="924"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="925"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="925"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="926"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="3"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="926"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="926"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_zpx_3_addr">
																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="925"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="925"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="926"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="926"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="927"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="2"/>
																													</INDEX>
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="927"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="927"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_bbx_op">
																													<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="926"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="926"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="927"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="927"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="928"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="2"/>
																													</INDEX>
																													<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="928"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="928"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="928"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="3"/>
																													</INDEX>
																													<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="928"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="928"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="928"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_ind_1_addr">
																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="927"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="927"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="928"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="928"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="929"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="3"/>
																											</INDEX>
																											<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="929"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="929"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="929"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="4"/>
																											</INDEX>
																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="929"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="929"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="929"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_inx_1_addr">
																									<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="928"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="928"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="929"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="929"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="930"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="2"/>
																									</INDEX>
																									<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="930"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="930"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="930"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="3"/>
																									</INDEX>
																									<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="930"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="930"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="930"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_iny_1_addr">
																							<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="929"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="929"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="930"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="930"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="931"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="931"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="931"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_adh_onepg">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="933"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_opcode">
																																											<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="934"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVECTORVAL VALUE="00001000">
																																											<TYPE>
																																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																													<RANGE direction="DOWNTO">
																																														<LEFTBOUND>
																																															<INTVAL value="7"/>
																																														</LEFTBOUND>
																																														<RIGHTBOUND>
																																															<INTVAL value="0"/>
																																														</RIGHTBOUND>
																																													</RANGE>
																																												</BITVECTOR>
																																											</TYPE>
																																										</BITVECTORVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="934"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_opcode">
																																											<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="934"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVECTORVAL VALUE="01001000">
																																											<TYPE>
																																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																													<RANGE direction="DOWNTO">
																																														<LEFTBOUND>
																																															<INTVAL value="7"/>
																																														</LEFTBOUND>
																																														<RIGHTBOUND>
																																															<INTVAL value="0"/>
																																														</RIGHTBOUND>
																																													</RANGE>
																																												</BITVECTOR>
																																											</TYPE>
																																										</BITVECTORVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="934"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="934"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_opcode">
																																									<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="935"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVECTORVAL VALUE="01101000">
																																									<TYPE>
																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="0"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</BITVECTORVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="935"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="935"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_opcode">
																																							<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="935"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVECTORVAL VALUE="00101000">
																																							<TYPE>
																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="0"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																								</BITVECTOR>
																																							</TYPE>
																																						</BITVECTORVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="935"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="935"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_opcode">
																																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="936"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVECTORVAL VALUE="11111010">
																																					<TYPE>
																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="0"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																						</BITVECTOR>
																																					</TYPE>
																																				</BITVECTORVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="936"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="936"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="936"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVECTORVAL VALUE="11011010">
																																			<TYPE>
																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																					<RANGE direction="DOWNTO">
																																						<LEFTBOUND>
																																							<INTVAL value="7"/>
																																						</LEFTBOUND>
																																						<RIGHTBOUND>
																																							<INTVAL value="0"/>
																																						</RIGHTBOUND>
																																					</RANGE>
																																				</BITVECTOR>
																																			</TYPE>
																																		</BITVECTORVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="936"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="936"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="937"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="01111010">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="937"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="937"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="937"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="01011010">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="937"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="937"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="938"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="2"/>
																													</INDEX>
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="938"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="938"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="938"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="933"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="2"/>
																																	</INDEX>
																																	<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="933"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="933"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="56" file="verilog/op_dcd.v" line_number="933"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="3"/>
																																	</INDEX>
																																	<CODE_INFO column_number="56" file="verilog/op_dcd.v" line_number="933"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="62" file="verilog/op_dcd.v" line_number="933"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="62" file="verilog/op_dcd.v" line_number="933"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="72" file="verilog/op_dcd.v" line_number="933"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="4"/>
																															</INDEX>
																															<CODE_INFO column_number="72" file="verilog/op_dcd.v" line_number="933"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="78" file="verilog/op_dcd.v" line_number="933"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="78" file="verilog/op_dcd.v" line_number="933"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="933"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="00000000">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="933"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="933"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="938"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="~">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="939"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="5"/>
																													</INDEX>
																													<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="939"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="939"/>
																										</EXPRESSION>
																									</VALUE1>
																									<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="939"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="938"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="01000000">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="938"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="939"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="939"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="~">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="940"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="5"/>
																											</INDEX>
																											<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="940"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="940"/>
																								</EXPRESSION>
																							</VALUE1>
																							<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="940"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="939"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="01100000">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="939"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="940"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="940"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="941"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="3"/>
																									</INDEX>
																									<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="941"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="941"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="941"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="4"/>
																									</INDEX>
																									<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="941"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="941"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="941"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="940"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00100000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="940"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="941"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="941"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="942"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="942"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="942"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_dregl">
														<CODE_INFO column_number="11" file="verilog/m6502_org.v" line_number="170"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_drg_ido">
														<CODE_INFO column_number="14" file="verilog/rg8l2.v" line_number="36"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="14" file="verilog/rg8l2.v" line_number="36"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_adh_sel">
														<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="146"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="CONCAT">
														<VALUE1>
															<EXPRESSION operator="CONCAT">
																<VALUE1>
																	<EXPRESSION operator="CONCAT">
																		<VALUE1>
																			<IDENTIFIER name="core_sm_adh_alu">
																				<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="943"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_sm_adh_dreg">
																				<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="943"/>
																			</IDENTIFIER>
																		</VALUE2>
																		<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="943"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_sm_adh_zpg">
																		<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="943"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="943"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_sm_adh_onepg">
																<CODE_INFO column_number="55" file="verilog/op_dcd.v" line_number="943"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="55" file="verilog/op_dcd.v" line_number="943"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="56" file="verilog/op_dcd.v" line_number="943"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_alu_outl"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_adhmx_pre_y_partial7"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="49"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_dregl">
																						<CODE_INFO column_number="13" file="verilog/m6502_org.v" line_number="225"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="7"/>
																				</INDEX>
																				<CODE_INFO column_number="39" file="verilog/adh_mux.v" line_number="49"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="49"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="31" file="verilog/adh_mux.v" line_number="49"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_outl">
																						<CODE_INFO column_number="28" file="verilog/m6502_org.v" line_number="223"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="7"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/adh_mux.v" line_number="49"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="31" file="verilog/adh_mux.v" line_number="49"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="49"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="~">
																<VALUE1>
																	<EXPRESSION operator="|">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="49"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="56" file="verilog/adh_mux.v" line_number="49"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="49"/>
																	</EXPRESSION>
																</VALUE1>
																<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="49"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="64" file="verilog/adh_mux.v" line_number="49"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="64" file="verilog/adh_mux.v" line_number="49"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_adhmx_pre_y_partial6"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="48"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_dregl">
																						<CODE_INFO column_number="13" file="verilog/m6502_org.v" line_number="225"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="6"/>
																				</INDEX>
																				<CODE_INFO column_number="39" file="verilog/adh_mux.v" line_number="48"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="48"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="31" file="verilog/adh_mux.v" line_number="48"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_outl">
																						<CODE_INFO column_number="28" file="verilog/m6502_org.v" line_number="223"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="6"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/adh_mux.v" line_number="48"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="31" file="verilog/adh_mux.v" line_number="48"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="48"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="~">
																<VALUE1>
																	<EXPRESSION operator="|">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="48"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="56" file="verilog/adh_mux.v" line_number="48"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="48"/>
																	</EXPRESSION>
																</VALUE1>
																<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="48"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="64" file="verilog/adh_mux.v" line_number="48"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="64" file="verilog/adh_mux.v" line_number="48"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_adhmx_pre_y_partial5"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="47"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_dregl">
																						<CODE_INFO column_number="13" file="verilog/m6502_org.v" line_number="225"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="5"/>
																				</INDEX>
																				<CODE_INFO column_number="39" file="verilog/adh_mux.v" line_number="47"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="47"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="31" file="verilog/adh_mux.v" line_number="47"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_outl">
																						<CODE_INFO column_number="28" file="verilog/m6502_org.v" line_number="223"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="5"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/adh_mux.v" line_number="47"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="31" file="verilog/adh_mux.v" line_number="47"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="47"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="~">
																<VALUE1>
																	<EXPRESSION operator="|">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="47"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="56" file="verilog/adh_mux.v" line_number="47"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="47"/>
																	</EXPRESSION>
																</VALUE1>
																<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="47"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="64" file="verilog/adh_mux.v" line_number="47"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="64" file="verilog/adh_mux.v" line_number="47"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_adhmx_pre_y_partial4"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="46"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_dregl">
																						<CODE_INFO column_number="13" file="verilog/m6502_org.v" line_number="225"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="4"/>
																				</INDEX>
																				<CODE_INFO column_number="39" file="verilog/adh_mux.v" line_number="46"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="46"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="31" file="verilog/adh_mux.v" line_number="46"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_outl">
																						<CODE_INFO column_number="28" file="verilog/m6502_org.v" line_number="223"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="4"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/adh_mux.v" line_number="46"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="31" file="verilog/adh_mux.v" line_number="46"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="46"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="~">
																<VALUE1>
																	<EXPRESSION operator="|">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="46"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="56" file="verilog/adh_mux.v" line_number="46"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="46"/>
																	</EXPRESSION>
																</VALUE1>
																<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="46"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="64" file="verilog/adh_mux.v" line_number="46"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="64" file="verilog/adh_mux.v" line_number="46"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_adhmx_pre_y_partial3"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="45"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_dregl">
																						<CODE_INFO column_number="13" file="verilog/m6502_org.v" line_number="225"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="39" file="verilog/adh_mux.v" line_number="45"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="45"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="31" file="verilog/adh_mux.v" line_number="45"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_outl">
																						<CODE_INFO column_number="28" file="verilog/m6502_org.v" line_number="223"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/adh_mux.v" line_number="45"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="31" file="verilog/adh_mux.v" line_number="45"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="45"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="~">
																<VALUE1>
																	<EXPRESSION operator="|">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="45"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="56" file="verilog/adh_mux.v" line_number="45"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="45"/>
																	</EXPRESSION>
																</VALUE1>
																<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="45"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="64" file="verilog/adh_mux.v" line_number="45"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="64" file="verilog/adh_mux.v" line_number="45"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_adhmx_pre_y_partial2"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="44"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_dregl">
																						<CODE_INFO column_number="13" file="verilog/m6502_org.v" line_number="225"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="39" file="verilog/adh_mux.v" line_number="44"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="44"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="31" file="verilog/adh_mux.v" line_number="44"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_outl">
																						<CODE_INFO column_number="28" file="verilog/m6502_org.v" line_number="223"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/adh_mux.v" line_number="44"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="31" file="verilog/adh_mux.v" line_number="44"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="44"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="~">
																<VALUE1>
																	<EXPRESSION operator="|">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="44"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="56" file="verilog/adh_mux.v" line_number="44"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="44"/>
																	</EXPRESSION>
																</VALUE1>
																<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="44"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="64" file="verilog/adh_mux.v" line_number="44"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="64" file="verilog/adh_mux.v" line_number="44"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_adhmx_pre_y_partial1"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="43"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_dregl">
																						<CODE_INFO column_number="13" file="verilog/m6502_org.v" line_number="225"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="39" file="verilog/adh_mux.v" line_number="43"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="43"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="31" file="verilog/adh_mux.v" line_number="43"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_outl">
																						<CODE_INFO column_number="28" file="verilog/m6502_org.v" line_number="223"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/adh_mux.v" line_number="43"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="31" file="verilog/adh_mux.v" line_number="43"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="43"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="~">
																<VALUE1>
																	<EXPRESSION operator="|">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="43"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_adh_sel">
																						<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="56" file="verilog/adh_mux.v" line_number="43"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="43"/>
																	</EXPRESSION>
																</VALUE1>
																<CODE_INFO column_number="63" file="verilog/adh_mux.v" line_number="43"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="64" file="verilog/adh_mux.v" line_number="43"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="64" file="verilog/adh_mux.v" line_number="43"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_adhmx_pre_y_partial0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="|">
																		<VALUE1>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_adh_sel">
																								<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="2"/>
																						</INDEX>
																						<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="42"/>
																					</MEMBER>
																				</VALUE1>
																				<VALUE2>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_dregl">
																								<CODE_INFO column_number="13" file="verilog/m6502_org.v" line_number="225"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="0"/>
																						</INDEX>
																						<CODE_INFO column_number="39" file="verilog/adh_mux.v" line_number="42"/>
																					</MEMBER>
																				</VALUE2>
																				<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="42"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_adh_sel">
																								<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="3"/>
																						</INDEX>
																						<CODE_INFO column_number="31" file="verilog/adh_mux.v" line_number="42"/>
																					</MEMBER>
																				</VALUE1>
																				<VALUE2>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_alu_outl">
																								<CODE_INFO column_number="28" file="verilog/m6502_org.v" line_number="223"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="0"/>
																						</INDEX>
																						<CODE_INFO column_number="24" file="verilog/adh_mux.v" line_number="42"/>
																					</MEMBER>
																				</VALUE2>
																				<CODE_INFO column_number="31" file="verilog/adh_mux.v" line_number="42"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="46" file="verilog/adh_mux.v" line_number="42"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_adh_sel">
																				<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="53" file="verilog/adh_mux.v" line_number="42"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="53" file="verilog/adh_mux.v" line_number="42"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="~">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_adh_sel">
																				<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="62" file="verilog/adh_mux.v" line_number="42"/>
																	</MEMBER>
																</VALUE1>
																<CODE_INFO column_number="62" file="verilog/adh_mux.v" line_number="42"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="62" file="verilog/adh_mux.v" line_number="42"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="62" file="verilog/adh_mux.v" line_number="42"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_adhmx_pre_y">
																<CODE_INFO column_number="16" file="verilog/adh_mux.v" line_number="42"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="0"/>
														</INDEX>
														<CODE_INFO column_number="16" file="verilog/adh_mux.v" line_number="42"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_adhmx_pre_y_partial0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_adhmx_pre_y">
																<CODE_INFO column_number="16" file="verilog/adh_mux.v" line_number="45"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="3"/>
														</INDEX>
														<CODE_INFO column_number="16" file="verilog/adh_mux.v" line_number="45"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_adhmx_pre_y_partial3"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_adhmx_pre_y">
																<CODE_INFO column_number="16" file="verilog/adh_mux.v" line_number="44"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="2"/>
														</INDEX>
														<CODE_INFO column_number="16" file="verilog/adh_mux.v" line_number="44"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_adhmx_pre_y_partial2"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_adhmx_pre_y">
																<CODE_INFO column_number="16" file="verilog/adh_mux.v" line_number="43"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="1"/>
														</INDEX>
														<CODE_INFO column_number="16" file="verilog/adh_mux.v" line_number="43"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_adhmx_pre_y_partial1"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_adhmx_pre_y">
																<CODE_INFO column_number="16" file="verilog/adh_mux.v" line_number="48"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="6"/>
														</INDEX>
														<CODE_INFO column_number="16" file="verilog/adh_mux.v" line_number="48"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_adhmx_pre_y_partial6"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_adhmx_pre_y">
																<CODE_INFO column_number="16" file="verilog/adh_mux.v" line_number="47"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="5"/>
														</INDEX>
														<CODE_INFO column_number="16" file="verilog/adh_mux.v" line_number="47"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_adhmx_pre_y_partial5"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_adhmx_pre_y">
																<CODE_INFO column_number="16" file="verilog/adh_mux.v" line_number="46"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="4"/>
														</INDEX>
														<CODE_INFO column_number="16" file="verilog/adh_mux.v" line_number="46"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_adhmx_pre_y_partial4"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_adhmx_pre_y">
																<CODE_INFO column_number="16" file="verilog/adh_mux.v" line_number="49"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="7"/>
														</INDEX>
														<CODE_INFO column_number="16" file="verilog/adh_mux.v" line_number="49"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_adhmx_pre_y_partial7"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<PCALL name="hif_cone_core_pchl"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_addrh">
														<CODE_INFO column_number="10" file="verilog/m6502_org.v" line_number="227"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<IDENTIFIER name="core_adh_sel">
																			<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="226"/>
																		</IDENTIFIER>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="0000">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="23" file="verilog/adh_mux.v" line_number="40"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<IDENTIFIER name="core_pchl">
																	<CODE_INFO column_number="11" file="verilog/m6502_org.v" line_number="224"/>
																</IDENTIFIER>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/adh_mux.v" line_number="41"/>
														</ALT>
														<DEFAULT>
															<IDENTIFIER name="core_adhmx_pre_y">
																<CODE_INFO column_number="7" file="verilog/adh_mux.v" line_number="41"/>
															</IDENTIFIER>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/adh_mux.v" line_number="41"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/adh_mux.v" line_number="41"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_addrl" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_rmb_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1526"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1526"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00000111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1526"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1526"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00010111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1526"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1526"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1527"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="00100111">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1527"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1527"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1527"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="00110111">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1527"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1527"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1528"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="01000111">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1528"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1528"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1528"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="01010111">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1528"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1528"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1529"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01100111">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1529"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1529"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1529"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01110111">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1529"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1529"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_smb_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1531"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1531"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10000111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1531"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1531"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10010111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1531"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1531"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1532"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="10100111">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1532"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1532"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1532"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110111">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1532"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1532"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1533"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11000111">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1533"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1533"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1533"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11010111">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1533"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1533"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1534"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11100111">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1534"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1534"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1534"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11110111">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1534"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1534"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abs_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1438"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1438"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10001100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1438"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1438"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10001110">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1438"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1438"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1439"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="11101100">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1439"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1439"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1439"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11001100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1439"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1439"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1440"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="00101100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1440"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1440"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1440"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10101110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1440"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1440"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1441"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10101100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1441"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1441"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1441"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10011100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1441"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1441"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpg_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1407"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1407"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="7"/>
																																	</INDEX>
																																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1407"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="0">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1407"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<CAST>
																																	<VALUE>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1407"/>
																																		</IDENTIFIER>
																																	</VALUE>
																																	<TYPE>
																																		<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="4"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</CAST>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00110">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="4"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1407"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1407"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1407"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="11000110">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1407"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1407"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1407"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11100110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1408"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1408"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_rmb_op">
																											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1408"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1408"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1408"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_smb_op">
																									<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1408"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1409"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1409"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1409"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00010100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1409"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1409"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1409"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00000100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1410"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1410"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1411"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1411"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1411"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_bbx_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1536"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1536"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="1111">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1536"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpg_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1380"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1380"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1380"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1381"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1381"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1381"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1383"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1383"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1383"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abs_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1386"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1386"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="01101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1386"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_inx_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1395"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1395"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00001">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1395"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_ind_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1401"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1401"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10010">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1401"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpg_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1429"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1429"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00100100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1429"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1429"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10000100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1429"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1429"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1430"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="10100100">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1430"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1430"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1430"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11000100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1430"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1430"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1431"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11100100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1431"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1431"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1431"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10100110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1431"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1431"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1432"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10000110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1432"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1432"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1432"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01100100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1432"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1432"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1433"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1433"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1433"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1434"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1434"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1434"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1434"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1434"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1434"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1435"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10010110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1435"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1435"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1435"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10010100">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1435"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1435"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1436"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00110100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1436"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1436"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1436"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01110100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1436"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1436"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_dregl">
														<CODE_INFO column_number="11" file="verilog/m6502_org.v" line_number="170"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_drg_ido">
														<CODE_INFO column_number="14" file="verilog/rg8l2.v" line_number="36"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="14" file="verilog/rg8l2.v" line_number="36"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_abx_3_addr"/>
											<PCALL name="hif_cone_core_sm_type2_read"/>
											<PCALL name="hif_cone_core_sm_state"/>
											<PCALL name="hif_cone_core_sm_abx_1_addr"/>
											<PCALL name="hif_cone_core_sm_aby_1_addr"/>
											<PCALL name="hif_cone_core_sm_iny_1_addr"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_adl_sel">
														<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="145"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="948"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="2"/>
																															</INDEX>
																															<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="948"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="948"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_bbx_op">
																															<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="948"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="948"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="948"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="949"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="2"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="949"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="949"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_zpg_1_addr">
																															<CODE_INFO column_number="57" file="verilog/op_dcd.v" line_number="948"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="63" file="verilog/op_dcd.v" line_number="948"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="949"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="949"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="950"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="2"/>
																													</INDEX>
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="950"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="950"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_zpg_3_addr">
																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="949"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="949"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="950"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="950"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="951"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="2"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="951"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="951"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_iny_1_addr">
																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="950"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="950"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="951"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="951"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="952"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="2"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="952"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="952"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_ind_1_addr">
																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="951"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="951"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="952"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="952"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_type2_calc">
																											<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="953"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="953"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_type2_read">
																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="953"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="953"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="953"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_type2_write">
																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="954"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="954"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="954"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_zpg_rmw_addr">
																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="954"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="954"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="954"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="954"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="01">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="1"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="977"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="|">
																																									<VALUE1>
																																										<EXPRESSION operator="|">
																																											<VALUE1>
																																												<EXPRESSION operator="|">
																																													<VALUE1>
																																														<EXPRESSION operator="&amp;">
																																															<VALUE1>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<MEMBER>
																																																			<PREFIX>
																																																				<IDENTIFIER name="core_sm_state">
																																																					<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="955"/>
																																																				</IDENTIFIER>
																																																			</PREFIX>
																																																			<INDEX>
																																																				<INTVAL value="3"/>
																																																			</INDEX>
																																																			<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="955"/>
																																																		</MEMBER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="955"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<IDENTIFIER name="core_sm_opcode">
																																																			<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="955"/>
																																																		</IDENTIFIER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVECTORVAL VALUE="00101100">
																																																			<TYPE>
																																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																					<RANGE direction="DOWNTO">
																																																						<LEFTBOUND>
																																																							<INTVAL value="7"/>
																																																						</LEFTBOUND>
																																																						<RIGHTBOUND>
																																																							<INTVAL value="0"/>
																																																						</RIGHTBOUND>
																																																					</RANGE>
																																																				</BITVECTOR>
																																																			</TYPE>
																																																		</BITVECTORVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="955"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="955"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="&amp;">
																																															<VALUE1>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<MEMBER>
																																																			<PREFIX>
																																																				<IDENTIFIER name="core_sm_state">
																																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="956"/>
																																																				</IDENTIFIER>
																																																			</PREFIX>
																																																			<INDEX>
																																																				<INTVAL value="4"/>
																																																			</INDEX>
																																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="956"/>
																																																		</MEMBER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="956"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<IDENTIFIER name="core_sm_opcode">
																																																			<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="955"/>
																																																		</IDENTIFIER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVECTORVAL VALUE="10011110">
																																																			<TYPE>
																																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																					<RANGE direction="DOWNTO">
																																																						<LEFTBOUND>
																																																							<INTVAL value="7"/>
																																																						</LEFTBOUND>
																																																						<RIGHTBOUND>
																																																							<INTVAL value="0"/>
																																																						</RIGHTBOUND>
																																																					</RANGE>
																																																				</BITVECTOR>
																																																			</TYPE>
																																																		</BITVECTORVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="955"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="956"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="956"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="&amp;">
																																													<VALUE1>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<MEMBER>
																																																	<PREFIX>
																																																		<IDENTIFIER name="core_sm_state">
																																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="957"/>
																																																		</IDENTIFIER>
																																																	</PREFIX>
																																																	<INDEX>
																																																		<INTVAL value="3"/>
																																																	</INDEX>
																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="957"/>
																																																</MEMBER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="957"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_zpx_1_addr">
																																																	<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="956"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="956"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="957"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="957"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="&amp;">
																																											<VALUE1>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<MEMBER>
																																															<PREFIX>
																																																<IDENTIFIER name="core_sm_state">
																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="958"/>
																																																</IDENTIFIER>
																																															</PREFIX>
																																															<INDEX>
																																																<INTVAL value="3"/>
																																															</INDEX>
																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="958"/>
																																														</MEMBER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="958"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_zpx_3_addr">
																																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="957"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="957"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="958"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="958"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="&amp;">
																																									<VALUE1>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<MEMBER>
																																													<PREFIX>
																																														<IDENTIFIER name="core_sm_state">
																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="959"/>
																																														</IDENTIFIER>
																																													</PREFIX>
																																													<INDEX>
																																														<INTVAL value="3"/>
																																													</INDEX>
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="959"/>
																																												</MEMBER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="959"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_abs_1_addr">
																																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="958"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="958"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="959"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="959"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="&amp;">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="960"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="3"/>
																																											</INDEX>
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="960"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="960"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_abs_3_addr">
																																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="959"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="959"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="960"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="960"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="961"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="3"/>
																																									</INDEX>
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="961"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="961"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_abx_1_addr">
																																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="960"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="960"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="961"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="961"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="962"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="3"/>
																																							</INDEX>
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="962"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="962"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_abx_3_addr">
																																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="961"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="961"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="962"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="962"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="963"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="3"/>
																																					</INDEX>
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="963"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="963"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_aby_1_addr">
																																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="962"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="962"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="963"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="963"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="964"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="3"/>
																																					</INDEX>
																																					<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="964"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="964"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="964"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="4"/>
																																					</INDEX>
																																					<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="964"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="964"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="964"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_ind_1_addr">
																																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="963"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="963"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="964"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="964"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="965"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="3"/>
																																			</INDEX>
																																			<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="965"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="965"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="965"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="4"/>
																																			</INDEX>
																																			<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="965"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="965"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="965"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_iny_1_addr">
																																	<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="964"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="964"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="965"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="965"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="966"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="3"/>
																																			</INDEX>
																																			<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="966"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="966"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="966"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="4"/>
																																			</INDEX>
																																			<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="966"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="966"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="966"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="966"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="5"/>
																																	</INDEX>
																																	<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="966"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="966"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="966"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_inx_1_addr">
																															<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="965"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="965"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="966"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="966"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_type2_read">
																											<CODE_INFO column_number="63" file="verilog/op_dcd.v" line_number="966"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="69" file="verilog/op_dcd.v" line_number="966"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="69" file="verilog/op_dcd.v" line_number="966"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_type2_calc">
																									<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="967"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="967"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="967"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_type2_write">
																							<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="967"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="967"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="967"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<BITVECTORVAL VALUE="11">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="1"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="977"/>
																</ALT>
																<DEFAULT>
																	<WHEN logicTernary="true">
																		<ALT>
																			<CONDITION>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="|">
																																									<VALUE1>
																																										<EXPRESSION operator="|">
																																											<VALUE1>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_opcode">
																																															<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="969"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVECTORVAL VALUE="00001000">
																																															<TYPE>
																																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																	<RANGE direction="DOWNTO">
																																																		<LEFTBOUND>
																																																			<INTVAL value="7"/>
																																																		</LEFTBOUND>
																																																		<RIGHTBOUND>
																																																			<INTVAL value="0"/>
																																																		</RIGHTBOUND>
																																																	</RANGE>
																																																</BITVECTOR>
																																															</TYPE>
																																														</BITVECTORVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="969"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_opcode">
																																															<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="969"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVECTORVAL VALUE="01001000">
																																															<TYPE>
																																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																	<RANGE direction="DOWNTO">
																																																		<LEFTBOUND>
																																																			<INTVAL value="7"/>
																																																		</LEFTBOUND>
																																																		<RIGHTBOUND>
																																																			<INTVAL value="0"/>
																																																		</RIGHTBOUND>
																																																	</RANGE>
																																																</BITVECTOR>
																																															</TYPE>
																																														</BITVECTORVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="969"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="969"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_opcode">
																																													<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="970"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVECTORVAL VALUE="01101000">
																																													<TYPE>
																																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																															<RANGE direction="DOWNTO">
																																																<LEFTBOUND>
																																																	<INTVAL value="7"/>
																																																</LEFTBOUND>
																																																<RIGHTBOUND>
																																																	<INTVAL value="0"/>
																																																</RIGHTBOUND>
																																															</RANGE>
																																														</BITVECTOR>
																																													</TYPE>
																																												</BITVECTORVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="970"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="970"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_opcode">
																																											<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="970"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVECTORVAL VALUE="00101000">
																																											<TYPE>
																																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																													<RANGE direction="DOWNTO">
																																														<LEFTBOUND>
																																															<INTVAL value="7"/>
																																														</LEFTBOUND>
																																														<RIGHTBOUND>
																																															<INTVAL value="0"/>
																																														</RIGHTBOUND>
																																													</RANGE>
																																												</BITVECTOR>
																																											</TYPE>
																																										</BITVECTORVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="970"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="970"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_opcode">
																																									<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="971"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVECTORVAL VALUE="11111010">
																																									<TYPE>
																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="0"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</BITVECTORVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="971"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="971"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_opcode">
																																							<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="971"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVECTORVAL VALUE="11011010">
																																							<TYPE>
																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="0"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																								</BITVECTOR>
																																							</TYPE>
																																						</BITVECTORVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="971"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="971"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_opcode">
																																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="972"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVECTORVAL VALUE="01111010">
																																					<TYPE>
																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="0"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																						</BITVECTOR>
																																					</TYPE>
																																				</BITVECTORVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="972"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="972"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="972"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVECTORVAL VALUE="01011010">
																																			<TYPE>
																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																					<RANGE direction="DOWNTO">
																																						<LEFTBOUND>
																																							<INTVAL value="7"/>
																																						</LEFTBOUND>
																																						<RIGHTBOUND>
																																							<INTVAL value="0"/>
																																						</RIGHTBOUND>
																																					</RANGE>
																																				</BITVECTOR>
																																			</TYPE>
																																		</BITVECTORVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="972"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="972"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="973"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="2"/>
																																	</INDEX>
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="973"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="973"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="973"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="968"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="2"/>
																																					</INDEX>
																																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="968"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="968"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="968"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="3"/>
																																					</INDEX>
																																					<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="968"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="968"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="968"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="56" file="verilog/op_dcd.v" line_number="968"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="4"/>
																																			</INDEX>
																																			<CODE_INFO column_number="56" file="verilog/op_dcd.v" line_number="968"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="62" file="verilog/op_dcd.v" line_number="968"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="62" file="verilog/op_dcd.v" line_number="968"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="968"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00000000">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="968"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="63" file="verilog/op_dcd.v" line_number="968"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="973"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="~">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="974"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="5"/>
																																	</INDEX>
																																	<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="974"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="974"/>
																														</EXPRESSION>
																													</VALUE1>
																													<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="974"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="973"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="01000000">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="973"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="974"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="974"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="~">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="975"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="5"/>
																															</INDEX>
																															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="975"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="975"/>
																												</EXPRESSION>
																											</VALUE1>
																											<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="975"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="974"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="01100000">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="974"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="975"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="975"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="976"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="3"/>
																													</INDEX>
																													<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="976"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="976"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="976"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="4"/>
																													</INDEX>
																													<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="976"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="976"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="976"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="975"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="00100000">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="975"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="976"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="976"/>
																				</EXPRESSION>
																			</CONDITION>
																			<VALUE>
																				<BITVECTORVAL VALUE="10">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="1"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="977"/>
																		</ALT>
																		<DEFAULT>
																			<BITVECTORVAL VALUE="00">
																				<TYPE>
																					<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="1"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</BITVECTORVAL>
																		</DEFAULT>
																		<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="977"/>
																	</WHEN>
																</DEFAULT>
																<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="977"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="977"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="977"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_adlmx_lreg">
														<CODE_INFO column_number="10" file="verilog/adl_mux.v" line_number="46"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_adlmx_lrg_ido">
														<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="41"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="41"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sregl"/>
											<PCALL name="hif_cone_core_pcll"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_addrl">
														<CODE_INFO column_number="10" file="verilog/m6502_org.v" line_number="222"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<IDENTIFIER name="core_adl_sel">
																			<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="220"/>
																		</IDENTIFIER>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="1"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="21" file="verilog/adl_mux.v" line_number="39"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<IDENTIFIER name="core_pcll">
																	<CODE_INFO column_number="11" file="verilog/m6502_org.v" line_number="215"/>
																</IDENTIFIER>
															</VALUE>
															<CODE_INFO column_number="63" file="verilog/adl_mux.v" line_number="43"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_adl_sel">
																					<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="220"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="1"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="13" file="verilog/adl_mux.v" line_number="40"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<IDENTIFIER name="core_dregl">
																			<CODE_INFO column_number="13" file="verilog/m6502_org.v" line_number="216"/>
																		</IDENTIFIER>
																	</VALUE>
																	<CODE_INFO column_number="63" file="verilog/adl_mux.v" line_number="43"/>
																</ALT>
																<DEFAULT>
																	<WHEN logicTernary="true">
																		<ALT>
																			<CONDITION>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_adl_sel">
																							<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="220"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="13" file="verilog/adl_mux.v" line_number="41"/>
																				</EXPRESSION>
																			</CONDITION>
																			<VALUE>
																				<IDENTIFIER name="core_sregl">
																					<CODE_INFO column_number="13" file="verilog/m6502_org.v" line_number="217"/>
																				</IDENTIFIER>
																			</VALUE>
																			<CODE_INFO column_number="63" file="verilog/adl_mux.v" line_number="43"/>
																		</ALT>
																		<DEFAULT>
																			<WHEN logicTernary="true">
																				<ALT>
																					<CONDITION>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_adl_sel">
																									<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="220"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="1"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="13" file="verilog/adl_mux.v" line_number="42"/>
																						</EXPRESSION>
																					</CONDITION>
																					<VALUE>
																						<IDENTIFIER name="core_adlmx_lreg">
																							<CODE_INFO column_number="18" file="verilog/adl_mux.v" line_number="42"/>
																						</IDENTIFIER>
																					</VALUE>
																					<CODE_INFO column_number="63" file="verilog/adl_mux.v" line_number="43"/>
																				</ALT>
																				<DEFAULT>
																					<EXPRESSION operator="CONCAT">
																						<VALUE1>
																							<EXPRESSION operator="CONCAT">
																								<VALUE1>
																									<EXPRESSION operator="CONCAT">
																										<VALUE1>
																											<EXPRESSION operator="CONCAT">
																												<VALUE1>
																													<EXPRESSION operator="CONCAT">
																														<VALUE1>
																															<EXPRESSION operator="CONCAT">
																																<VALUE1>
																																	<EXPRESSION operator="CONCAT">
																																		<VALUE1>
																																			<BITVAL value="X">
																																				<TYPE>
																																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																				</TYPE>
																																			</BITVAL>
																																		</VALUE1>
																																		<VALUE2>
																																			<BITVAL value="X">
																																				<TYPE>
																																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																				</TYPE>
																																			</BITVAL>
																																		</VALUE2>
																																		<CODE_INFO column_number="20" file="verilog/adl_mux.v" line_number="43"/>
																																	</EXPRESSION>
																																</VALUE1>
																																<VALUE2>
																																	<BITVECTORVAL VALUE="X">
																																		<TYPE>
																																			<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																				<RANGE direction="DOWNTO">
																																					<LEFTBOUND>
																																						<INTVAL value="0"/>
																																					</LEFTBOUND>
																																					<RIGHTBOUND>
																																						<INTVAL value="0"/>
																																					</RIGHTBOUND>
																																				</RANGE>
																																			</BITVECTOR>
																																		</TYPE>
																																	</BITVECTORVAL>
																																</VALUE2>
																																<CODE_INFO column_number="27" file="verilog/adl_mux.v" line_number="43"/>
																															</EXPRESSION>
																														</VALUE1>
																														<VALUE2>
																															<BITVECTORVAL VALUE="X">
																																<TYPE>
																																	<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																		<RANGE direction="DOWNTO">
																																			<LEFTBOUND>
																																				<INTVAL value="0"/>
																																			</LEFTBOUND>
																																			<RIGHTBOUND>
																																				<INTVAL value="0"/>
																																			</RIGHTBOUND>
																																		</RANGE>
																																	</BITVECTOR>
																																</TYPE>
																															</BITVECTORVAL>
																														</VALUE2>
																														<CODE_INFO column_number="34" file="verilog/adl_mux.v" line_number="43"/>
																													</EXPRESSION>
																												</VALUE1>
																												<VALUE2>
																													<BITVECTORVAL VALUE="X">
																														<TYPE>
																															<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																<RANGE direction="DOWNTO">
																																	<LEFTBOUND>
																																		<INTVAL value="0"/>
																																	</LEFTBOUND>
																																	<RIGHTBOUND>
																																		<INTVAL value="0"/>
																																	</RIGHTBOUND>
																																</RANGE>
																															</BITVECTOR>
																														</TYPE>
																													</BITVECTORVAL>
																												</VALUE2>
																												<CODE_INFO column_number="41" file="verilog/adl_mux.v" line_number="43"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<BITVECTORVAL VALUE="X">
																												<TYPE>
																													<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																														<RANGE direction="DOWNTO">
																															<LEFTBOUND>
																																<INTVAL value="0"/>
																															</LEFTBOUND>
																															<RIGHTBOUND>
																																<INTVAL value="0"/>
																															</RIGHTBOUND>
																														</RANGE>
																													</BITVECTOR>
																												</TYPE>
																											</BITVECTORVAL>
																										</VALUE2>
																										<CODE_INFO column_number="48" file="verilog/adl_mux.v" line_number="43"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<BITVECTORVAL VALUE="X">
																										<TYPE>
																											<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																												<RANGE direction="DOWNTO">
																													<LEFTBOUND>
																														<INTVAL value="0"/>
																													</LEFTBOUND>
																													<RIGHTBOUND>
																														<INTVAL value="0"/>
																													</RIGHTBOUND>
																												</RANGE>
																											</BITVECTOR>
																										</TYPE>
																									</BITVECTORVAL>
																								</VALUE2>
																								<CODE_INFO column_number="55" file="verilog/adl_mux.v" line_number="43"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<BITVECTORVAL VALUE="X">
																								<TYPE>
																									<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																										<RANGE direction="DOWNTO">
																											<LEFTBOUND>
																												<INTVAL value="0"/>
																											</LEFTBOUND>
																											<RIGHTBOUND>
																												<INTVAL value="0"/>
																											</RIGHTBOUND>
																										</RANGE>
																									</BITVECTOR>
																								</TYPE>
																							</BITVECTORVAL>
																						</VALUE2>
																						<CODE_INFO column_number="62" file="verilog/adl_mux.v" line_number="43"/>
																					</EXPRESSION>
																				</DEFAULT>
																				<CODE_INFO column_number="63" file="verilog/adl_mux.v" line_number="43"/>
																			</WHEN>
																		</DEFAULT>
																		<CODE_INFO column_number="63" file="verilog/adl_mux.v" line_number="43"/>
																	</WHEN>
																</DEFAULT>
																<CODE_INFO column_number="63" file="verilog/adl_mux.v" line_number="43"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="63" file="verilog/adl_mux.v" line_number="43"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="63" file="verilog/adl_mux.v" line_number="43"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_alu2op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_kreg">
														<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="113"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_krg_ido">
														<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="41"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="41"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_add_sub">
														<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="194"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_ctl">
																<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="0"/>
														</INDEX>
														<CODE_INFO column_number="26" file="verilog/m6502alu.v" line_number="194"/>
													</MEMBER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="26" file="verilog/m6502alu.v" line_number="194"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_sign_ext">
														<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="184"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="CONCAT">
														<VALUE1>
															<EXPRESSION operator="CONCAT">
																<VALUE1>
																	<EXPRESSION operator="CONCAT">
																		<VALUE1>
																			<EXPRESSION operator="CONCAT">
																				<VALUE1>
																					<EXPRESSION operator="CONCAT">
																						<VALUE1>
																							<EXPRESSION operator="CONCAT">
																								<VALUE1>
																									<EXPRESSION operator="CONCAT">
																										<VALUE1>
																											<MEMBER>
																												<PREFIX>
																													<IDENTIFIER name="core_alu_kreg">
																														<CODE_INFO column_number="31" file="verilog/m6502alu.v" line_number="184"/>
																													</IDENTIFIER>
																												</PREFIX>
																												<INDEX>
																													<INTVAL value="7"/>
																												</INDEX>
																												<CODE_INFO column_number="31" file="verilog/m6502alu.v" line_number="184"/>
																											</MEMBER>
																										</VALUE1>
																										<VALUE2>
																											<MEMBER>
																												<PREFIX>
																													<IDENTIFIER name="core_alu_kreg">
																														<CODE_INFO column_number="39" file="verilog/m6502alu.v" line_number="184"/>
																													</IDENTIFIER>
																												</PREFIX>
																												<INDEX>
																													<INTVAL value="7"/>
																												</INDEX>
																												<CODE_INFO column_number="39" file="verilog/m6502alu.v" line_number="184"/>
																											</MEMBER>
																										</VALUE2>
																										<CODE_INFO column_number="39" file="verilog/m6502alu.v" line_number="184"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<MEMBER>
																										<PREFIX>
																											<IDENTIFIER name="core_alu_kreg">
																												<CODE_INFO column_number="48" file="verilog/m6502alu.v" line_number="184"/>
																											</IDENTIFIER>
																										</PREFIX>
																										<INDEX>
																											<INTVAL value="7"/>
																										</INDEX>
																										<CODE_INFO column_number="48" file="verilog/m6502alu.v" line_number="184"/>
																									</MEMBER>
																								</VALUE2>
																								<CODE_INFO column_number="48" file="verilog/m6502alu.v" line_number="184"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<MEMBER>
																								<PREFIX>
																									<IDENTIFIER name="core_alu_kreg">
																										<CODE_INFO column_number="57" file="verilog/m6502alu.v" line_number="184"/>
																									</IDENTIFIER>
																								</PREFIX>
																								<INDEX>
																									<INTVAL value="7"/>
																								</INDEX>
																								<CODE_INFO column_number="57" file="verilog/m6502alu.v" line_number="184"/>
																							</MEMBER>
																						</VALUE2>
																						<CODE_INFO column_number="57" file="verilog/m6502alu.v" line_number="184"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_alu_kreg">
																								<CODE_INFO column_number="66" file="verilog/m6502alu.v" line_number="184"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="7"/>
																						</INDEX>
																						<CODE_INFO column_number="66" file="verilog/m6502alu.v" line_number="184"/>
																					</MEMBER>
																				</VALUE2>
																				<CODE_INFO column_number="66" file="verilog/m6502alu.v" line_number="184"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_kreg">
																						<CODE_INFO column_number="75" file="verilog/m6502alu.v" line_number="184"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="7"/>
																				</INDEX>
																				<CODE_INFO column_number="75" file="verilog/m6502alu.v" line_number="184"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="75" file="verilog/m6502alu.v" line_number="184"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_kreg">
																				<CODE_INFO column_number="84" file="verilog/m6502alu.v" line_number="184"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="7"/>
																		</INDEX>
																		<CODE_INFO column_number="84" file="verilog/m6502alu.v" line_number="184"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="84" file="verilog/m6502alu.v" line_number="184"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<BITVECTORVAL VALUE="1">
																<TYPE>
																	<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																		<RANGE direction="DOWNTO">
																			<LEFTBOUND>
																				<INTVAL value="0"/>
																			</LEFTBOUND>
																			<RIGHTBOUND>
																				<INTVAL value="0"/>
																			</RIGHTBOUND>
																		</RANGE>
																	</BITVECTOR>
																</TYPE>
															</BITVECTORVAL>
														</VALUE2>
														<CODE_INFO column_number="91" file="verilog/m6502alu.v" line_number="184"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="92" file="verilog/m6502alu.v" line_number="184"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_add_cin">
														<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="200"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_ctl">
																<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="4"/>
														</INDEX>
														<CODE_INFO column_number="26" file="verilog/m6502alu.v" line_number="200"/>
													</MEMBER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="26" file="verilog/m6502alu.v" line_number="200"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_add_b">
														<CODE_INFO column_number="13" file="verilog/m6502alu.v" line_number="148"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="7"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="6"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="148"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="1"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="34" file="verilog/m6502alu.v" line_number="148"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="00000000">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="7"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<SLICE>
																					<PREFIX>
																						<IDENTIFIER name="core_alu_ctl">
																							<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																						</IDENTIFIER>
																					</PREFIX>
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="7"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="6"/>
																						</RIGHTBOUND>
																					</RANGE>
																					<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="149"/>
																				</SLICE>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="1"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="149"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<IDENTIFIER name="core_alu_sign_ext">
																			<CODE_INFO column_number="31" file="verilog/m6502alu.v" line_number="149"/>
																		</IDENTIFIER>
																	</VALUE>
																	<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
																</ALT>
																<DEFAULT>
																	<WHEN logicTernary="true">
																		<ALT>
																			<CONDITION>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<SLICE>
																							<PREFIX>
																								<IDENTIFIER name="core_alu_ctl">
																									<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="6"/>
																								</RIGHTBOUND>
																							</RANGE>
																							<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="150"/>
																						</SLICE>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="150"/>
																				</EXPRESSION>
																			</CONDITION>
																			<VALUE>
																				<IDENTIFIER name="core_alu_kreg">
																					<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="150"/>
																				</IDENTIFIER>
																			</VALUE>
																			<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
																		</ALT>
																		<DEFAULT>
																			<WHEN logicTernary="true">
																				<ALT>
																					<CONDITION>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<SLICE>
																									<PREFIX>
																										<IDENTIFIER name="core_alu_ctl">
																											<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="6"/>
																										</RIGHTBOUND>
																									</RANGE>
																									<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="151"/>
																								</SLICE>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="1"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="151"/>
																						</EXPRESSION>
																					</CONDITION>
																					<VALUE>
																						<IDENTIFIER name="core_alu_kreg">
																							<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="151"/>
																						</IDENTIFIER>
																					</VALUE>
																					<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
																				</ALT>
																				<DEFAULT>
																					<BITVECTORVAL VALUE="XXXXXXXX">
																						<TYPE>
																							<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="7"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</BITVECTORVAL>
																				</DEFAULT>
																				<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
																			</WHEN>
																		</DEFAULT>
																		<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
																	</WHEN>
																</DEFAULT>
																<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_sub_v">
														<CODE_INFO column_number="13" file="verilog/addsub8.v" line_number="34"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="CONCAT">
														<VALUE1>
															<EXPRESSION operator="CONCAT">
																<VALUE1>
																	<EXPRESSION operator="CONCAT">
																		<VALUE1>
																			<EXPRESSION operator="CONCAT">
																				<VALUE1>
																					<EXPRESSION operator="CONCAT">
																						<VALUE1>
																							<EXPRESSION operator="CONCAT">
																								<VALUE1>
																									<EXPRESSION operator="CONCAT">
																										<VALUE1>
																											<IDENTIFIER name="core_alu_add_sub">
																												<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="120"/>
																											</IDENTIFIER>
																										</VALUE1>
																										<VALUE2>
																											<IDENTIFIER name="core_alu_add_sub">
																												<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="120"/>
																											</IDENTIFIER>
																										</VALUE2>
																										<CODE_INFO column_number="28" file="verilog/addsub8.v" line_number="34"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<IDENTIFIER name="core_alu_add_sub">
																										<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="120"/>
																									</IDENTIFIER>
																								</VALUE2>
																								<CODE_INFO column_number="33" file="verilog/addsub8.v" line_number="34"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<IDENTIFIER name="core_alu_add_sub">
																								<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="120"/>
																							</IDENTIFIER>
																						</VALUE2>
																						<CODE_INFO column_number="38" file="verilog/addsub8.v" line_number="34"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<IDENTIFIER name="core_alu_add_sub">
																						<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="120"/>
																					</IDENTIFIER>
																				</VALUE2>
																				<CODE_INFO column_number="43" file="verilog/addsub8.v" line_number="34"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_add_sub">
																				<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="120"/>
																			</IDENTIFIER>
																		</VALUE2>
																		<CODE_INFO column_number="48" file="verilog/addsub8.v" line_number="34"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_add_sub">
																		<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="120"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="53" file="verilog/addsub8.v" line_number="34"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_add_sub">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="120"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="58" file="verilog/addsub8.v" line_number="34"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="59" file="verilog/addsub8.v" line_number="34"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_jreg">
														<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="109"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_jrg_ido">
														<CODE_INFO column_number="14" file="verilog/rg8l2.v" line_number="36"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="14" file="verilog/rg8l2.v" line_number="36"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_cry_partial0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_add_cin">
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="117"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="18" file="verilog/add4rpl.v" line_number="27"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_b_sub">
														<CODE_INFO column_number="13" file="verilog/addsub8.v" line_number="35"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<IDENTIFIER name="core_alu_add_b">
																<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="116"/>
															</IDENTIFIER>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_sub_v">
																<CODE_INFO column_number="21" file="verilog/addsub8.v" line_number="35"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="21" file="verilog/addsub8.v" line_number="35"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="21" file="verilog/addsub8.v" line_number="35"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_cry_partial1"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_adder_b_sub">
																								<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_jreg">
																								<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="28"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_jreg">
																								<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_adder_addl_cry_partial0"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_adder_addl_cry_partial0"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_cry_partial2"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_adder_b_sub">
																								<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_jreg">
																								<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="29"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_jreg">
																								<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_adder_addl_cry_partial1"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_adder_addl_cry_partial1"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_cry_partial3"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_adder_b_sub">
																								<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_jreg">
																								<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="30"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_jreg">
																								<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_adder_addl_cry_partial2"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="2"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_adder_addl_cry_partial2"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_cout4l">
														<CODE_INFO column_number="14" file="verilog/addsub8.v" line_number="52"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_adder_b_sub">
																								<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="22" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_jreg">
																								<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="17" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="22" file="verilog/add4rpl.v" line_number="31"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_jreg">
																								<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_adder_addl_cry_partial3"/>
																		</VALUE2>
																		<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="3"/>
																		</INDEX>
																		<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_adder_addl_cry_partial3"/>
																</VALUE2>
																<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_cry_partial0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_cout4l">
														<CODE_INFO column_number="13" file="verilog/addsub8.v" line_number="45"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="18" file="verilog/add4rpl.v" line_number="27"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_cry_partial1"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="4"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="4"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="28"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="4"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_adder_addh_cry_partial0"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_adder_b_sub">
																				<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="4"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_adder_addh_cry_partial0"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_cry_partial2"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="5"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="5"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="29"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="5"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_adder_addh_cry_partial1"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_adder_b_sub">
																				<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="5"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_adder_addh_cry_partial1"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_cry_partial3"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="6"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="6"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="30"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="6"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_adder_addh_cry_partial2"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_adder_b_sub">
																				<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="6"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_adder_addh_cry_partial2"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_sum_partial3"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="3"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="26"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="3"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="26"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="26"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_addl_cry_partial3"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="26"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="26"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_sum_partial2"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="2"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="25"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="2"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="25"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="25"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_addl_cry_partial2"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="25"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="25"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_sum_partial1"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="24"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="24"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="24"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_addl_cry_partial1"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="24"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="24"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_sum_partial0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="23"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="23"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="23"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_addl_cry_partial0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="23"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="23"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_sum_partial3"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_adder_b_sub">
																				<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="7"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="26"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_jreg">
																				<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="7"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="26"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="26"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_addh_cry_partial3"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="26"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="26"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_sum_partial2"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_adder_b_sub">
																				<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="6"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="25"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_jreg">
																				<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="6"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="25"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="25"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_addh_cry_partial2"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="25"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="25"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_sum_partial1"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_adder_b_sub">
																				<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="5"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="24"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_jreg">
																				<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="5"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="24"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="24"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_addh_cry_partial1"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="24"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="24"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_sum_partial0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_adder_b_sub">
																				<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="4"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="23"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_jreg">
																				<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="4"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="23"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="23"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_addh_cry_partial0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="23"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="23"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_add_cout4">
														<CODE_INFO column_number="18" file="verilog/m6502alu.v" line_number="118"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_cout4l">
														<CODE_INFO column_number="20" file="verilog/addsub8.v" line_number="41"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="20" file="verilog/addsub8.v" line_number="41"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_en">
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="179"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_ctl">
																<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="3"/>
														</INDEX>
														<CODE_INFO column_number="25" file="verilog/m6502alu.v" line_number="179"/>
													</MEMBER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="25" file="verilog/m6502alu.v" line_number="179"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_add_out">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="121"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="1"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="24"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_sum_partial1"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_add_out">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="121"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="4"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="23"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_sum_partial0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_add_out">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="121"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="7"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="26"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_sum_partial3"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_add_out">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="121"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="3"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="26"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_sum_partial3"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_add_out">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="121"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="2"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="25"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_sum_partial2"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_add_out">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="121"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="5"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="24"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_sum_partial1"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_add_out">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="121"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="6"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="25"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_sum_partial2"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_add_out">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="121"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="0"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="23"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_sum_partial0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_lo_adj">
														<CODE_INFO column_number="14" file="verilog/bcd_adj.v" line_number="39"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="~">
																				<VALUE1>
																					<EXPRESSION operator="&amp;">
																						<VALUE1>
																							<EXPRESSION operator="~">
																								<VALUE1>
																									<MEMBER>
																										<PREFIX>
																											<IDENTIFIER name="core_alu_add_out">
																												<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																											</IDENTIFIER>
																										</PREFIX>
																										<INDEX>
																											<INTVAL value="1"/>
																										</INDEX>
																										<CODE_INFO column_number="32" file="verilog/bcd_adj.v" line_number="40"/>
																									</MEMBER>
																								</VALUE1>
																								<CODE_INFO column_number="32" file="verilog/bcd_adj.v" line_number="40"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="~">
																								<VALUE1>
																									<MEMBER>
																										<PREFIX>
																											<IDENTIFIER name="core_alu_add_out">
																												<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																											</IDENTIFIER>
																										</PREFIX>
																										<INDEX>
																											<INTVAL value="2"/>
																										</INDEX>
																										<CODE_INFO column_number="22" file="verilog/bcd_adj.v" line_number="40"/>
																									</MEMBER>
																								</VALUE1>
																								<CODE_INFO column_number="22" file="verilog/bcd_adj.v" line_number="40"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="32" file="verilog/bcd_adj.v" line_number="40"/>
																					</EXPRESSION>
																				</VALUE1>
																				<CODE_INFO column_number="32" file="verilog/bcd_adj.v" line_number="40"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="40"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="33" file="verilog/bcd_adj.v" line_number="40"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_add_cout4">
																		<CODE_INFO column_number="17" file="verilog/m6502alu.v" line_number="131"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="33" file="verilog/bcd_adj.v" line_number="40"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<EXPRESSION operator="~">
																		<VALUE1>
																			<IDENTIFIER name="core_alu_add_sub">
																				<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="134"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<CODE_INFO column_number="26" file="verilog/bcd_adj.v" line_number="39"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_en">
																		<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="130"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="26" file="verilog/bcd_adj.v" line_number="39"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="34" file="verilog/bcd_adj.v" line_number="40"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="34" file="verilog/bcd_adj.v" line_number="40"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_lo_adj_sub">
														<CODE_INFO column_number="18" file="verilog/bcd_adj.v" line_number="47"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<IDENTIFIER name="core_alu_add_sub">
																		<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="134"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_en">
																		<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="130"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="29" file="verilog/bcd_adj.v" line_number="47"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="~">
																<VALUE1>
																	<IDENTIFIER name="core_alu_add_cout4">
																		<CODE_INFO column_number="17" file="verilog/m6502alu.v" line_number="131"/>
																	</IDENTIFIER>
																</VALUE1>
																<CODE_INFO column_number="35" file="verilog/bcd_adj.v" line_number="47"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="35" file="verilog/bcd_adj.v" line_number="47"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="35" file="verilog/bcd_adj.v" line_number="47"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_b_partial1"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<IDENTIFIER name="core_alu_bcd_lo_adj_sub">
																			<CODE_INFO column_number="26" file="verilog/bcd_adj.v" line_number="62"/>
																		</IDENTIFIER>
																	</VALUE1>
																	<VALUE2>
																		<BITVAL value="1">
																			<TYPE>
																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																			</TYPE>
																		</BITVAL>
																	</VALUE2>
																	<CODE_INFO column_number="32" file="verilog/bcd_adj.v" line_number="62"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="1010">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="3"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="64"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_alu_bcd_lo_adj">
																					<CODE_INFO column_number="9" file="verilog/bcd_adj.v" line_number="63"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="15" file="verilog/bcd_adj.v" line_number="63"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<BITVECTORVAL VALUE="0110">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE>
																	<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="64"/>
																</ALT>
																<DEFAULT>
																	<BITVECTORVAL VALUE="0000">
																		<TYPE>
																			<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																				<RANGE direction="DOWNTO">
																					<LEFTBOUND>
																						<INTVAL value="3"/>
																					</LEFTBOUND>
																					<RIGHTBOUND>
																						<INTVAL value="0"/>
																					</RIGHTBOUND>
																				</RANGE>
																			</BITVECTOR>
																		</TYPE>
																	</BITVECTORVAL>
																</DEFAULT>
																<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="64"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="64"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="64"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_cry_partial1_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_add_out">
																								<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="28"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_add_out">
																								<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_bcd_addl_cry_partial0_0"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_addl_cry_partial0_0"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_cry_partial2_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_add_out">
																								<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="29"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_add_out">
																								<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_bcd_addl_cry_partial1_0"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_addl_cry_partial1_0"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_cry_partial3_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_add_out">
																								<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="30"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_add_out">
																								<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_bcd_addl_cry_partial2_0"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="2"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_addl_cry_partial2_0"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_cout4">
														<CODE_INFO column_number="13" file="verilog/bcd_adj.v" line_number="81"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="22" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_add_out">
																								<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="17" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="22" file="verilog/add4rpl.v" line_number="31"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_add_out">
																								<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_bcd_addl_cry_partial3_0"/>
																		</VALUE2>
																		<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="3"/>
																		</INDEX>
																		<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_addl_cry_partial3_0"/>
																</VALUE2>
																<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_add_cout">
														<CODE_INFO column_number="17" file="verilog/m6502alu.v" line_number="119"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="7"/>
																				</INDEX>
																				<CODE_INFO column_number="22" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="7"/>
																				</INDEX>
																				<CODE_INFO column_number="17" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="22" file="verilog/add4rpl.v" line_number="31"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="7"/>
																				</INDEX>
																				<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_adder_addh_cry_partial3"/>
																		</VALUE2>
																		<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_adder_b_sub">
																				<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="7"/>
																		</INDEX>
																		<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_adder_addh_cry_partial3"/>
																</VALUE2>
																<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_cin4l">
														<CODE_INFO column_number="13" file="verilog/bcd_adj.v" line_number="67"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="~">
																<VALUE1>
																	<IDENTIFIER name="core_alu_bcd_lo_adj_sub">
																		<CODE_INFO column_number="31" file="verilog/bcd_adj.v" line_number="67"/>
																	</IDENTIFIER>
																</VALUE1>
																<CODE_INFO column_number="31" file="verilog/bcd_adj.v" line_number="67"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_cout4">
																<CODE_INFO column_number="19" file="verilog/bcd_adj.v" line_number="67"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/bcd_adj.v" line_number="67"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/bcd_adj.v" line_number="67"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_hi_adj">
														<CODE_INFO column_number="14" file="verilog/bcd_adj.v" line_number="49"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="~">
																				<VALUE1>
																					<EXPRESSION operator="|">
																						<VALUE1>
																							<EXPRESSION operator="&amp;">
																								<VALUE1>
																									<EXPRESSION operator="&amp;">
																										<VALUE1>
																											<EXPRESSION operator="&amp;">
																												<VALUE1>
																													<EXPRESSION operator="~">
																														<VALUE1>
																															<MEMBER>
																																<PREFIX>
																																	<IDENTIFIER name="core_alu_add_out">
																																		<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																																	</IDENTIFIER>
																																</PREFIX>
																																<INDEX>
																																	<INTVAL value="6"/>
																																</INDEX>
																																<CODE_INFO column_number="37" file="verilog/bcd_adj.v" line_number="51"/>
																															</MEMBER>
																														</VALUE1>
																														<CODE_INFO column_number="37" file="verilog/bcd_adj.v" line_number="51"/>
																													</EXPRESSION>
																												</VALUE1>
																												<VALUE2>
																													<IDENTIFIER name="core_alu_bcd_cout4">
																														<CODE_INFO column_number="27" file="verilog/bcd_adj.v" line_number="51"/>
																													</IDENTIFIER>
																												</VALUE2>
																												<CODE_INFO column_number="37" file="verilog/bcd_adj.v" line_number="51"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<EXPRESSION operator="~">
																												<VALUE1>
																													<MEMBER>
																														<PREFIX>
																															<IDENTIFIER name="core_alu_add_out">
																																<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																															</IDENTIFIER>
																														</PREFIX>
																														<INDEX>
																															<INTVAL value="5"/>
																														</INDEX>
																														<CODE_INFO column_number="47" file="verilog/bcd_adj.v" line_number="51"/>
																													</MEMBER>
																												</VALUE1>
																												<CODE_INFO column_number="47" file="verilog/bcd_adj.v" line_number="51"/>
																											</EXPRESSION>
																										</VALUE2>
																										<CODE_INFO column_number="47" file="verilog/bcd_adj.v" line_number="51"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<EXPRESSION operator="~">
																										<VALUE1>
																											<MEMBER>
																												<PREFIX>
																													<IDENTIFIER name="core_alu_add_out">
																														<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																													</IDENTIFIER>
																												</PREFIX>
																												<INDEX>
																													<INTVAL value="4"/>
																												</INDEX>
																												<CODE_INFO column_number="57" file="verilog/bcd_adj.v" line_number="51"/>
																											</MEMBER>
																										</VALUE1>
																										<CODE_INFO column_number="57" file="verilog/bcd_adj.v" line_number="51"/>
																									</EXPRESSION>
																								</VALUE2>
																								<CODE_INFO column_number="57" file="verilog/bcd_adj.v" line_number="51"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="&amp;">
																								<VALUE1>
																									<EXPRESSION operator="&amp;">
																										<VALUE1>
																											<EXPRESSION operator="~">
																												<VALUE1>
																													<MEMBER>
																														<PREFIX>
																															<IDENTIFIER name="core_alu_add_out">
																																<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																															</IDENTIFIER>
																														</PREFIX>
																														<INDEX>
																															<INTVAL value="6"/>
																														</INDEX>
																														<CODE_INFO column_number="11" file="verilog/bcd_adj.v" line_number="51"/>
																													</MEMBER>
																												</VALUE1>
																												<CODE_INFO column_number="11" file="verilog/bcd_adj.v" line_number="51"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<EXPRESSION operator="~">
																												<VALUE1>
																													<IDENTIFIER name="core_alu_bcd_cout4">
																														<CODE_INFO column_number="19" file="verilog/bcd_adj.v" line_number="50"/>
																													</IDENTIFIER>
																												</VALUE1>
																												<CODE_INFO column_number="19" file="verilog/bcd_adj.v" line_number="50"/>
																											</EXPRESSION>
																										</VALUE2>
																										<CODE_INFO column_number="11" file="verilog/bcd_adj.v" line_number="51"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<EXPRESSION operator="~">
																										<VALUE1>
																											<MEMBER>
																												<PREFIX>
																													<IDENTIFIER name="core_alu_add_out">
																														<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																													</IDENTIFIER>
																												</PREFIX>
																												<INDEX>
																													<INTVAL value="5"/>
																												</INDEX>
																												<CODE_INFO column_number="21" file="verilog/bcd_adj.v" line_number="51"/>
																											</MEMBER>
																										</VALUE1>
																										<CODE_INFO column_number="21" file="verilog/bcd_adj.v" line_number="51"/>
																									</EXPRESSION>
																								</VALUE2>
																								<CODE_INFO column_number="21" file="verilog/bcd_adj.v" line_number="51"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="57" file="verilog/bcd_adj.v" line_number="51"/>
																					</EXPRESSION>
																				</VALUE1>
																				<CODE_INFO column_number="57" file="verilog/bcd_adj.v" line_number="51"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="7"/>
																				</INDEX>
																				<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="50"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="58" file="verilog/bcd_adj.v" line_number="51"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_add_cout">
																		<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="132"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="58" file="verilog/bcd_adj.v" line_number="51"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<EXPRESSION operator="~">
																		<VALUE1>
																			<IDENTIFIER name="core_alu_add_sub">
																				<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="134"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<CODE_INFO column_number="26" file="verilog/bcd_adj.v" line_number="49"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_en">
																		<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="130"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="26" file="verilog/bcd_adj.v" line_number="49"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="59" file="verilog/bcd_adj.v" line_number="51"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="59" file="verilog/bcd_adj.v" line_number="51"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_hi_adj_sub">
														<CODE_INFO column_number="18" file="verilog/bcd_adj.v" line_number="57"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<IDENTIFIER name="core_alu_add_sub">
																		<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="134"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_en">
																		<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="130"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="29" file="verilog/bcd_adj.v" line_number="57"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="~">
																<VALUE1>
																	<IDENTIFIER name="core_alu_add_cout">
																		<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="132"/>
																	</IDENTIFIER>
																</VALUE1>
																<CODE_INFO column_number="35" file="verilog/bcd_adj.v" line_number="57"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="35" file="verilog/bcd_adj.v" line_number="57"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="35" file="verilog/bcd_adj.v" line_number="57"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_cry_partial0_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_cin4l">
														<CODE_INFO column_number="12" file="verilog/bcd_adj.v" line_number="73"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="18" file="verilog/add4rpl.v" line_number="27"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_b_partial0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<IDENTIFIER name="core_alu_bcd_hi_adj_sub">
																			<CODE_INFO column_number="26" file="verilog/bcd_adj.v" line_number="58"/>
																		</IDENTIFIER>
																	</VALUE1>
																	<VALUE2>
																		<BITVAL value="1">
																			<TYPE>
																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																			</TYPE>
																		</BITVAL>
																	</VALUE2>
																	<CODE_INFO column_number="32" file="verilog/bcd_adj.v" line_number="58"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="1010">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="7"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="4"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="60"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_alu_bcd_hi_adj">
																					<CODE_INFO column_number="9" file="verilog/bcd_adj.v" line_number="59"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="15" file="verilog/bcd_adj.v" line_number="59"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<BITVECTORVAL VALUE="0110">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="7"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="4"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE>
																	<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="60"/>
																</ALT>
																<DEFAULT>
																	<BITVECTORVAL VALUE="0000">
																		<TYPE>
																			<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																				<RANGE direction="DOWNTO">
																					<LEFTBOUND>
																						<INTVAL value="7"/>
																					</LEFTBOUND>
																					<RIGHTBOUND>
																						<INTVAL value="4"/>
																					</RIGHTBOUND>
																				</RANGE>
																			</BITVECTOR>
																		</TYPE>
																	</BITVECTORVAL>
																</DEFAULT>
																<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="60"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="60"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="60"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial3"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="10"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="8"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="29" file="verilog/m6502alu.v" line_number="168"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="011">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="168"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="169"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="169"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="169"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial2"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="10"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="8"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="29" file="verilog/m6502alu.v" line_number="166"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="010">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="166"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="167"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="167"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="167"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial1"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="10"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="8"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="29" file="verilog/m6502alu.v" line_number="164"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="001">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="164"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="165"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="165"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="165"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="10"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="8"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="29" file="verilog/m6502alu.v" line_number="162"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="000">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="162"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="163"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="163"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="163"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_cry_partial1_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="4"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="28"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="4"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_bcd_addh_cry_partial0_0"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_addh_cry_partial0_0"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial7"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="10"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="8"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="29" file="verilog/m6502alu.v" line_number="176"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="111">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="176"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="177"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="177"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="177"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial6"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="10"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="8"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="29" file="verilog/m6502alu.v" line_number="174"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="110">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="174"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="175"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="175"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="175"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial5"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="10"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="8"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="29" file="verilog/m6502alu.v" line_number="172"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="172"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="173"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="173"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="173"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial4"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="10"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="8"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="29" file="verilog/m6502alu.v" line_number="170"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="100">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="170"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="171"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="171"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="171"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_cry_partial2_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="5"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="29"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="5"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_bcd_addh_cry_partial1_0"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_addh_cry_partial1_0"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_dcd">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="174"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="6"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="174"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial6"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_dcd">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="164"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="1"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="164"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial1"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_dcd">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="172"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="5"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="172"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial5"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_dcd">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="170"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="4"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="170"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial4"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_dcd">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="162"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="0"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="162"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_dcd">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="168"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="3"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="168"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial3"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_dcd">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="166"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="2"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="166"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial2"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_dcd">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="176"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="7"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="176"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial7"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_cry_partial3_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="6"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="30"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="6"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_bcd_addh_cry_partial2_0"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="2"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_addh_cry_partial2_0"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_log_b_preinv">
														<CODE_INFO column_number="20" file="verilog/m6502alu.v" line_number="154"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="7"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="6"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="34" file="verilog/m6502alu.v" line_number="154"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="1"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="41" file="verilog/m6502alu.v" line_number="154"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="00000000">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="7"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<SLICE>
																					<PREFIX>
																						<IDENTIFIER name="core_alu_ctl">
																							<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																						</IDENTIFIER>
																					</PREFIX>
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="7"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="6"/>
																						</RIGHTBOUND>
																					</RANGE>
																					<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="155"/>
																				</SLICE>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="1"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="155"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<IDENTIFIER name="core_alu_dcd">
																			<CODE_INFO column_number="26" file="verilog/m6502alu.v" line_number="155"/>
																		</IDENTIFIER>
																	</VALUE>
																	<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
																</ALT>
																<DEFAULT>
																	<WHEN logicTernary="true">
																		<ALT>
																			<CONDITION>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<SLICE>
																							<PREFIX>
																								<IDENTIFIER name="core_alu_ctl">
																									<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="6"/>
																								</RIGHTBOUND>
																							</RANGE>
																							<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="156"/>
																						</SLICE>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="156"/>
																				</EXPRESSION>
																			</CONDITION>
																			<VALUE>
																				<IDENTIFIER name="core_alu_kreg">
																					<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="156"/>
																				</IDENTIFIER>
																			</VALUE>
																			<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
																		</ALT>
																		<DEFAULT>
																			<WHEN logicTernary="true">
																				<ALT>
																					<CONDITION>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<SLICE>
																									<PREFIX>
																										<IDENTIFIER name="core_alu_ctl">
																											<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="6"/>
																										</RIGHTBOUND>
																									</RANGE>
																									<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="157"/>
																								</SLICE>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="1"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="157"/>
																						</EXPRESSION>
																					</CONDITION>
																					<VALUE>
																						<IDENTIFIER name="core_alu_kreg">
																							<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="157"/>
																						</IDENTIFIER>
																					</VALUE>
																					<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
																				</ALT>
																				<DEFAULT>
																					<BITVECTORVAL VALUE="XXXXXXXX">
																						<TYPE>
																							<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="7"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</BITVECTORVAL>
																				</DEFAULT>
																				<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
																			</WHEN>
																		</DEFAULT>
																		<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
																	</WHEN>
																</DEFAULT>
																<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_log_ctl">
														<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="198"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<CAST>
														<VALUE>
															<IDENTIFIER name="core_alu_ctl">
																<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
															</IDENTIFIER>
														</VALUE>
														<TYPE>
															<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																<RANGE direction="DOWNTO">
																	<LEFTBOUND>
																		<INTVAL value="2"/>
																	</LEFTBOUND>
																	<RIGHTBOUND>
																		<INTVAL value="0"/>
																	</RIGHTBOUND>
																</RANGE>
															</BITVECTOR>
														</TYPE>
													</CAST>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="28" file="verilog/m6502alu.v" line_number="198"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_sum_partial3_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_add_out">
																				<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="7"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="26"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="3"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="26"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="26"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_addh_cry_partial3_0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="26"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="26"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_sum_partial2_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_add_out">
																				<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="6"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="25"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="2"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="25"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="25"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_addh_cry_partial2_0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="25"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="25"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_sum_partial1_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_add_out">
																				<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="5"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="24"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="24"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="24"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_addh_cry_partial1_0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="24"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="24"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_sum_partial0_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_add_out">
																				<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="4"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="23"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="23"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="23"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_addh_cry_partial0_0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="23"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="23"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_sum_partial3_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="3"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="26"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="3"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="26"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="26"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_addl_cry_partial3_0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="26"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="26"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_sum_partial2_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="2"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="25"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="2"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="25"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="25"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_addl_cry_partial2_0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="25"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="25"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_log_b">
														<CODE_INFO column_number="13" file="verilog/m6502alu.v" line_number="160"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<MEMBER>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<INDEX>
																				<INTVAL value="11"/>
																			</INDEX>
																			<CODE_INFO column_number="26" file="verilog/m6502alu.v" line_number="160"/>
																		</MEMBER>
																	</VALUE1>
																	<VALUE2>
																		<BITVAL value="1">
																			<TYPE>
																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																			</TYPE>
																		</BITVAL>
																	</VALUE2>
																	<CODE_INFO column_number="32" file="verilog/m6502alu.v" line_number="160"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<EXPRESSION operator="~">
																	<VALUE1>
																		<IDENTIFIER name="core_alu_log_b_preinv">
																			<CODE_INFO column_number="46" file="verilog/m6502alu.v" line_number="160"/>
																		</IDENTIFIER>
																	</VALUE1>
																	<CODE_INFO column_number="46" file="verilog/m6502alu.v" line_number="160"/>
																</EXPRESSION>
															</VALUE>
															<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="161"/>
														</ALT>
														<DEFAULT>
															<IDENTIFIER name="core_alu_log_b_preinv">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="161"/>
															</IDENTIFIER>
														</DEFAULT>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="161"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="161"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_log_cin">
														<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="196"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_add_cin">
														<CODE_INFO column_number="23" file="verilog/m6502alu.v" line_number="196"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="23" file="verilog/m6502alu.v" line_number="196"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_sum_partial1_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="24"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="24"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="24"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_addl_cry_partial1_0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="24"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="24"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_sum_partial0_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="23"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="23"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="23"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_addl_cry_partial0_0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="23"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="23"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_cout8">
														<CODE_INFO column_number="13" file="verilog/bcd_adj.v" line_number="74"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="7"/>
																				</INDEX>
																				<CODE_INFO column_number="17" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="22" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="22" file="verilog/add4rpl.v" line_number="31"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="7"/>
																				</INDEX>
																				<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_bcd_addh_cry_partial3_0"/>
																		</VALUE2>
																		<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="3"/>
																		</INDEX>
																		<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_addh_cry_partial3_0"/>
																</VALUE2>
																<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_log_out">
														<CODE_INFO column_number="12" file="verilog/m6502alu.v" line_number="127"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<IDENTIFIER name="core_alu_log_ctl">
																			<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="126"/>
																		</IDENTIFIER>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="010">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="22" file="verilog/alu_log.v" line_number="39"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<EXPRESSION operator="CONCAT">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_alu_jreg">
																					<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="122"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="6"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_alu_log_cin">
																					<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="124"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="0"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE2>
																	<CODE_INFO column_number="34" file="verilog/alu_log.v" line_number="39"/>
																</EXPRESSION>
															</VALUE>
															<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_alu_log_ctl">
																					<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="126"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="011">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="2"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="14" file="verilog/alu_log.v" line_number="40"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<EXPRESSION operator="CONCAT">
																			<VALUE1>
																				<IDENTIFIER name="core_alu_log_cin">
																					<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="124"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<SLICE>
																					<PREFIX>
																						<IDENTIFIER name="core_alu_jreg">
																							<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="122"/>
																						</IDENTIFIER>
																					</PREFIX>
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="7"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="1"/>
																						</RIGHTBOUND>
																					</RANGE>
																					<CODE_INFO column_number="26" file="verilog/alu_log.v" line_number="40"/>
																				</SLICE>
																			</VALUE2>
																			<CODE_INFO column_number="26" file="verilog/alu_log.v" line_number="40"/>
																		</EXPRESSION>
																	</VALUE>
																	<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
																</ALT>
																<DEFAULT>
																	<WHEN logicTernary="true">
																		<ALT>
																			<CONDITION>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_alu_log_ctl">
																							<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="126"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="2"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="14" file="verilog/alu_log.v" line_number="41"/>
																				</EXPRESSION>
																			</CONDITION>
																			<VALUE>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<IDENTIFIER name="core_alu_jreg">
																							<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="122"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<IDENTIFIER name="core_alu_log_b">
																							<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="123"/>
																						</IDENTIFIER>
																					</VALUE2>
																					<CODE_INFO column_number="18" file="verilog/alu_log.v" line_number="41"/>
																				</EXPRESSION>
																			</VALUE>
																			<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
																		</ALT>
																		<DEFAULT>
																			<WHEN logicTernary="true">
																				<ALT>
																					<CONDITION>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_alu_log_ctl">
																									<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="126"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="101">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="2"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="14" file="verilog/alu_log.v" line_number="42"/>
																						</EXPRESSION>
																					</CONDITION>
																					<VALUE>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<IDENTIFIER name="core_alu_jreg">
																									<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="122"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<IDENTIFIER name="core_alu_log_b">
																									<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="123"/>
																								</IDENTIFIER>
																							</VALUE2>
																							<CODE_INFO column_number="18" file="verilog/alu_log.v" line_number="42"/>
																						</EXPRESSION>
																					</VALUE>
																					<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
																				</ALT>
																				<DEFAULT>
																					<WHEN logicTernary="true">
																						<ALT>
																							<CONDITION>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_alu_log_ctl">
																											<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="126"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="2"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="14" file="verilog/alu_log.v" line_number="43"/>
																								</EXPRESSION>
																							</CONDITION>
																							<VALUE>
																								<EXPRESSION operator="^">
																									<VALUE1>
																										<IDENTIFIER name="core_alu_jreg">
																											<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="122"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<IDENTIFIER name="core_alu_log_b">
																											<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="123"/>
																										</IDENTIFIER>
																									</VALUE2>
																									<CODE_INFO column_number="18" file="verilog/alu_log.v" line_number="43"/>
																								</EXPRESSION>
																							</VALUE>
																							<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
																						</ALT>
																						<DEFAULT>
																							<EXPRESSION operator="&amp;">
																								<VALUE1>
																									<EXPRESSION operator="~">
																										<VALUE1>
																											<IDENTIFIER name="core_alu_jreg">
																												<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="122"/>
																											</IDENTIFIER>
																										</VALUE1>
																										<CODE_INFO column_number="4" file="verilog/alu_log.v" line_number="44"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<IDENTIFIER name="core_alu_log_b">
																										<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="123"/>
																									</IDENTIFIER>
																								</VALUE2>
																								<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
																							</EXPRESSION>
																						</DEFAULT>
																						<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
																					</WHEN>
																				</DEFAULT>
																				<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
																			</WHEN>
																		</DEFAULT>
																		<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
																	</WHEN>
																</DEFAULT>
																<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_bcd_out">
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="129"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="1"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="24"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_sum_partial1_0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_bcd_out">
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="129"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="0"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="23"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_sum_partial0_0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_bcd_out">
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="129"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="7"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="26"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_sum_partial3_0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_bcd_out">
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="129"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="6"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="25"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_sum_partial2_0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_bcd_out">
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="129"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="4"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="23"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_sum_partial0_0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_bcd_out">
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="129"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="5"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="24"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_sum_partial1_0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_bcd_out">
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="129"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="3"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="26"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_sum_partial3_0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_bcd_out">
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="129"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="2"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="25"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_sum_partial2_0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_alu_outl">
														<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="135"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<MEMBER>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<INDEX>
																				<INTVAL value="5"/>
																			</INDEX>
																			<CODE_INFO column_number="28" file="verilog/m6502alu.v" line_number="135"/>
																		</MEMBER>
																	</VALUE1>
																	<VALUE2>
																		<BITVAL value="1">
																			<TYPE>
																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																			</TYPE>
																		</BITVAL>
																	</VALUE2>
																	<CODE_INFO column_number="34" file="verilog/m6502alu.v" line_number="135"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="00000000">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="7"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="9" file="verilog/m6502alu.v" line_number="137"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<SLICE>
																					<PREFIX>
																						<IDENTIFIER name="core_alu_ctl">
																							<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																						</IDENTIFIER>
																					</PREFIX>
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="1"/>
																						</RIGHTBOUND>
																					</RANGE>
																					<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="136"/>
																				</SLICE>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="1"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="136"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<IDENTIFIER name="core_alu_bcd_out">
																			<CODE_INFO column_number="30" file="verilog/m6502alu.v" line_number="136"/>
																		</IDENTIFIER>
																	</VALUE>
																	<CODE_INFO column_number="9" file="verilog/m6502alu.v" line_number="137"/>
																</ALT>
																<DEFAULT>
																	<IDENTIFIER name="core_alu_log_out">
																		<CODE_INFO column_number="9" file="verilog/m6502alu.v" line_number="137"/>
																	</IDENTIFIER>
																</DEFAULT>
																<CODE_INFO column_number="9" file="verilog/m6502alu.v" line_number="137"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="9" file="verilog/m6502alu.v" line_number="137"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="9" file="verilog/m6502alu.v" line_number="137"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_log_cout">
														<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="125"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<IDENTIFIER name="core_alu_log_ctl">
																			<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="126"/>
																		</IDENTIFIER>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="010">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="25" file="verilog/alu_log.v" line_number="45"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_alu_jreg">
																			<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="122"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="7"/>
																	</INDEX>
																	<CODE_INFO column_number="30" file="verilog/alu_log.v" line_number="45"/>
																</MEMBER>
															</VALUE>
															<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="46"/>
														</ALT>
														<DEFAULT>
															<MEMBER>
																<PREFIX>
																	<IDENTIFIER name="core_alu_jreg">
																		<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="122"/>
																	</IDENTIFIER>
																</PREFIX>
																<INDEX>
																	<INTVAL value="0"/>
																</INDEX>
																<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="46"/>
															</MEMBER>
														</DEFAULT>
														<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="46"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="46"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_cout">
														<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="133"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<EXPRESSION operator="~">
																		<VALUE1>
																			<IDENTIFIER name="core_alu_bcd_hi_adj_sub">
																				<CODE_INFO column_number="35" file="verilog/bcd_adj.v" line_number="65"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<CODE_INFO column_number="35" file="verilog/bcd_adj.v" line_number="65"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_cout8">
																		<CODE_INFO column_number="23" file="verilog/bcd_adj.v" line_number="65"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="35" file="verilog/bcd_adj.v" line_number="65"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_add_cout">
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="132"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="35" file="verilog/bcd_adj.v" line_number="65"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="35" file="verilog/bcd_adj.v" line_number="65"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_alu_cout">
														<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="208"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="2"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="1"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="30" file="verilog/m6502alu.v" line_number="208"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="1"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="208"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<IDENTIFIER name="core_alu_bcd_cout">
																	<CODE_INFO column_number="46" file="verilog/m6502alu.v" line_number="208"/>
																</IDENTIFIER>
															</VALUE>
															<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="209"/>
														</ALT>
														<DEFAULT>
															<IDENTIFIER name="core_alu_log_cout">
																<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="209"/>
															</IDENTIFIER>
														</DEFAULT>
														<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="209"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="209"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_z_flag">
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="186"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<IDENTIFIER name="core_alu_alu_outl">
																			<CODE_INFO column_number="24" file="verilog/m6502alu.v" line_number="186"/>
																		</IDENTIFIER>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00000000">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="7"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="186"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="187"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="187"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="187"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_n_flag">
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="189"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_alu_outl">
																<CODE_INFO column_number="26" file="verilog/m6502alu.v" line_number="189"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="7"/>
														</INDEX>
														<CODE_INFO column_number="26" file="verilog/m6502alu.v" line_number="189"/>
													</MEMBER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="26" file="verilog/m6502alu.v" line_number="189"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_v_flag">
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="193"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<EXPRESSION operator="^">
																		<VALUE1>
																			<EXPRESSION operator="~">
																				<VALUE1>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_alu_ctl">
																								<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="0"/>
																						</INDEX>
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="193"/>
																					</MEMBER>
																				</VALUE1>
																				<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="193"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="35" file="verilog/m6502alu.v" line_number="193"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="7"/>
																				</INDEX>
																				<CODE_INFO column_number="35" file="verilog/m6502alu.v" line_number="193"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="35" file="verilog/m6502alu.v" line_number="193"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_kreg">
																				<CODE_INFO column_number="43" file="verilog/m6502alu.v" line_number="193"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="7"/>
																		</INDEX>
																		<CODE_INFO column_number="43" file="verilog/m6502alu.v" line_number="193"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="43" file="verilog/m6502alu.v" line_number="193"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_add_out">
																				<CODE_INFO column_number="56" file="verilog/m6502alu.v" line_number="193"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="7"/>
																		</INDEX>
																		<CODE_INFO column_number="56" file="verilog/m6502alu.v" line_number="193"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_jreg">
																				<CODE_INFO column_number="64" file="verilog/m6502alu.v" line_number="193"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="7"/>
																		</INDEX>
																		<CODE_INFO column_number="64" file="verilog/m6502alu.v" line_number="193"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="64" file="verilog/m6502alu.v" line_number="193"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="65" file="verilog/m6502alu.v" line_number="193"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="65" file="verilog/m6502alu.v" line_number="193"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bra_carry">
														<CODE_INFO column_number="17" file="verilog/m6502alu.v" line_number="210"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<EXPRESSION operator="&amp;">
																						<VALUE1>
																							<EXPRESSION operator="&amp;">
																								<VALUE1>
																									<EXPRESSION operator="&amp;">
																										<VALUE1>
																											<EXPRESSION operator="&amp;">
																												<VALUE1>
																													<MEMBER>
																														<PREFIX>
																															<IDENTIFIER name="core_alu_jreg">
																																<CODE_INFO column_number="50" file="verilog/m6502alu.v" line_number="210"/>
																															</IDENTIFIER>
																														</PREFIX>
																														<INDEX>
																															<INTVAL value="6"/>
																														</INDEX>
																														<CODE_INFO column_number="50" file="verilog/m6502alu.v" line_number="210"/>
																													</MEMBER>
																												</VALUE1>
																												<VALUE2>
																													<MEMBER>
																														<PREFIX>
																															<IDENTIFIER name="core_alu_jreg">
																																<CODE_INFO column_number="42" file="verilog/m6502alu.v" line_number="210"/>
																															</IDENTIFIER>
																														</PREFIX>
																														<INDEX>
																															<INTVAL value="7"/>
																														</INDEX>
																														<CODE_INFO column_number="42" file="verilog/m6502alu.v" line_number="210"/>
																													</MEMBER>
																												</VALUE2>
																												<CODE_INFO column_number="50" file="verilog/m6502alu.v" line_number="210"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<MEMBER>
																												<PREFIX>
																													<IDENTIFIER name="core_alu_jreg">
																														<CODE_INFO column_number="58" file="verilog/m6502alu.v" line_number="210"/>
																													</IDENTIFIER>
																												</PREFIX>
																												<INDEX>
																													<INTVAL value="5"/>
																												</INDEX>
																												<CODE_INFO column_number="58" file="verilog/m6502alu.v" line_number="210"/>
																											</MEMBER>
																										</VALUE2>
																										<CODE_INFO column_number="58" file="verilog/m6502alu.v" line_number="210"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<MEMBER>
																										<PREFIX>
																											<IDENTIFIER name="core_alu_jreg">
																												<CODE_INFO column_number="66" file="verilog/m6502alu.v" line_number="210"/>
																											</IDENTIFIER>
																										</PREFIX>
																										<INDEX>
																											<INTVAL value="4"/>
																										</INDEX>
																										<CODE_INFO column_number="66" file="verilog/m6502alu.v" line_number="210"/>
																									</MEMBER>
																								</VALUE2>
																								<CODE_INFO column_number="66" file="verilog/m6502alu.v" line_number="210"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<MEMBER>
																								<PREFIX>
																									<IDENTIFIER name="core_alu_jreg">
																										<CODE_INFO column_number="74" file="verilog/m6502alu.v" line_number="210"/>
																									</IDENTIFIER>
																								</PREFIX>
																								<INDEX>
																									<INTVAL value="3"/>
																								</INDEX>
																								<CODE_INFO column_number="74" file="verilog/m6502alu.v" line_number="210"/>
																							</MEMBER>
																						</VALUE2>
																						<CODE_INFO column_number="74" file="verilog/m6502alu.v" line_number="210"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_alu_jreg">
																								<CODE_INFO column_number="82" file="verilog/m6502alu.v" line_number="210"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="2"/>
																						</INDEX>
																						<CODE_INFO column_number="82" file="verilog/m6502alu.v" line_number="210"/>
																					</MEMBER>
																				</VALUE2>
																				<CODE_INFO column_number="82" file="verilog/m6502alu.v" line_number="210"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="90" file="verilog/m6502alu.v" line_number="210"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="90" file="verilog/m6502alu.v" line_number="210"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="90" file="verilog/m6502alu.v" line_number="210"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_jreg">
																				<CODE_INFO column_number="98" file="verilog/m6502alu.v" line_number="210"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="98" file="verilog/m6502alu.v" line_number="210"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="98" file="verilog/m6502alu.v" line_number="210"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_kreg">
																				<CODE_INFO column_number="34" file="verilog/m6502alu.v" line_number="210"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="7"/>
																		</INDEX>
																		<CODE_INFO column_number="34" file="verilog/m6502alu.v" line_number="210"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_add_cout">
																		<CODE_INFO column_number="26" file="verilog/m6502alu.v" line_number="210"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="34" file="verilog/m6502alu.v" line_number="210"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="98" file="verilog/m6502alu.v" line_number="210"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="98" file="verilog/m6502alu.v" line_number="210"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu2op">
														<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="158"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="CONCAT">
														<VALUE1>
															<EXPRESSION operator="CONCAT">
																<VALUE1>
																	<EXPRESSION operator="CONCAT">
																		<VALUE1>
																			<EXPRESSION operator="CONCAT">
																				<VALUE1>
																					<EXPRESSION operator="CONCAT">
																						<VALUE1>
																							<IDENTIFIER name="core_alu_n_flag">
																								<CODE_INFO column_number="26" file="verilog/m6502alu.v" line_number="178"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<IDENTIFIER name="core_alu_v_flag">
																								<CODE_INFO column_number="33" file="verilog/m6502alu.v" line_number="178"/>
																							</IDENTIFIER>
																						</VALUE2>
																						<CODE_INFO column_number="33" file="verilog/m6502alu.v" line_number="178"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<IDENTIFIER name="core_alu_add_cout">
																						<CODE_INFO column_number="43" file="verilog/m6502alu.v" line_number="178"/>
																					</IDENTIFIER>
																				</VALUE2>
																				<CODE_INFO column_number="43" file="verilog/m6502alu.v" line_number="178"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_bra_carry">
																				<CODE_INFO column_number="54" file="verilog/m6502alu.v" line_number="178"/>
																			</IDENTIFIER>
																		</VALUE2>
																		<CODE_INFO column_number="54" file="verilog/m6502alu.v" line_number="178"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_z_flag">
																		<CODE_INFO column_number="62" file="verilog/m6502alu.v" line_number="178"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="62" file="verilog/m6502alu.v" line_number="178"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_alu_cout">
																<CODE_INFO column_number="72" file="verilog/m6502alu.v" line_number="178"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="72" file="verilog/m6502alu.v" line_number="178"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="73" file="verilog/m6502alu.v" line_number="178"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_alu_jrg_idi" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_alu_ld"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_jrg_idi">
														<CODE_INFO column_number="11" file="verilog/rg8l2.v" line_number="45"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<MEMBER>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ld">
																					<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="157"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<INDEX>
																				<INTVAL value="0"/>
																			</INDEX>
																			<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="107"/>
																		</MEMBER>
																	</VALUE1>
																	<VALUE2>
																		<BITVAL value="1">
																			<TYPE>
																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																			</TYPE>
																		</BITVAL>
																	</VALUE2>
																	<CODE_INFO column_number="22" file="verilog/rg8l2.v" line_number="45"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<IDENTIFIER name="datai">
																	<CODE_INFO column_number="52" file="verilog/m6502.v" line_number="32"/>
																</IDENTIFIER>
															</VALUE>
															<CODE_INFO column_number="5" file="verilog/rg8l2.v" line_number="46"/>
														</ALT>
														<DEFAULT>
															<IDENTIFIER name="core_dataol">
																<CODE_INFO column_number="15" file="verilog/m6502_org.v" line_number="155"/>
															</IDENTIFIER>
														</DEFAULT>
														<CODE_INFO column_number="5" file="verilog/rg8l2.v" line_number="46"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="5" file="verilog/rg8l2.v" line_number="46"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_alu_jrg_ld" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_alu_ld"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_jrg_ld">
														<CODE_INFO column_number="10" file="verilog/rg8l2.v" line_number="38"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<MEMBER>
																<PREFIX>
																	<IDENTIFIER name="core_alu_ld">
																		<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="157"/>
																	</IDENTIFIER>
																</PREFIX>
																<INDEX>
																	<INTVAL value="0"/>
																</INDEX>
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="107"/>
															</MEMBER>
														</VALUE1>
														<VALUE2>
															<MEMBER>
																<PREFIX>
																	<IDENTIFIER name="core_alu_ld">
																		<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="157"/>
																	</IDENTIFIER>
																</PREFIX>
																<INDEX>
																	<INTVAL value="1"/>
																</INDEX>
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="108"/>
															</MEMBER>
														</VALUE2>
														<CODE_INFO column_number="18" file="verilog/rg8l2.v" line_number="38"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="18" file="verilog/rg8l2.v" line_number="38"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_alu_ld" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abs_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1438"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1438"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10001100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1438"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1438"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10001110">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1438"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1438"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1439"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="11101100">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1439"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1439"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1439"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11001100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1439"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1439"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1440"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="00101100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1440"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1440"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1440"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10101110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1440"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1440"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1441"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10101100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1441"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1441"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1441"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10011100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1441"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1441"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1413"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1413"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="7"/>
																									</INDEX>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1413"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="0">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1413"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<CAST>
																									<VALUE>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1413"/>
																										</IDENTIFIER>
																									</VALUE>
																									<TYPE>
																										<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="4"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</CAST>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="4"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1413"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1413"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1413"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11010110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1413"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1413"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1413"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11110110">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1414"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1414"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abs_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1417"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1417"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="7"/>
																													</INDEX>
																													<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1417"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="0">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1417"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<CAST>
																													<VALUE>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1417"/>
																														</IDENTIFIER>
																													</VALUE>
																													<TYPE>
																														<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="4"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</CAST>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="01110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="4"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1417"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1417"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1417"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11001110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1417"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1417"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1417"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11101110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1418"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1418"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1418"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00011100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1418"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1418"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1418"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00001100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1419"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1419"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1420"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1420"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1420"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_bbx_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1536"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1536"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="1111">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1536"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1383"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1383"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1383"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abs_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1386"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1386"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="01101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1386"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_inx_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1395"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1395"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00001">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1395"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_ind_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1401"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1401"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10010">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1401"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1434"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1434"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1434"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1434"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1434"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1434"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1435"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10010110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1435"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1435"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1435"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10010100">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1435"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1435"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1436"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00110100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1436"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1436"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1436"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01110100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1436"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1436"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_rel_addr">
														<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1373"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="1373"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10000000">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1373"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<CAST>
																					<VALUE>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1373"/>
																						</IDENTIFIER>
																					</VALUE>
																					<TYPE>
																						<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="4"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</CAST>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10000">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="4"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1373"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1373"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1374"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1374"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1374"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_abx_3_addr"/>
											<PCALL name="hif_cone_core_sm_abx_rmw_addr"/>
											<PCALL name="hif_cone_core_sm_type1_read"/>
											<PCALL name="hif_cone_core_sm_type2_read"/>
											<PCALL name="hif_cone_core_sm_type3_read"/>
											<PCALL name="hif_cone_core_sm_lda_op"/>
											<PCALL name="hif_cone_core_sm_state"/>
											<PCALL name="hif_cone_core_sm_ldx_op"/>
											<PCALL name="hif_cone_core_sm_ldy_op"/>
											<PCALL name="hif_cone_core_sm_trb_op"/>
											<PCALL name="hif_cone_core_sm_tsb_op"/>
											<PCALL name="hif_cone_core_sm_abx_1_addr"/>
											<PCALL name="hif_cone_core_sm_aby_1_addr"/>
											<PCALL name="hif_cone_core_sm_iny_1_addr"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_jregi_load">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1284"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="&amp;">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="|">
																																									<VALUE1>
																																										<EXPRESSION operator="|">
																																											<VALUE1>
																																												<EXPRESSION operator="|">
																																													<VALUE1>
																																														<EXPRESSION operator="|">
																																															<VALUE1>
																																																<EXPRESSION operator="|">
																																																	<VALUE1>
																																																		<EXPRESSION operator="|">
																																																			<VALUE1>
																																																				<EXPRESSION operator="&amp;">
																																																					<VALUE1>
																																																						<EXPRESSION operator="~">
																																																							<VALUE1>
																																																								<EXPRESSION operator="|">
																																																									<VALUE1>
																																																										<EXPRESSION operator="==">
																																																											<VALUE1>
																																																												<IDENTIFIER name="core_sm_trb_op">
																																																													<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1285"/>
																																																												</IDENTIFIER>
																																																											</VALUE1>
																																																											<VALUE2>
																																																												<BITVAL value="1">
																																																													<TYPE>
																																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																													</TYPE>
																																																												</BITVAL>
																																																											</VALUE2>
																																																											<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1286"/>
																																																										</EXPRESSION>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<EXPRESSION operator="==">
																																																											<VALUE1>
																																																												<IDENTIFIER name="core_sm_tsb_op">
																																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1285"/>
																																																												</IDENTIFIER>
																																																											</VALUE1>
																																																											<VALUE2>
																																																												<BITVAL value="1">
																																																													<TYPE>
																																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																													</TYPE>
																																																												</BITVAL>
																																																											</VALUE2>
																																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1285"/>
																																																										</EXPRESSION>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1286"/>
																																																								</EXPRESSION>
																																																							</VALUE1>
																																																							<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1286"/>
																																																						</EXPRESSION>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<IDENTIFIER name="core_sm_type2_read">
																																																									<CODE_INFO column_number="42" file="verilog/op_dcd.v" line_number="1284"/>
																																																								</IDENTIFIER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVAL value="1">
																																																									<TYPE>
																																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																									</TYPE>
																																																								</BITVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1284"/>
																																																						</EXPRESSION>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1286"/>
																																																				</EXPRESSION>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<EXPRESSION operator="&amp;">
																																																					<VALUE1>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<MEMBER>
																																																									<PREFIX>
																																																										<IDENTIFIER name="core_sm_state">
																																																											<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1286"/>
																																																										</IDENTIFIER>
																																																									</PREFIX>
																																																									<INDEX>
																																																										<INTVAL value="2"/>
																																																									</INDEX>
																																																									<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1286"/>
																																																								</MEMBER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVAL value="1">
																																																									<TYPE>
																																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																									</TYPE>
																																																								</BITVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1286"/>
																																																						</EXPRESSION>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<IDENTIFIER name="core_sm_opcode">
																																																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1286"/>
																																																								</IDENTIFIER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVECTORVAL VALUE="01111100">
																																																									<TYPE>
																																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																											<RANGE direction="DOWNTO">
																																																												<LEFTBOUND>
																																																													<INTVAL value="7"/>
																																																												</LEFTBOUND>
																																																												<RIGHTBOUND>
																																																													<INTVAL value="0"/>
																																																												</RIGHTBOUND>
																																																											</RANGE>
																																																										</BITVECTOR>
																																																									</TYPE>
																																																								</BITVECTORVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1286"/>
																																																						</EXPRESSION>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1286"/>
																																																				</EXPRESSION>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1286"/>
																																																		</EXPRESSION>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<EXPRESSION operator="&amp;">
																																																			<VALUE1>
																																																				<EXPRESSION operator="==">
																																																					<VALUE1>
																																																						<MEMBER>
																																																							<PREFIX>
																																																								<IDENTIFIER name="core_sm_state">
																																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1287"/>
																																																								</IDENTIFIER>
																																																							</PREFIX>
																																																							<INDEX>
																																																								<INTVAL value="2"/>
																																																							</INDEX>
																																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1287"/>
																																																						</MEMBER>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<BITVAL value="1">
																																																							<TYPE>
																																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																							</TYPE>
																																																						</BITVAL>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1287"/>
																																																				</EXPRESSION>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<EXPRESSION operator="==">
																																																					<VALUE1>
																																																						<IDENTIFIER name="core_sm_opcode">
																																																							<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1286"/>
																																																						</IDENTIFIER>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<BITVECTORVAL VALUE="00100000">
																																																							<TYPE>
																																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																									<RANGE direction="DOWNTO">
																																																										<LEFTBOUND>
																																																											<INTVAL value="7"/>
																																																										</LEFTBOUND>
																																																										<RIGHTBOUND>
																																																											<INTVAL value="0"/>
																																																										</RIGHTBOUND>
																																																									</RANGE>
																																																								</BITVECTOR>
																																																							</TYPE>
																																																						</BITVECTORVAL>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="1286"/>
																																																				</EXPRESSION>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1287"/>
																																																		</EXPRESSION>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1287"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="&amp;">
																																																	<VALUE1>
																																																		<EXPRESSION operator="|">
																																																			<VALUE1>
																																																				<EXPRESSION operator="|">
																																																					<VALUE1>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<IDENTIFIER name="core_sm_opcode">
																																																									<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1288"/>
																																																								</IDENTIFIER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVECTORVAL VALUE="01101000">
																																																									<TYPE>
																																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																											<RANGE direction="DOWNTO">
																																																												<LEFTBOUND>
																																																													<INTVAL value="7"/>
																																																												</LEFTBOUND>
																																																												<RIGHTBOUND>
																																																													<INTVAL value="0"/>
																																																												</RIGHTBOUND>
																																																											</RANGE>
																																																										</BITVECTOR>
																																																									</TYPE>
																																																								</BITVECTORVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1288"/>
																																																						</EXPRESSION>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<IDENTIFIER name="core_sm_opcode">
																																																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1288"/>
																																																								</IDENTIFIER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVECTORVAL VALUE="11111010">
																																																									<TYPE>
																																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																											<RANGE direction="DOWNTO">
																																																												<LEFTBOUND>
																																																													<INTVAL value="7"/>
																																																												</LEFTBOUND>
																																																												<RIGHTBOUND>
																																																													<INTVAL value="0"/>
																																																												</RIGHTBOUND>
																																																											</RANGE>
																																																										</BITVECTOR>
																																																									</TYPE>
																																																								</BITVECTORVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1288"/>
																																																						</EXPRESSION>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1288"/>
																																																				</EXPRESSION>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<EXPRESSION operator="==">
																																																					<VALUE1>
																																																						<IDENTIFIER name="core_sm_opcode">
																																																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1289"/>
																																																						</IDENTIFIER>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<BITVECTORVAL VALUE="01111010">
																																																							<TYPE>
																																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																									<RANGE direction="DOWNTO">
																																																										<LEFTBOUND>
																																																											<INTVAL value="7"/>
																																																										</LEFTBOUND>
																																																										<RIGHTBOUND>
																																																											<INTVAL value="0"/>
																																																										</RIGHTBOUND>
																																																									</RANGE>
																																																								</BITVECTOR>
																																																							</TYPE>
																																																						</BITVECTORVAL>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1289"/>
																																																				</EXPRESSION>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1289"/>
																																																		</EXPRESSION>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<MEMBER>
																																																					<PREFIX>
																																																						<IDENTIFIER name="core_sm_state">
																																																							<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1289"/>
																																																						</IDENTIFIER>
																																																					</PREFIX>
																																																					<INDEX>
																																																						<INTVAL value="2"/>
																																																					</INDEX>
																																																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1289"/>
																																																				</MEMBER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVAL value="1">
																																																					<TYPE>
																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																					</TYPE>
																																																				</BITVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1289"/>
																																																		</EXPRESSION>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1289"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1289"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="&amp;">
																																															<VALUE1>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<MEMBER>
																																																			<PREFIX>
																																																				<IDENTIFIER name="core_sm_state">
																																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1290"/>
																																																				</IDENTIFIER>
																																																			</PREFIX>
																																																			<INDEX>
																																																				<INTVAL value="2"/>
																																																			</INDEX>
																																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1290"/>
																																																		</MEMBER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1290"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<IDENTIFIER name="core_sm_opcode">
																																																			<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1289"/>
																																																		</IDENTIFIER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVECTORVAL VALUE="10011110">
																																																			<TYPE>
																																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																					<RANGE direction="DOWNTO">
																																																						<LEFTBOUND>
																																																							<INTVAL value="7"/>
																																																						</LEFTBOUND>
																																																						<RIGHTBOUND>
																																																							<INTVAL value="0"/>
																																																						</RIGHTBOUND>
																																																					</RANGE>
																																																				</BITVECTOR>
																																																			</TYPE>
																																																		</BITVECTORVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="1289"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1290"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1290"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="&amp;">
																																													<VALUE1>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<MEMBER>
																																																	<PREFIX>
																																																		<IDENTIFIER name="core_sm_state">
																																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1291"/>
																																																		</IDENTIFIER>
																																																	</PREFIX>
																																																	<INDEX>
																																																		<INTVAL value="2"/>
																																																	</INDEX>
																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1291"/>
																																																</MEMBER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1291"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_bbx_op">
																																																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1290"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1290"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1291"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1291"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="&amp;">
																																											<VALUE1>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<MEMBER>
																																															<PREFIX>
																																																<IDENTIFIER name="core_sm_state">
																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1292"/>
																																																</IDENTIFIER>
																																															</PREFIX>
																																															<INDEX>
																																																<INTVAL value="1"/>
																																															</INDEX>
																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1292"/>
																																														</MEMBER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1292"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_abs_1_addr">
																																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1291"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1291"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1292"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1292"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="&amp;">
																																									<VALUE1>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<MEMBER>
																																													<PREFIX>
																																														<IDENTIFIER name="core_sm_state">
																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1293"/>
																																														</IDENTIFIER>
																																													</PREFIX>
																																													<INDEX>
																																														<INTVAL value="1"/>
																																													</INDEX>
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1293"/>
																																												</MEMBER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1293"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_abs_3_addr">
																																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1292"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1292"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1293"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1293"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="&amp;">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1294"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="3"/>
																																											</INDEX>
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1294"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1294"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_inx_1_addr">
																																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1293"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1293"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1294"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1294"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1295"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="1"/>
																																											</INDEX>
																																											<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1295"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1295"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1295"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="2"/>
																																											</INDEX>
																																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1295"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1295"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1295"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_ind_1_addr">
																																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1294"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1294"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1295"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1295"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1296"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="1"/>
																																									</INDEX>
																																									<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1296"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1296"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1296"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="3"/>
																																									</INDEX>
																																									<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1296"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1296"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1296"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_iny_1_addr">
																																							<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1295"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="1295"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1296"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1296"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_abx_1_addr">
																																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1297"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1297"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_aby_1_addr">
																																							<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1297"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1297"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1297"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1298"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="2"/>
																																					</INDEX>
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1298"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1298"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1298"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1298"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1299"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="2"/>
																																			</INDEX>
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1299"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1299"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_abx_3_addr">
																																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1298"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1298"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1299"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1299"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1300"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="1"/>
																																	</INDEX>
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1300"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1300"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_abs_rmw_addr">
																																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1299"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1299"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1300"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1300"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1301"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="2"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1301"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1301"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_abx_rmw_addr">
																															<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1300"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1300"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1301"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1301"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_lda_op">
																													<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1301"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1301"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_type1_read">
																													<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1302"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1302"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1302"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1302"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_ldx_op">
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1302"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1302"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_type3_read">
																											<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1303"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1303"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1303"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1303"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_ldy_op">
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1303"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1303"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_type3_read">
																									<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1304"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1304"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1304"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1304"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="rdy">
																					<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1284"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1304"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1305"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1305"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1305"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_imp2tx"/>
											<PCALL name="hif_cone_core_sm_imp2inc"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_jrego_load">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1308"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="|">
																																									<VALUE1>
																																										<EXPRESSION operator="|">
																																											<VALUE1>
																																												<EXPRESSION operator="|">
																																													<VALUE1>
																																														<EXPRESSION operator="|">
																																															<VALUE1>
																																																<EXPRESSION operator="|">
																																																	<VALUE1>
																																																		<EXPRESSION operator="|">
																																																			<VALUE1>
																																																				<EXPRESSION operator="&amp;">
																																																					<VALUE1>
																																																						<EXPRESSION operator="|">
																																																							<VALUE1>
																																																								<EXPRESSION operator="==">
																																																									<VALUE1>
																																																										<IDENTIFIER name="core_sm_imp2inc">
																																																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1309"/>
																																																										</IDENTIFIER>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<BITVAL value="1">
																																																											<TYPE>
																																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																											</TYPE>
																																																										</BITVAL>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1309"/>
																																																								</EXPRESSION>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<EXPRESSION operator="==">
																																																									<VALUE1>
																																																										<IDENTIFIER name="core_sm_imp2tx">
																																																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1310"/>
																																																										</IDENTIFIER>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<BITVAL value="1">
																																																											<TYPE>
																																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																											</TYPE>
																																																										</BITVAL>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1310"/>
																																																								</EXPRESSION>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1310"/>
																																																						</EXPRESSION>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<MEMBER>
																																																									<PREFIX>
																																																										<IDENTIFIER name="core_sm_state">
																																																											<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1309"/>
																																																										</IDENTIFIER>
																																																									</PREFIX>
																																																									<INDEX>
																																																										<INTVAL value="1"/>
																																																									</INDEX>
																																																									<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1309"/>
																																																								</MEMBER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVAL value="1">
																																																									<TYPE>
																																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																									</TYPE>
																																																								</BITVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1309"/>
																																																						</EXPRESSION>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1310"/>
																																																				</EXPRESSION>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<EXPRESSION operator="&amp;">
																																																					<VALUE1>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<MEMBER>
																																																									<PREFIX>
																																																										<IDENTIFIER name="core_sm_state">
																																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1311"/>
																																																										</IDENTIFIER>
																																																									</PREFIX>
																																																									<INDEX>
																																																										<INTVAL value="1"/>
																																																									</INDEX>
																																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1311"/>
																																																								</MEMBER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVAL value="1">
																																																									<TYPE>
																																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																									</TYPE>
																																																								</BITVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1311"/>
																																																						</EXPRESSION>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<IDENTIFIER name="core_sm_opcode">
																																																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1310"/>
																																																								</IDENTIFIER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVECTORVAL VALUE="10011110">
																																																									<TYPE>
																																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																											<RANGE direction="DOWNTO">
																																																												<LEFTBOUND>
																																																													<INTVAL value="7"/>
																																																												</LEFTBOUND>
																																																												<RIGHTBOUND>
																																																													<INTVAL value="0"/>
																																																												</RIGHTBOUND>
																																																											</RANGE>
																																																										</BITVECTOR>
																																																									</TYPE>
																																																								</BITVECTORVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1310"/>
																																																						</EXPRESSION>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1311"/>
																																																				</EXPRESSION>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1311"/>
																																																		</EXPRESSION>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<IDENTIFIER name="core_sm_type1_read">
																																																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1311"/>
																																																				</IDENTIFIER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVAL value="1">
																																																					<TYPE>
																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																					</TYPE>
																																																				</BITVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1311"/>
																																																		</EXPRESSION>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1311"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<IDENTIFIER name="core_sm_type3_read">
																																																			<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1312"/>
																																																		</IDENTIFIER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1312"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1312"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="&amp;">
																																															<VALUE1>
																																																<EXPRESSION operator="|">
																																																	<VALUE1>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<IDENTIFIER name="core_sm_trb_op">
																																																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1313"/>
																																																				</IDENTIFIER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVAL value="1">
																																																					<TYPE>
																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																					</TYPE>
																																																				</BITVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1313"/>
																																																		</EXPRESSION>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<IDENTIFIER name="core_sm_tsb_op">
																																																					<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1313"/>
																																																				</IDENTIFIER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVAL value="1">
																																																					<TYPE>
																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																					</TYPE>
																																																				</BITVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1313"/>
																																																		</EXPRESSION>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1313"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<IDENTIFIER name="core_sm_type2_read">
																																																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1312"/>
																																																		</IDENTIFIER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1312"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1313"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1313"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="&amp;">
																																													<VALUE1>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<MEMBER>
																																																	<PREFIX>
																																																		<IDENTIFIER name="core_sm_state">
																																																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1314"/>
																																																		</IDENTIFIER>
																																																	</PREFIX>
																																																	<INDEX>
																																																		<INTVAL value="1"/>
																																																	</INDEX>
																																																	<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1314"/>
																																																</MEMBER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1314"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_zpx_1_addr">
																																																	<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1314"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1314"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1314"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1314"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="&amp;">
																																											<VALUE1>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<MEMBER>
																																															<PREFIX>
																																																<IDENTIFIER name="core_sm_state">
																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1315"/>
																																																</IDENTIFIER>
																																															</PREFIX>
																																															<INDEX>
																																																<INTVAL value="1"/>
																																															</INDEX>
																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1315"/>
																																														</MEMBER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1315"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_zpx_3_addr">
																																															<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1314"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="1314"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1315"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1315"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="&amp;">
																																									<VALUE1>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<MEMBER>
																																													<PREFIX>
																																														<IDENTIFIER name="core_sm_state">
																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1316"/>
																																														</IDENTIFIER>
																																													</PREFIX>
																																													<INDEX>
																																														<INTVAL value="1"/>
																																													</INDEX>
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1316"/>
																																												</MEMBER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1316"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_abx_1_addr">
																																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1315"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1315"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1316"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1316"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="&amp;">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1317"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="1"/>
																																											</INDEX>
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1317"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1317"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_abx_3_addr">
																																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1316"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1316"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1317"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1317"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1318"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="1"/>
																																									</INDEX>
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1318"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1318"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_aby_1_addr">
																																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1317"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1317"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1318"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1318"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1319"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="1"/>
																																							</INDEX>
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1319"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1319"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_inx_1_addr">
																																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1318"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1318"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1319"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1319"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1320"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="2"/>
																																					</INDEX>
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1320"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1320"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_iny_1_addr">
																																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1319"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1319"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1320"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1320"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1321"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="1"/>
																																			</INDEX>
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1321"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1321"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_zpx_rmw_addr">
																																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1320"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1320"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1321"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1321"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1322"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="1"/>
																																	</INDEX>
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1322"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1322"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_abx_rmw_addr">
																																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1321"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1321"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1322"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1322"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1323"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="1"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1323"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1323"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1322"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="01111100">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1322"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1323"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1323"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1324"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="3"/>
																															</INDEX>
																															<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1324"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1324"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1324"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="4"/>
																															</INDEX>
																															<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1324"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1324"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1324"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_bbx_op">
																													<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1323"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1323"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1324"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1324"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1325"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="1"/>
																													</INDEX>
																													<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1325"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1325"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1325"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="2"/>
																													</INDEX>
																													<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1325"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1325"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1325"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_rel_addr">
																											<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="1324"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="1324"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1325"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1325"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="rdy">
																							<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1308"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="36" file="verilog/op_dcd.v" line_number="1325"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_resetl">
																					<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1308"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1308"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="36" file="verilog/op_dcd.v" line_number="1325"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1326"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1326"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1326"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_kregi_load">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1329"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="|">
																																									<VALUE1>
																																										<EXPRESSION operator="|">
																																											<VALUE1>
																																												<EXPRESSION operator="|">
																																													<VALUE1>
																																														<EXPRESSION operator="|">
																																															<VALUE1>
																																																<EXPRESSION operator="|">
																																																	<VALUE1>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<IDENTIFIER name="core_sm_type1_read">
																																																					<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1330"/>
																																																				</IDENTIFIER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVAL value="1">
																																																					<TYPE>
																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																					</TYPE>
																																																				</BITVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1330"/>
																																																		</EXPRESSION>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<IDENTIFIER name="core_sm_type3_read">
																																																					<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1330"/>
																																																				</IDENTIFIER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVAL value="1">
																																																					<TYPE>
																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																					</TYPE>
																																																				</BITVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1330"/>
																																																		</EXPRESSION>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1330"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="&amp;">
																																																	<VALUE1>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<MEMBER>
																																																					<PREFIX>
																																																						<IDENTIFIER name="core_sm_state">
																																																							<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1331"/>
																																																						</IDENTIFIER>
																																																					</PREFIX>
																																																					<INDEX>
																																																						<INTVAL value="1"/>
																																																					</INDEX>
																																																					<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1331"/>
																																																				</MEMBER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVAL value="1">
																																																					<TYPE>
																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																					</TYPE>
																																																				</BITVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1331"/>
																																																		</EXPRESSION>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<IDENTIFIER name="core_sm_opcode">
																																																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1331"/>
																																																				</IDENTIFIER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVECTORVAL VALUE="01111100">
																																																					<TYPE>
																																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																							<RANGE direction="DOWNTO">
																																																								<LEFTBOUND>
																																																									<INTVAL value="7"/>
																																																								</LEFTBOUND>
																																																								<RIGHTBOUND>
																																																									<INTVAL value="0"/>
																																																								</RIGHTBOUND>
																																																							</RANGE>
																																																						</BITVECTOR>
																																																					</TYPE>
																																																				</BITVECTORVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1331"/>
																																																		</EXPRESSION>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1331"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1331"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="&amp;">
																																															<VALUE1>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<MEMBER>
																																																			<PREFIX>
																																																				<IDENTIFIER name="core_sm_state">
																																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1332"/>
																																																				</IDENTIFIER>
																																																			</PREFIX>
																																																			<INDEX>
																																																				<INTVAL value="1"/>
																																																			</INDEX>
																																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1332"/>
																																																		</MEMBER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1332"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<IDENTIFIER name="core_sm_opcode">
																																																			<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1331"/>
																																																		</IDENTIFIER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVECTORVAL VALUE="10011110">
																																																			<TYPE>
																																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																					<RANGE direction="DOWNTO">
																																																						<LEFTBOUND>
																																																							<INTVAL value="7"/>
																																																						</LEFTBOUND>
																																																						<RIGHTBOUND>
																																																							<INTVAL value="0"/>
																																																						</RIGHTBOUND>
																																																					</RANGE>
																																																				</BITVECTOR>
																																																			</TYPE>
																																																		</BITVECTORVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1331"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1332"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1332"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="&amp;">
																																													<VALUE1>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<MEMBER>
																																																	<PREFIX>
																																																		<IDENTIFIER name="core_sm_state">
																																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1333"/>
																																																		</IDENTIFIER>
																																																	</PREFIX>
																																																	<INDEX>
																																																		<INTVAL value="3"/>
																																																	</INDEX>
																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1333"/>
																																																</MEMBER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1333"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_bbx_op">
																																																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1332"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1332"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1333"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1333"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="&amp;">
																																											<VALUE1>
																																												<EXPRESSION operator="|">
																																													<VALUE1>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_trb_op">
																																																	<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1334"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1334"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_tsb_op">
																																																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1334"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1334"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1334"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_type2_read">
																																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1333"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1333"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1334"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1334"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="&amp;">
																																									<VALUE1>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<MEMBER>
																																													<PREFIX>
																																														<IDENTIFIER name="core_sm_state">
																																															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1335"/>
																																														</IDENTIFIER>
																																													</PREFIX>
																																													<INDEX>
																																														<INTVAL value="1"/>
																																													</INDEX>
																																													<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1335"/>
																																												</MEMBER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1335"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_rel_addr">
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1335"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1335"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1335"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1335"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="&amp;">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1336"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="1"/>
																																											</INDEX>
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1336"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1336"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_zpx_rmw_addr">
																																											<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1335"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="1335"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1336"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1336"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1337"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="1"/>
																																									</INDEX>
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1337"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1337"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_abx_rmw_addr">
																																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1336"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1336"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1337"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1337"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1338"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="1"/>
																																							</INDEX>
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1338"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1338"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_zpx_1_addr">
																																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1337"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1337"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1338"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1338"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1339"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="1"/>
																																					</INDEX>
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1339"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1339"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_zpx_3_addr">
																																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1338"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1338"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1339"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1339"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1340"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="1"/>
																																			</INDEX>
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1340"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1340"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_abx_1_addr">
																																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1339"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1339"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1340"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1340"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1341"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="1"/>
																																	</INDEX>
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1341"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1341"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_abx_3_addr">
																																	<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1340"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1340"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1341"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1341"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1342"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="1"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1342"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1342"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_aby_1_addr">
																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1341"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1341"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1342"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1342"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1343"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="2"/>
																													</INDEX>
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1343"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1343"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_iny_1_addr">
																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1342"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1342"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1343"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1343"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1344"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="1"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1344"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1344"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_inx_1_addr">
																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1343"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1343"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1344"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1344"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="rdy">
																							<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1329"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1344"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_resetl">
																					<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1329"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1329"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1344"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1345"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1345"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1345"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_ld">
														<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="139"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="CONCAT">
														<VALUE1>
															<EXPRESSION operator="CONCAT">
																<VALUE1>
																	<IDENTIFIER name="core_sm_kregi_load">
																		<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1349"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_sm_jrego_load">
																		<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1349"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1349"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_sm_jregi_load">
																<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1349"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1349"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="1349"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_alu_outl" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_kreg">
														<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="113"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_krg_ido">
														<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="41"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="41"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_add_sub">
														<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="194"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_ctl">
																<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="0"/>
														</INDEX>
														<CODE_INFO column_number="26" file="verilog/m6502alu.v" line_number="194"/>
													</MEMBER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="26" file="verilog/m6502alu.v" line_number="194"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_sign_ext">
														<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="184"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="CONCAT">
														<VALUE1>
															<EXPRESSION operator="CONCAT">
																<VALUE1>
																	<EXPRESSION operator="CONCAT">
																		<VALUE1>
																			<EXPRESSION operator="CONCAT">
																				<VALUE1>
																					<EXPRESSION operator="CONCAT">
																						<VALUE1>
																							<EXPRESSION operator="CONCAT">
																								<VALUE1>
																									<EXPRESSION operator="CONCAT">
																										<VALUE1>
																											<MEMBER>
																												<PREFIX>
																													<IDENTIFIER name="core_alu_kreg">
																														<CODE_INFO column_number="31" file="verilog/m6502alu.v" line_number="184"/>
																													</IDENTIFIER>
																												</PREFIX>
																												<INDEX>
																													<INTVAL value="7"/>
																												</INDEX>
																												<CODE_INFO column_number="31" file="verilog/m6502alu.v" line_number="184"/>
																											</MEMBER>
																										</VALUE1>
																										<VALUE2>
																											<MEMBER>
																												<PREFIX>
																													<IDENTIFIER name="core_alu_kreg">
																														<CODE_INFO column_number="39" file="verilog/m6502alu.v" line_number="184"/>
																													</IDENTIFIER>
																												</PREFIX>
																												<INDEX>
																													<INTVAL value="7"/>
																												</INDEX>
																												<CODE_INFO column_number="39" file="verilog/m6502alu.v" line_number="184"/>
																											</MEMBER>
																										</VALUE2>
																										<CODE_INFO column_number="39" file="verilog/m6502alu.v" line_number="184"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<MEMBER>
																										<PREFIX>
																											<IDENTIFIER name="core_alu_kreg">
																												<CODE_INFO column_number="48" file="verilog/m6502alu.v" line_number="184"/>
																											</IDENTIFIER>
																										</PREFIX>
																										<INDEX>
																											<INTVAL value="7"/>
																										</INDEX>
																										<CODE_INFO column_number="48" file="verilog/m6502alu.v" line_number="184"/>
																									</MEMBER>
																								</VALUE2>
																								<CODE_INFO column_number="48" file="verilog/m6502alu.v" line_number="184"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<MEMBER>
																								<PREFIX>
																									<IDENTIFIER name="core_alu_kreg">
																										<CODE_INFO column_number="57" file="verilog/m6502alu.v" line_number="184"/>
																									</IDENTIFIER>
																								</PREFIX>
																								<INDEX>
																									<INTVAL value="7"/>
																								</INDEX>
																								<CODE_INFO column_number="57" file="verilog/m6502alu.v" line_number="184"/>
																							</MEMBER>
																						</VALUE2>
																						<CODE_INFO column_number="57" file="verilog/m6502alu.v" line_number="184"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_alu_kreg">
																								<CODE_INFO column_number="66" file="verilog/m6502alu.v" line_number="184"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="7"/>
																						</INDEX>
																						<CODE_INFO column_number="66" file="verilog/m6502alu.v" line_number="184"/>
																					</MEMBER>
																				</VALUE2>
																				<CODE_INFO column_number="66" file="verilog/m6502alu.v" line_number="184"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_kreg">
																						<CODE_INFO column_number="75" file="verilog/m6502alu.v" line_number="184"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="7"/>
																				</INDEX>
																				<CODE_INFO column_number="75" file="verilog/m6502alu.v" line_number="184"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="75" file="verilog/m6502alu.v" line_number="184"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_kreg">
																				<CODE_INFO column_number="84" file="verilog/m6502alu.v" line_number="184"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="7"/>
																		</INDEX>
																		<CODE_INFO column_number="84" file="verilog/m6502alu.v" line_number="184"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="84" file="verilog/m6502alu.v" line_number="184"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<BITVECTORVAL VALUE="1">
																<TYPE>
																	<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																		<RANGE direction="DOWNTO">
																			<LEFTBOUND>
																				<INTVAL value="0"/>
																			</LEFTBOUND>
																			<RIGHTBOUND>
																				<INTVAL value="0"/>
																			</RIGHTBOUND>
																		</RANGE>
																	</BITVECTOR>
																</TYPE>
															</BITVECTORVAL>
														</VALUE2>
														<CODE_INFO column_number="91" file="verilog/m6502alu.v" line_number="184"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="92" file="verilog/m6502alu.v" line_number="184"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_add_cin">
														<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="200"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_ctl">
																<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="4"/>
														</INDEX>
														<CODE_INFO column_number="26" file="verilog/m6502alu.v" line_number="200"/>
													</MEMBER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="26" file="verilog/m6502alu.v" line_number="200"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_add_b">
														<CODE_INFO column_number="13" file="verilog/m6502alu.v" line_number="148"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="7"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="6"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="148"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="1"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="34" file="verilog/m6502alu.v" line_number="148"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="00000000">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="7"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<SLICE>
																					<PREFIX>
																						<IDENTIFIER name="core_alu_ctl">
																							<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																						</IDENTIFIER>
																					</PREFIX>
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="7"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="6"/>
																						</RIGHTBOUND>
																					</RANGE>
																					<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="149"/>
																				</SLICE>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="1"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="149"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<IDENTIFIER name="core_alu_sign_ext">
																			<CODE_INFO column_number="31" file="verilog/m6502alu.v" line_number="149"/>
																		</IDENTIFIER>
																	</VALUE>
																	<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
																</ALT>
																<DEFAULT>
																	<WHEN logicTernary="true">
																		<ALT>
																			<CONDITION>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<SLICE>
																							<PREFIX>
																								<IDENTIFIER name="core_alu_ctl">
																									<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="6"/>
																								</RIGHTBOUND>
																							</RANGE>
																							<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="150"/>
																						</SLICE>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="150"/>
																				</EXPRESSION>
																			</CONDITION>
																			<VALUE>
																				<IDENTIFIER name="core_alu_kreg">
																					<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="150"/>
																				</IDENTIFIER>
																			</VALUE>
																			<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
																		</ALT>
																		<DEFAULT>
																			<WHEN logicTernary="true">
																				<ALT>
																					<CONDITION>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<SLICE>
																									<PREFIX>
																										<IDENTIFIER name="core_alu_ctl">
																											<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="6"/>
																										</RIGHTBOUND>
																									</RANGE>
																									<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="151"/>
																								</SLICE>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="1"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="151"/>
																						</EXPRESSION>
																					</CONDITION>
																					<VALUE>
																						<IDENTIFIER name="core_alu_kreg">
																							<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="151"/>
																						</IDENTIFIER>
																					</VALUE>
																					<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
																				</ALT>
																				<DEFAULT>
																					<BITVECTORVAL VALUE="XXXXXXXX">
																						<TYPE>
																							<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="7"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</BITVECTORVAL>
																				</DEFAULT>
																				<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
																			</WHEN>
																		</DEFAULT>
																		<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
																	</WHEN>
																</DEFAULT>
																<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="152"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_sub_v">
														<CODE_INFO column_number="13" file="verilog/addsub8.v" line_number="34"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="CONCAT">
														<VALUE1>
															<EXPRESSION operator="CONCAT">
																<VALUE1>
																	<EXPRESSION operator="CONCAT">
																		<VALUE1>
																			<EXPRESSION operator="CONCAT">
																				<VALUE1>
																					<EXPRESSION operator="CONCAT">
																						<VALUE1>
																							<EXPRESSION operator="CONCAT">
																								<VALUE1>
																									<EXPRESSION operator="CONCAT">
																										<VALUE1>
																											<IDENTIFIER name="core_alu_add_sub">
																												<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="120"/>
																											</IDENTIFIER>
																										</VALUE1>
																										<VALUE2>
																											<IDENTIFIER name="core_alu_add_sub">
																												<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="120"/>
																											</IDENTIFIER>
																										</VALUE2>
																										<CODE_INFO column_number="28" file="verilog/addsub8.v" line_number="34"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<IDENTIFIER name="core_alu_add_sub">
																										<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="120"/>
																									</IDENTIFIER>
																								</VALUE2>
																								<CODE_INFO column_number="33" file="verilog/addsub8.v" line_number="34"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<IDENTIFIER name="core_alu_add_sub">
																								<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="120"/>
																							</IDENTIFIER>
																						</VALUE2>
																						<CODE_INFO column_number="38" file="verilog/addsub8.v" line_number="34"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<IDENTIFIER name="core_alu_add_sub">
																						<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="120"/>
																					</IDENTIFIER>
																				</VALUE2>
																				<CODE_INFO column_number="43" file="verilog/addsub8.v" line_number="34"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_add_sub">
																				<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="120"/>
																			</IDENTIFIER>
																		</VALUE2>
																		<CODE_INFO column_number="48" file="verilog/addsub8.v" line_number="34"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_add_sub">
																		<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="120"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="53" file="verilog/addsub8.v" line_number="34"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_add_sub">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="120"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="58" file="verilog/addsub8.v" line_number="34"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="59" file="verilog/addsub8.v" line_number="34"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_jreg">
														<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="109"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_jrg_ido">
														<CODE_INFO column_number="14" file="verilog/rg8l2.v" line_number="36"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="14" file="verilog/rg8l2.v" line_number="36"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_cry_partial0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_add_cin">
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="117"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="18" file="verilog/add4rpl.v" line_number="27"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_b_sub">
														<CODE_INFO column_number="13" file="verilog/addsub8.v" line_number="35"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<IDENTIFIER name="core_alu_add_b">
																<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="116"/>
															</IDENTIFIER>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_sub_v">
																<CODE_INFO column_number="21" file="verilog/addsub8.v" line_number="35"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="21" file="verilog/addsub8.v" line_number="35"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="21" file="verilog/addsub8.v" line_number="35"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_cry_partial1"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_adder_b_sub">
																								<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_jreg">
																								<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="28"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_jreg">
																								<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_adder_addl_cry_partial0"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_adder_addl_cry_partial0"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_cry_partial2"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_adder_b_sub">
																								<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_jreg">
																								<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="29"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_jreg">
																								<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_adder_addl_cry_partial1"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_adder_addl_cry_partial1"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_cry_partial3"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_adder_b_sub">
																								<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_jreg">
																								<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="30"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_jreg">
																								<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_adder_addl_cry_partial2"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="2"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_adder_addl_cry_partial2"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_cout4l">
														<CODE_INFO column_number="14" file="verilog/addsub8.v" line_number="52"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_adder_b_sub">
																								<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="22" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_jreg">
																								<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="17" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="22" file="verilog/add4rpl.v" line_number="31"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_jreg">
																								<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_adder_addl_cry_partial3"/>
																		</VALUE2>
																		<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="3"/>
																		</INDEX>
																		<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_adder_addl_cry_partial3"/>
																</VALUE2>
																<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_cry_partial0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_cout4l">
														<CODE_INFO column_number="13" file="verilog/addsub8.v" line_number="45"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="18" file="verilog/add4rpl.v" line_number="27"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_cry_partial1"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="4"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="4"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="28"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="4"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_adder_addh_cry_partial0"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_adder_b_sub">
																				<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="4"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_adder_addh_cry_partial0"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_cry_partial2"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="5"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="5"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="29"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="5"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_adder_addh_cry_partial1"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_adder_b_sub">
																				<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="5"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_adder_addh_cry_partial1"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_cry_partial3"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="6"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="6"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="30"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="6"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_adder_addh_cry_partial2"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_adder_b_sub">
																				<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="6"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_adder_addh_cry_partial2"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_sum_partial3"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="3"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="26"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="3"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="26"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="26"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_addl_cry_partial3"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="26"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="26"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_sum_partial2"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="2"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="25"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="2"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="25"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="25"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_addl_cry_partial2"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="25"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="25"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_sum_partial1"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="24"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="24"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="24"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_addl_cry_partial1"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="24"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="24"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_sum_partial0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="50"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="23"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="23"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="23"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_addl_cry_partial0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="23"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="23"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_sum_partial3"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_adder_b_sub">
																				<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="7"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="26"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_jreg">
																				<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="7"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="26"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="26"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_addh_cry_partial3"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="26"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="26"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_sum_partial2"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_adder_b_sub">
																				<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="6"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="25"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_jreg">
																				<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="6"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="25"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="25"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_addh_cry_partial2"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="25"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="25"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_sum_partial1"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_adder_b_sub">
																				<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="5"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="24"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_jreg">
																				<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="5"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="24"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="24"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_addh_cry_partial1"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="24"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="24"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_sum_partial0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_adder_b_sub">
																				<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="4"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="23"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_jreg">
																				<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="4"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="23"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="23"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_adder_addh_cry_partial0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="23"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="23"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_add_cout4">
														<CODE_INFO column_number="18" file="verilog/m6502alu.v" line_number="118"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_cout4l">
														<CODE_INFO column_number="20" file="verilog/addsub8.v" line_number="41"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="20" file="verilog/addsub8.v" line_number="41"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_en">
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="179"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_ctl">
																<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="3"/>
														</INDEX>
														<CODE_INFO column_number="25" file="verilog/m6502alu.v" line_number="179"/>
													</MEMBER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="25" file="verilog/m6502alu.v" line_number="179"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_add_out">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="121"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="1"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="24"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_sum_partial1"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_add_out">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="121"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="4"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="23"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_sum_partial0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_add_out">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="121"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="7"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="26"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_sum_partial3"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_add_out">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="121"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="3"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="26"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_sum_partial3"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_add_out">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="121"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="2"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="25"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_sum_partial2"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_add_out">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="121"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="5"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="24"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_sum_partial1"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_add_out">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="121"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="6"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="25"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addh_sum_partial2"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_add_out">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="121"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="0"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="23"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_adder_addl_sum_partial0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_lo_adj">
														<CODE_INFO column_number="14" file="verilog/bcd_adj.v" line_number="39"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="~">
																				<VALUE1>
																					<EXPRESSION operator="&amp;">
																						<VALUE1>
																							<EXPRESSION operator="~">
																								<VALUE1>
																									<MEMBER>
																										<PREFIX>
																											<IDENTIFIER name="core_alu_add_out">
																												<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																											</IDENTIFIER>
																										</PREFIX>
																										<INDEX>
																											<INTVAL value="1"/>
																										</INDEX>
																										<CODE_INFO column_number="32" file="verilog/bcd_adj.v" line_number="40"/>
																									</MEMBER>
																								</VALUE1>
																								<CODE_INFO column_number="32" file="verilog/bcd_adj.v" line_number="40"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="~">
																								<VALUE1>
																									<MEMBER>
																										<PREFIX>
																											<IDENTIFIER name="core_alu_add_out">
																												<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																											</IDENTIFIER>
																										</PREFIX>
																										<INDEX>
																											<INTVAL value="2"/>
																										</INDEX>
																										<CODE_INFO column_number="22" file="verilog/bcd_adj.v" line_number="40"/>
																									</MEMBER>
																								</VALUE1>
																								<CODE_INFO column_number="22" file="verilog/bcd_adj.v" line_number="40"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="32" file="verilog/bcd_adj.v" line_number="40"/>
																					</EXPRESSION>
																				</VALUE1>
																				<CODE_INFO column_number="32" file="verilog/bcd_adj.v" line_number="40"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="40"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="33" file="verilog/bcd_adj.v" line_number="40"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_add_cout4">
																		<CODE_INFO column_number="17" file="verilog/m6502alu.v" line_number="131"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="33" file="verilog/bcd_adj.v" line_number="40"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<EXPRESSION operator="~">
																		<VALUE1>
																			<IDENTIFIER name="core_alu_add_sub">
																				<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="134"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<CODE_INFO column_number="26" file="verilog/bcd_adj.v" line_number="39"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_en">
																		<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="130"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="26" file="verilog/bcd_adj.v" line_number="39"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="34" file="verilog/bcd_adj.v" line_number="40"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="34" file="verilog/bcd_adj.v" line_number="40"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_lo_adj_sub">
														<CODE_INFO column_number="18" file="verilog/bcd_adj.v" line_number="47"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<IDENTIFIER name="core_alu_add_sub">
																		<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="134"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_en">
																		<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="130"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="29" file="verilog/bcd_adj.v" line_number="47"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="~">
																<VALUE1>
																	<IDENTIFIER name="core_alu_add_cout4">
																		<CODE_INFO column_number="17" file="verilog/m6502alu.v" line_number="131"/>
																	</IDENTIFIER>
																</VALUE1>
																<CODE_INFO column_number="35" file="verilog/bcd_adj.v" line_number="47"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="35" file="verilog/bcd_adj.v" line_number="47"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="35" file="verilog/bcd_adj.v" line_number="47"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_b_partial1"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<IDENTIFIER name="core_alu_bcd_lo_adj_sub">
																			<CODE_INFO column_number="26" file="verilog/bcd_adj.v" line_number="62"/>
																		</IDENTIFIER>
																	</VALUE1>
																	<VALUE2>
																		<BITVAL value="1">
																			<TYPE>
																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																			</TYPE>
																		</BITVAL>
																	</VALUE2>
																	<CODE_INFO column_number="32" file="verilog/bcd_adj.v" line_number="62"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="1010">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="3"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="64"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_alu_bcd_lo_adj">
																					<CODE_INFO column_number="9" file="verilog/bcd_adj.v" line_number="63"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="15" file="verilog/bcd_adj.v" line_number="63"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<BITVECTORVAL VALUE="0110">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE>
																	<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="64"/>
																</ALT>
																<DEFAULT>
																	<BITVECTORVAL VALUE="0000">
																		<TYPE>
																			<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																				<RANGE direction="DOWNTO">
																					<LEFTBOUND>
																						<INTVAL value="3"/>
																					</LEFTBOUND>
																					<RIGHTBOUND>
																						<INTVAL value="0"/>
																					</RIGHTBOUND>
																				</RANGE>
																			</BITVECTOR>
																		</TYPE>
																	</BITVECTORVAL>
																</DEFAULT>
																<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="64"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="64"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="64"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_cry_partial1_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_add_out">
																								<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="28"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_add_out">
																								<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_bcd_addl_cry_partial0_0"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_addl_cry_partial0_0"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_cry_partial2_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_add_out">
																								<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="29"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_add_out">
																								<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_bcd_addl_cry_partial1_0"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_addl_cry_partial1_0"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_cry_partial3_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_add_out">
																								<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="30"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_add_out">
																								<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_bcd_addl_cry_partial2_0"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="2"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_addl_cry_partial2_0"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_cout4">
														<CODE_INFO column_number="13" file="verilog/bcd_adj.v" line_number="81"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="22" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_add_out">
																								<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="17" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="22" file="verilog/add4rpl.v" line_number="31"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_add_out">
																								<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																							</IDENTIFIER>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_bcd_addl_cry_partial3_0"/>
																		</VALUE2>
																		<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="3"/>
																		</INDEX>
																		<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_addl_cry_partial3_0"/>
																</VALUE2>
																<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_add_cout">
														<CODE_INFO column_number="17" file="verilog/m6502alu.v" line_number="119"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_adder_b_sub">
																						<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="7"/>
																				</INDEX>
																				<CODE_INFO column_number="22" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="7"/>
																				</INDEX>
																				<CODE_INFO column_number="17" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="22" file="verilog/add4rpl.v" line_number="31"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_jreg">
																						<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="115"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="7"/>
																				</INDEX>
																				<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_adder_addh_cry_partial3"/>
																		</VALUE2>
																		<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="34" file="verilog/add4rpl.v" line_number="31"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_adder_b_sub">
																				<CODE_INFO column_number="15" file="verilog/addsub8.v" line_number="44"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="7"/>
																		</INDEX>
																		<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_adder_addh_cry_partial3"/>
																</VALUE2>
																<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="46" file="verilog/add4rpl.v" line_number="31"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_cin4l">
														<CODE_INFO column_number="13" file="verilog/bcd_adj.v" line_number="67"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="~">
																<VALUE1>
																	<IDENTIFIER name="core_alu_bcd_lo_adj_sub">
																		<CODE_INFO column_number="31" file="verilog/bcd_adj.v" line_number="67"/>
																	</IDENTIFIER>
																</VALUE1>
																<CODE_INFO column_number="31" file="verilog/bcd_adj.v" line_number="67"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_cout4">
																<CODE_INFO column_number="19" file="verilog/bcd_adj.v" line_number="67"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/bcd_adj.v" line_number="67"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/bcd_adj.v" line_number="67"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_hi_adj">
														<CODE_INFO column_number="14" file="verilog/bcd_adj.v" line_number="49"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="~">
																				<VALUE1>
																					<EXPRESSION operator="|">
																						<VALUE1>
																							<EXPRESSION operator="&amp;">
																								<VALUE1>
																									<EXPRESSION operator="&amp;">
																										<VALUE1>
																											<EXPRESSION operator="&amp;">
																												<VALUE1>
																													<EXPRESSION operator="~">
																														<VALUE1>
																															<MEMBER>
																																<PREFIX>
																																	<IDENTIFIER name="core_alu_add_out">
																																		<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																																	</IDENTIFIER>
																																</PREFIX>
																																<INDEX>
																																	<INTVAL value="6"/>
																																</INDEX>
																																<CODE_INFO column_number="37" file="verilog/bcd_adj.v" line_number="51"/>
																															</MEMBER>
																														</VALUE1>
																														<CODE_INFO column_number="37" file="verilog/bcd_adj.v" line_number="51"/>
																													</EXPRESSION>
																												</VALUE1>
																												<VALUE2>
																													<IDENTIFIER name="core_alu_bcd_cout4">
																														<CODE_INFO column_number="27" file="verilog/bcd_adj.v" line_number="51"/>
																													</IDENTIFIER>
																												</VALUE2>
																												<CODE_INFO column_number="37" file="verilog/bcd_adj.v" line_number="51"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<EXPRESSION operator="~">
																												<VALUE1>
																													<MEMBER>
																														<PREFIX>
																															<IDENTIFIER name="core_alu_add_out">
																																<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																															</IDENTIFIER>
																														</PREFIX>
																														<INDEX>
																															<INTVAL value="5"/>
																														</INDEX>
																														<CODE_INFO column_number="47" file="verilog/bcd_adj.v" line_number="51"/>
																													</MEMBER>
																												</VALUE1>
																												<CODE_INFO column_number="47" file="verilog/bcd_adj.v" line_number="51"/>
																											</EXPRESSION>
																										</VALUE2>
																										<CODE_INFO column_number="47" file="verilog/bcd_adj.v" line_number="51"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<EXPRESSION operator="~">
																										<VALUE1>
																											<MEMBER>
																												<PREFIX>
																													<IDENTIFIER name="core_alu_add_out">
																														<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																													</IDENTIFIER>
																												</PREFIX>
																												<INDEX>
																													<INTVAL value="4"/>
																												</INDEX>
																												<CODE_INFO column_number="57" file="verilog/bcd_adj.v" line_number="51"/>
																											</MEMBER>
																										</VALUE1>
																										<CODE_INFO column_number="57" file="verilog/bcd_adj.v" line_number="51"/>
																									</EXPRESSION>
																								</VALUE2>
																								<CODE_INFO column_number="57" file="verilog/bcd_adj.v" line_number="51"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="&amp;">
																								<VALUE1>
																									<EXPRESSION operator="&amp;">
																										<VALUE1>
																											<EXPRESSION operator="~">
																												<VALUE1>
																													<MEMBER>
																														<PREFIX>
																															<IDENTIFIER name="core_alu_add_out">
																																<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																															</IDENTIFIER>
																														</PREFIX>
																														<INDEX>
																															<INTVAL value="6"/>
																														</INDEX>
																														<CODE_INFO column_number="11" file="verilog/bcd_adj.v" line_number="51"/>
																													</MEMBER>
																												</VALUE1>
																												<CODE_INFO column_number="11" file="verilog/bcd_adj.v" line_number="51"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<EXPRESSION operator="~">
																												<VALUE1>
																													<IDENTIFIER name="core_alu_bcd_cout4">
																														<CODE_INFO column_number="19" file="verilog/bcd_adj.v" line_number="50"/>
																													</IDENTIFIER>
																												</VALUE1>
																												<CODE_INFO column_number="19" file="verilog/bcd_adj.v" line_number="50"/>
																											</EXPRESSION>
																										</VALUE2>
																										<CODE_INFO column_number="11" file="verilog/bcd_adj.v" line_number="51"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<EXPRESSION operator="~">
																										<VALUE1>
																											<MEMBER>
																												<PREFIX>
																													<IDENTIFIER name="core_alu_add_out">
																														<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																													</IDENTIFIER>
																												</PREFIX>
																												<INDEX>
																													<INTVAL value="5"/>
																												</INDEX>
																												<CODE_INFO column_number="21" file="verilog/bcd_adj.v" line_number="51"/>
																											</MEMBER>
																										</VALUE1>
																										<CODE_INFO column_number="21" file="verilog/bcd_adj.v" line_number="51"/>
																									</EXPRESSION>
																								</VALUE2>
																								<CODE_INFO column_number="21" file="verilog/bcd_adj.v" line_number="51"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="57" file="verilog/bcd_adj.v" line_number="51"/>
																					</EXPRESSION>
																				</VALUE1>
																				<CODE_INFO column_number="57" file="verilog/bcd_adj.v" line_number="51"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="7"/>
																				</INDEX>
																				<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="50"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="58" file="verilog/bcd_adj.v" line_number="51"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_add_cout">
																		<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="132"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="58" file="verilog/bcd_adj.v" line_number="51"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<EXPRESSION operator="~">
																		<VALUE1>
																			<IDENTIFIER name="core_alu_add_sub">
																				<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="134"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<CODE_INFO column_number="26" file="verilog/bcd_adj.v" line_number="49"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_en">
																		<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="130"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="26" file="verilog/bcd_adj.v" line_number="49"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="59" file="verilog/bcd_adj.v" line_number="51"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="59" file="verilog/bcd_adj.v" line_number="51"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_hi_adj_sub">
														<CODE_INFO column_number="18" file="verilog/bcd_adj.v" line_number="57"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<IDENTIFIER name="core_alu_add_sub">
																		<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="134"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_en">
																		<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="130"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="29" file="verilog/bcd_adj.v" line_number="57"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="~">
																<VALUE1>
																	<IDENTIFIER name="core_alu_add_cout">
																		<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="132"/>
																	</IDENTIFIER>
																</VALUE1>
																<CODE_INFO column_number="35" file="verilog/bcd_adj.v" line_number="57"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="35" file="verilog/bcd_adj.v" line_number="57"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="35" file="verilog/bcd_adj.v" line_number="57"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_cry_partial0_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_cin4l">
														<CODE_INFO column_number="12" file="verilog/bcd_adj.v" line_number="73"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="18" file="verilog/add4rpl.v" line_number="27"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_b_partial0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<IDENTIFIER name="core_alu_bcd_hi_adj_sub">
																			<CODE_INFO column_number="26" file="verilog/bcd_adj.v" line_number="58"/>
																		</IDENTIFIER>
																	</VALUE1>
																	<VALUE2>
																		<BITVAL value="1">
																			<TYPE>
																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																			</TYPE>
																		</BITVAL>
																	</VALUE2>
																	<CODE_INFO column_number="32" file="verilog/bcd_adj.v" line_number="58"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="1010">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="7"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="4"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="60"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_alu_bcd_hi_adj">
																					<CODE_INFO column_number="9" file="verilog/bcd_adj.v" line_number="59"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="15" file="verilog/bcd_adj.v" line_number="59"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<BITVECTORVAL VALUE="0110">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="7"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="4"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE>
																	<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="60"/>
																</ALT>
																<DEFAULT>
																	<BITVECTORVAL VALUE="0000">
																		<TYPE>
																			<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																				<RANGE direction="DOWNTO">
																					<LEFTBOUND>
																						<INTVAL value="7"/>
																					</LEFTBOUND>
																					<RIGHTBOUND>
																						<INTVAL value="4"/>
																					</RIGHTBOUND>
																				</RANGE>
																			</BITVECTOR>
																		</TYPE>
																	</BITVECTORVAL>
																</DEFAULT>
																<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="60"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="60"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="60"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial3"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="10"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="8"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="29" file="verilog/m6502alu.v" line_number="168"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="011">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="168"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="169"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="169"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="169"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial2"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="10"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="8"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="29" file="verilog/m6502alu.v" line_number="166"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="010">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="166"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="167"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="167"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="167"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial1"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="10"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="8"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="29" file="verilog/m6502alu.v" line_number="164"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="001">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="164"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="165"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="165"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="165"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="10"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="8"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="29" file="verilog/m6502alu.v" line_number="162"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="000">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="162"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="163"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="163"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="163"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_cry_partial1_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="4"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="0"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="28"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="4"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_bcd_addh_cry_partial0_0"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="28"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_addh_cry_partial0_0"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="28"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial7"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="10"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="8"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="29" file="verilog/m6502alu.v" line_number="176"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="111">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="176"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="177"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="177"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="177"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial6"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="10"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="8"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="29" file="verilog/m6502alu.v" line_number="174"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="110">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="174"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="175"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="175"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="175"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial5"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="10"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="8"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="29" file="verilog/m6502alu.v" line_number="172"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="172"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="173"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="173"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="173"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial4"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="10"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="8"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="29" file="verilog/m6502alu.v" line_number="170"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="100">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/m6502alu.v" line_number="170"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="171"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="171"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/m6502alu.v" line_number="171"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_cry_partial2_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="5"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="1"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="29"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="5"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_bcd_addh_cry_partial1_0"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="29"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_addh_cry_partial1_0"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="29"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_dcd">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="174"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="6"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="174"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial6"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_dcd">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="164"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="1"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="164"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial1"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_dcd">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="172"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="5"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="172"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial5"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_dcd">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="170"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="4"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="170"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial4"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_dcd">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="162"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="0"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="162"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_dcd">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="168"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="3"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="168"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial3"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_dcd">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="166"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="2"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="166"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial2"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_dcd">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="176"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="7"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="176"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_dcd_partial7"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_cry_partial3_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="6"/>
																				</INDEX>
																				<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<MEMBER>
																				<PREFIX>
																					<CAST>
																						<VALUE>
																							<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																						</VALUE>
																						<TYPE>
																							<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="3"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</CAST>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="30"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="6"/>
																				</INDEX>
																				<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_alu_bcd_addh_cry_partial2_0"/>
																		</VALUE2>
																		<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="36" file="verilog/add4rpl.v" line_number="30"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="2"/>
																		</INDEX>
																		<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_alu_bcd_addh_cry_partial2_0"/>
																</VALUE2>
																<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="48" file="verilog/add4rpl.v" line_number="30"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_log_b_preinv">
														<CODE_INFO column_number="20" file="verilog/m6502alu.v" line_number="154"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="7"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="6"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="34" file="verilog/m6502alu.v" line_number="154"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="1"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="41" file="verilog/m6502alu.v" line_number="154"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="00000000">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="7"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<SLICE>
																					<PREFIX>
																						<IDENTIFIER name="core_alu_ctl">
																							<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																						</IDENTIFIER>
																					</PREFIX>
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="7"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="6"/>
																						</RIGHTBOUND>
																					</RANGE>
																					<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="155"/>
																				</SLICE>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="1"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="155"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<IDENTIFIER name="core_alu_dcd">
																			<CODE_INFO column_number="26" file="verilog/m6502alu.v" line_number="155"/>
																		</IDENTIFIER>
																	</VALUE>
																	<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
																</ALT>
																<DEFAULT>
																	<WHEN logicTernary="true">
																		<ALT>
																			<CONDITION>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<SLICE>
																							<PREFIX>
																								<IDENTIFIER name="core_alu_ctl">
																									<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="6"/>
																								</RIGHTBOUND>
																							</RANGE>
																							<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="156"/>
																						</SLICE>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="156"/>
																				</EXPRESSION>
																			</CONDITION>
																			<VALUE>
																				<IDENTIFIER name="core_alu_kreg">
																					<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="156"/>
																				</IDENTIFIER>
																			</VALUE>
																			<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
																		</ALT>
																		<DEFAULT>
																			<WHEN logicTernary="true">
																				<ALT>
																					<CONDITION>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<SLICE>
																									<PREFIX>
																										<IDENTIFIER name="core_alu_ctl">
																											<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="6"/>
																										</RIGHTBOUND>
																									</RANGE>
																									<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="157"/>
																								</SLICE>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="1"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="157"/>
																						</EXPRESSION>
																					</CONDITION>
																					<VALUE>
																						<IDENTIFIER name="core_alu_kreg">
																							<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="157"/>
																						</IDENTIFIER>
																					</VALUE>
																					<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
																				</ALT>
																				<DEFAULT>
																					<BITVECTORVAL VALUE="XXXXXXXX">
																						<TYPE>
																							<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																								<RANGE direction="DOWNTO">
																									<LEFTBOUND>
																										<INTVAL value="7"/>
																									</LEFTBOUND>
																									<RIGHTBOUND>
																										<INTVAL value="0"/>
																									</RIGHTBOUND>
																								</RANGE>
																							</BITVECTOR>
																						</TYPE>
																					</BITVECTORVAL>
																				</DEFAULT>
																				<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
																			</WHEN>
																		</DEFAULT>
																		<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
																	</WHEN>
																</DEFAULT>
																<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="5" file="verilog/m6502alu.v" line_number="158"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_log_ctl">
														<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="198"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<CAST>
														<VALUE>
															<IDENTIFIER name="core_alu_ctl">
																<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
															</IDENTIFIER>
														</VALUE>
														<TYPE>
															<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																<RANGE direction="DOWNTO">
																	<LEFTBOUND>
																		<INTVAL value="2"/>
																	</LEFTBOUND>
																	<RIGHTBOUND>
																		<INTVAL value="0"/>
																	</RIGHTBOUND>
																</RANGE>
															</BITVECTOR>
														</TYPE>
													</CAST>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="28" file="verilog/m6502alu.v" line_number="198"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_sum_partial3_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_add_out">
																				<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="7"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="26"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="3"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="26"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="26"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_addh_cry_partial3_0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="26"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="26"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_sum_partial2_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_add_out">
																				<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="6"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="25"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="2"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="25"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="25"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_addh_cry_partial2_0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="25"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="25"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_sum_partial1_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_add_out">
																				<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="5"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="24"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="24"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="24"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_addh_cry_partial1_0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="24"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="24"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_sum_partial0_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_add_out">
																				<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="4"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="23"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_bcd_b_partial0"/>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="23"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="23"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_addh_cry_partial0_0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="23"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="23"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_sum_partial3_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="3"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="26"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="3"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="26"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="26"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_addl_cry_partial3_0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="26"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="26"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_sum_partial2_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="2"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="25"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="2"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="25"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="25"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_addl_cry_partial2_0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="25"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="25"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_log_b">
														<CODE_INFO column_number="13" file="verilog/m6502alu.v" line_number="160"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<MEMBER>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<INDEX>
																				<INTVAL value="11"/>
																			</INDEX>
																			<CODE_INFO column_number="26" file="verilog/m6502alu.v" line_number="160"/>
																		</MEMBER>
																	</VALUE1>
																	<VALUE2>
																		<BITVAL value="1">
																			<TYPE>
																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																			</TYPE>
																		</BITVAL>
																	</VALUE2>
																	<CODE_INFO column_number="32" file="verilog/m6502alu.v" line_number="160"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<EXPRESSION operator="~">
																	<VALUE1>
																		<IDENTIFIER name="core_alu_log_b_preinv">
																			<CODE_INFO column_number="46" file="verilog/m6502alu.v" line_number="160"/>
																		</IDENTIFIER>
																	</VALUE1>
																	<CODE_INFO column_number="46" file="verilog/m6502alu.v" line_number="160"/>
																</EXPRESSION>
															</VALUE>
															<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="161"/>
														</ALT>
														<DEFAULT>
															<IDENTIFIER name="core_alu_log_b_preinv">
																<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="161"/>
															</IDENTIFIER>
														</DEFAULT>
														<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="161"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="161"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_log_cin">
														<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="196"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_add_cin">
														<CODE_INFO column_number="23" file="verilog/m6502alu.v" line_number="196"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="23" file="verilog/m6502alu.v" line_number="196"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_sum_partial1_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="24"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="24"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="24"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_addl_cry_partial1_0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="24"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="24"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_sum_partial0_0"/>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="^">
														<VALUE1>
															<EXPRESSION operator="^">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_bcd_b_partial1"/>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="23"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<MEMBER>
																		<PREFIX>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_alu_add_out">
																						<CODE_INFO column_number="27" file="verilog/m6502alu.v" line_number="128"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="3"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="19" file="verilog/add4rpl.v" line_number="23"/>
																	</MEMBER>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/add4rpl.v" line_number="23"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_alu_bcd_addl_cry_partial0_0"/>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="23"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/add4rpl.v" line_number="23"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_log_out">
														<CODE_INFO column_number="12" file="verilog/m6502alu.v" line_number="127"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<IDENTIFIER name="core_alu_log_ctl">
																			<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="126"/>
																		</IDENTIFIER>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="010">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="22" file="verilog/alu_log.v" line_number="39"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<EXPRESSION operator="CONCAT">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_alu_jreg">
																					<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="122"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="6"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_alu_log_cin">
																					<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="124"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="0"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE2>
																	<CODE_INFO column_number="34" file="verilog/alu_log.v" line_number="39"/>
																</EXPRESSION>
															</VALUE>
															<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_alu_log_ctl">
																					<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="126"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="011">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="2"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="14" file="verilog/alu_log.v" line_number="40"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<EXPRESSION operator="CONCAT">
																			<VALUE1>
																				<IDENTIFIER name="core_alu_log_cin">
																					<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="124"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<SLICE>
																					<PREFIX>
																						<IDENTIFIER name="core_alu_jreg">
																							<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="122"/>
																						</IDENTIFIER>
																					</PREFIX>
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="7"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="1"/>
																						</RIGHTBOUND>
																					</RANGE>
																					<CODE_INFO column_number="26" file="verilog/alu_log.v" line_number="40"/>
																				</SLICE>
																			</VALUE2>
																			<CODE_INFO column_number="26" file="verilog/alu_log.v" line_number="40"/>
																		</EXPRESSION>
																	</VALUE>
																	<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
																</ALT>
																<DEFAULT>
																	<WHEN logicTernary="true">
																		<ALT>
																			<CONDITION>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_alu_log_ctl">
																							<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="126"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="2"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="14" file="verilog/alu_log.v" line_number="41"/>
																				</EXPRESSION>
																			</CONDITION>
																			<VALUE>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<IDENTIFIER name="core_alu_jreg">
																							<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="122"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<IDENTIFIER name="core_alu_log_b">
																							<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="123"/>
																						</IDENTIFIER>
																					</VALUE2>
																					<CODE_INFO column_number="18" file="verilog/alu_log.v" line_number="41"/>
																				</EXPRESSION>
																			</VALUE>
																			<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
																		</ALT>
																		<DEFAULT>
																			<WHEN logicTernary="true">
																				<ALT>
																					<CONDITION>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_alu_log_ctl">
																									<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="126"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="101">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="2"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="14" file="verilog/alu_log.v" line_number="42"/>
																						</EXPRESSION>
																					</CONDITION>
																					<VALUE>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<IDENTIFIER name="core_alu_jreg">
																									<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="122"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<IDENTIFIER name="core_alu_log_b">
																									<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="123"/>
																								</IDENTIFIER>
																							</VALUE2>
																							<CODE_INFO column_number="18" file="verilog/alu_log.v" line_number="42"/>
																						</EXPRESSION>
																					</VALUE>
																					<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
																				</ALT>
																				<DEFAULT>
																					<WHEN logicTernary="true">
																						<ALT>
																							<CONDITION>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_alu_log_ctl">
																											<CODE_INFO column_number="14" file="verilog/m6502alu.v" line_number="126"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="2"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="14" file="verilog/alu_log.v" line_number="43"/>
																								</EXPRESSION>
																							</CONDITION>
																							<VALUE>
																								<EXPRESSION operator="^">
																									<VALUE1>
																										<IDENTIFIER name="core_alu_jreg">
																											<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="122"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<IDENTIFIER name="core_alu_log_b">
																											<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="123"/>
																										</IDENTIFIER>
																									</VALUE2>
																									<CODE_INFO column_number="18" file="verilog/alu_log.v" line_number="43"/>
																								</EXPRESSION>
																							</VALUE>
																							<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
																						</ALT>
																						<DEFAULT>
																							<EXPRESSION operator="&amp;">
																								<VALUE1>
																									<EXPRESSION operator="~">
																										<VALUE1>
																											<IDENTIFIER name="core_alu_jreg">
																												<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="122"/>
																											</IDENTIFIER>
																										</VALUE1>
																										<CODE_INFO column_number="4" file="verilog/alu_log.v" line_number="44"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<IDENTIFIER name="core_alu_log_b">
																										<CODE_INFO column_number="10" file="verilog/m6502alu.v" line_number="123"/>
																									</IDENTIFIER>
																								</VALUE2>
																								<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
																							</EXPRESSION>
																						</DEFAULT>
																						<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
																					</WHEN>
																				</DEFAULT>
																				<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
																			</WHEN>
																		</DEFAULT>
																		<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
																	</WHEN>
																</DEFAULT>
																<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="6" file="verilog/alu_log.v" line_number="44"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_bcd_out">
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="129"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="1"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="24"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_sum_partial1_0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_bcd_out">
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="129"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="0"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="23"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_sum_partial0_0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_bcd_out">
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="129"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="7"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="26"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_sum_partial3_0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_bcd_out">
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="129"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="6"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="25"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_sum_partial2_0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_bcd_out">
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="129"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="4"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="23"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_sum_partial0_0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_bcd_out">
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="129"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="5"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="24"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addh_sum_partial1_0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_bcd_out">
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="129"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="3"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="26"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_sum_partial3_0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<MEMBER>
														<PREFIX>
															<IDENTIFIER name="core_alu_bcd_out">
																<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="129"/>
															</IDENTIFIER>
														</PREFIX>
														<INDEX>
															<INTVAL value="2"/>
														</INDEX>
														<CODE_INFO column_number="14" file="verilog/add4rpl.v" line_number="25"/>
													</MEMBER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_bcd_addl_sum_partial2_0"/>
												</RIGHTHANDSIDE>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_alu_outl">
														<CODE_INFO column_number="16" file="verilog/m6502alu.v" line_number="135"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<MEMBER>
																			<PREFIX>
																				<IDENTIFIER name="core_alu_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<INDEX>
																				<INTVAL value="5"/>
																			</INDEX>
																			<CODE_INFO column_number="28" file="verilog/m6502alu.v" line_number="135"/>
																		</MEMBER>
																	</VALUE1>
																	<VALUE2>
																		<BITVAL value="1">
																			<TYPE>
																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																			</TYPE>
																		</BITVAL>
																	</VALUE2>
																	<CODE_INFO column_number="34" file="verilog/m6502alu.v" line_number="135"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="00000000">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="7"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="9" file="verilog/m6502alu.v" line_number="137"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<SLICE>
																					<PREFIX>
																						<IDENTIFIER name="core_alu_ctl">
																							<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="156"/>
																						</IDENTIFIER>
																					</PREFIX>
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="1"/>
																						</RIGHTBOUND>
																					</RANGE>
																					<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="136"/>
																				</SLICE>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="1"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="22" file="verilog/m6502alu.v" line_number="136"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<IDENTIFIER name="core_alu_bcd_out">
																			<CODE_INFO column_number="30" file="verilog/m6502alu.v" line_number="136"/>
																		</IDENTIFIER>
																	</VALUE>
																	<CODE_INFO column_number="9" file="verilog/m6502alu.v" line_number="137"/>
																</ALT>
																<DEFAULT>
																	<IDENTIFIER name="core_alu_log_out">
																		<CODE_INFO column_number="9" file="verilog/m6502alu.v" line_number="137"/>
																	</IDENTIFIER>
																</DEFAULT>
																<CODE_INFO column_number="9" file="verilog/m6502alu.v" line_number="137"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="9" file="verilog/m6502alu.v" line_number="137"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="9" file="verilog/m6502alu.v" line_number="137"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_alu_outl">
														<CODE_INFO column_number="19" file="verilog/m6502_org.v" line_number="160"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_alu_alu_outl">
														<CODE_INFO column_number="24" file="verilog/m6502alu.v" line_number="139"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="24" file="verilog/m6502alu.v" line_number="139"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_aregl" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_aregl">
														<CODE_INFO column_number="11" file="verilog/m6502_org.v" line_number="163"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_arg_ido">
														<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="41"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="41"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_domux_sel" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1413"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1413"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="7"/>
																									</INDEX>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1413"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="0">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1413"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<CAST>
																									<VALUE>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1413"/>
																										</IDENTIFIER>
																									</VALUE>
																									<TYPE>
																										<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="4"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</CAST>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="4"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1413"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1413"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1413"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11010110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1413"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1413"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1413"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11110110">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1414"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1414"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_bbx_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1536"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1536"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="1111">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1536"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1383"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1383"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1383"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_inx_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1395"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1395"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00001">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1395"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1434"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1434"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1434"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1434"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1434"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1434"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1435"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10010110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1435"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1435"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1435"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10010100">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1435"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1435"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1436"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00110100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1436"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1436"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1436"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01110100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1436"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1436"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_acc_addr">
														<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1404"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="&amp;">
																	<VALUE1>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<MEMBER>
																					<PREFIX>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1404"/>
																						</IDENTIFIER>
																					</PREFIX>
																					<INDEX>
																						<INTVAL value="7"/>
																					</INDEX>
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1404"/>
																				</MEMBER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="0">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1404"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<CAST>
																					<VALUE>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1404"/>
																						</IDENTIFIER>
																					</VALUE>
																					<TYPE>
																						<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="4"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</CAST>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01010">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="4"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="62" file="verilog/op_dcd.v" line_number="1404"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="62" file="verilog/op_dcd.v" line_number="1404"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1405"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1405"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1405"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_rel_addr">
														<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1373"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="1373"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10000000">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1373"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<CAST>
																					<VALUE>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1373"/>
																						</IDENTIFIER>
																					</VALUE>
																					<TYPE>
																						<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="4"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</CAST>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10000">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="4"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1373"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1373"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1374"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1374"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1374"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_stx_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1516"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1516"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10000110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1516"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1516"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10010110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1516"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1516"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1517"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10001110">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1517"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1517"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1518"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1518"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1518"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_sty_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1519"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1519"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10000100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1519"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1519"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10010100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1519"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1519"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1520"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10001100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1520"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1520"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1521"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1521"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1521"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_type1_read"/>
											<PCALL name="hif_cone_core_sm_type2_read"/>
											<PCALL name="hif_cone_core_sm_type3_read"/>
											<PCALL name="hif_cone_core_sm_state"/>
											<PCALL name="hif_cone_core_sm_bit_op"/>
											<PCALL name="hif_cone_core_sm_trb_op"/>
											<PCALL name="hif_cone_core_sm_tsb_op"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_domux_001">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="841"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="841"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10101000">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="841"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="841"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10101010">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="841"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="841"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_type1_read">
																															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="842"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="842"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="842"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="843"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="1"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="843"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="843"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_acc_addr">
																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="842"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="842"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="843"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="843"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_trb_op">
																															<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="844"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="844"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_tsb_op">
																															<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="844"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="844"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="844"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_type2_read">
																													<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="845"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="845"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="845"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="845"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_bit_op">
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="845"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="845"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_type3_read">
																											<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="846"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="846"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="846"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="846"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="847"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="00011010">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="847"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="847"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="00111010">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="847"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="847"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="848"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="1"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="848"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="848"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="848"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="848"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="849"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="2"/>
																							</INDEX>
																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="849"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="849"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="848"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01001000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="848"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="849"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="849"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="001">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="2"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="850"/>
														</ALT>
														<DEFAULT>
															<BITVECTORVAL VALUE="000">
																<TYPE>
																	<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																		<RANGE direction="DOWNTO">
																			<LEFTBOUND>
																				<INTVAL value="2"/>
																			</LEFTBOUND>
																			<RIGHTBOUND>
																				<INTVAL value="0"/>
																			</RIGHTBOUND>
																		</RANGE>
																	</BITVECTOR>
																</TYPE>
															</BITVECTORVAL>
														</DEFAULT>
														<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="850"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="850"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_domux_010">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="852"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="852"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="2"/>
																							</INDEX>
																							<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="852"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="852"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="852"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00001000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="852"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="852"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="853"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="4"/>
																							</INDEX>
																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="853"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="853"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="852"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00000000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="57" file="verilog/op_dcd.v" line_number="852"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="853"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="853"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="010">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="2"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="854"/>
														</ALT>
														<DEFAULT>
															<BITVECTORVAL VALUE="000">
																<TYPE>
																	<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																		<RANGE direction="DOWNTO">
																			<LEFTBOUND>
																				<INTVAL value="2"/>
																			</LEFTBOUND>
																			<RIGHTBOUND>
																				<INTVAL value="0"/>
																			</RIGHTBOUND>
																		</RANGE>
																	</BITVECTOR>
																</TYPE>
															</BITVECTORVAL>
														</DEFAULT>
														<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="854"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="854"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_domux_011">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="856"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<IDENTIFIER name="core_sm_opcode">
																			<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="856"/>
																		</IDENTIFIER>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10111010">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="7"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="856"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="011">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="2"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="857"/>
														</ALT>
														<DEFAULT>
															<BITVECTORVAL VALUE="000">
																<TYPE>
																	<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																		<RANGE direction="DOWNTO">
																			<LEFTBOUND>
																				<INTVAL value="2"/>
																			</LEFTBOUND>
																			<RIGHTBOUND>
																				<INTVAL value="0"/>
																			</RIGHTBOUND>
																		</RANGE>
																	</BITVECTOR>
																</TYPE>
															</BITVECTORVAL>
														</DEFAULT>
														<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="857"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="857"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_abx_3_addr"/>
											<PCALL name="hif_cone_core_sm_abx_rmw_addr"/>
											<PCALL name="hif_cone_core_sm_cpx_op"/>
											<PCALL name="hif_cone_core_sm_abx_1_addr"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_domux_100">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="873"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="|">
																																									<VALUE1>
																																										<EXPRESSION operator="|">
																																											<VALUE1>
																																												<EXPRESSION operator="&amp;">
																																													<VALUE1>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<MEMBER>
																																																	<PREFIX>
																																																		<IDENTIFIER name="core_sm_state">
																																																			<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="873"/>
																																																		</IDENTIFIER>
																																																	</PREFIX>
																																																	<INDEX>
																																																		<INTVAL value="2"/>
																																																	</INDEX>
																																																	<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="873"/>
																																																</MEMBER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="873"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_opcode">
																																																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="873"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVECTORVAL VALUE="11011010">
																																																	<TYPE>
																																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																			<RANGE direction="DOWNTO">
																																																				<LEFTBOUND>
																																																					<INTVAL value="7"/>
																																																				</LEFTBOUND>
																																																				<RIGHTBOUND>
																																																					<INTVAL value="0"/>
																																																				</RIGHTBOUND>
																																																			</RANGE>
																																																		</BITVECTOR>
																																																	</TYPE>
																																																</BITVECTORVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="873"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="873"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="&amp;">
																																													<VALUE1>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_cpx_op">
																																																	<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="873"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="59" file="verilog/op_dcd.v" line_number="873"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_type3_read">
																																																	<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="874"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="874"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="874"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="874"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="&amp;">
																																											<VALUE1>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_stx_op">
																																															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="874"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="874"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_type3_read">
																																															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="875"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="875"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="875"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="875"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_opcode">
																																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="875"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVECTORVAL VALUE="10001010">
																																											<TYPE>
																																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																													<RANGE direction="DOWNTO">
																																														<LEFTBOUND>
																																															<INTVAL value="7"/>
																																														</LEFTBOUND>
																																														<RIGHTBOUND>
																																															<INTVAL value="0"/>
																																														</RIGHTBOUND>
																																													</RANGE>
																																												</BITVECTOR>
																																											</TYPE>
																																										</BITVECTORVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="875"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="875"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_opcode">
																																									<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="876"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVECTORVAL VALUE="10011010">
																																									<TYPE>
																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="0"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</BITVECTORVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="876"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="876"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_opcode">
																																											<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="877"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVECTORVAL VALUE="11001010">
																																											<TYPE>
																																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																													<RANGE direction="DOWNTO">
																																														<LEFTBOUND>
																																															<INTVAL value="7"/>
																																														</LEFTBOUND>
																																														<RIGHTBOUND>
																																															<INTVAL value="0"/>
																																														</RIGHTBOUND>
																																													</RANGE>
																																												</BITVECTOR>
																																											</TYPE>
																																										</BITVECTORVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="877"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_opcode">
																																											<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="877"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVECTORVAL VALUE="11101000">
																																											<TYPE>
																																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																													<RANGE direction="DOWNTO">
																																														<LEFTBOUND>
																																															<INTVAL value="7"/>
																																														</LEFTBOUND>
																																														<RIGHTBOUND>
																																															<INTVAL value="0"/>
																																														</RIGHTBOUND>
																																													</RANGE>
																																												</BITVECTOR>
																																											</TYPE>
																																										</BITVECTORVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="877"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="877"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="878"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="1"/>
																																									</INDEX>
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="878"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="878"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="878"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="878"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="879"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="1"/>
																																							</INDEX>
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="879"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="879"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_opcode">
																																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="878"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVECTORVAL VALUE="01111100">
																																							<TYPE>
																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="0"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																								</BITVECTOR>
																																							</TYPE>
																																						</BITVECTORVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="878"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="879"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="879"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="880"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="1"/>
																																					</INDEX>
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="880"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="880"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_opcode">
																																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="879"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVECTORVAL VALUE="10011110">
																																					<TYPE>
																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="0"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																						</BITVECTOR>
																																					</TYPE>
																																				</BITVECTORVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="879"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="880"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="880"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="881"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="1"/>
																																			</INDEX>
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="881"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="881"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_zpx_rmw_addr">
																																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="880"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="880"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="881"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="881"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="882"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="1"/>
																																	</INDEX>
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="882"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="882"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_abx_rmw_addr">
																																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="881"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="881"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="882"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="882"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="883"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="1"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="883"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="883"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_inx_1_addr">
																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="882"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="882"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="883"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="883"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="884"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="1"/>
																													</INDEX>
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="884"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="884"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_abx_1_addr">
																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="883"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="883"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="884"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="884"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="885"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="1"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="885"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="885"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_abx_3_addr">
																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="884"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="884"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="885"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="885"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="886"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="1"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="886"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="886"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_zpx_1_addr">
																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="885"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="885"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="886"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="886"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="887"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="1"/>
																							</INDEX>
																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="887"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="887"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_zpx_3_addr">
																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="886"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="886"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="887"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="887"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="100">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="2"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="888"/>
														</ALT>
														<DEFAULT>
															<BITVECTORVAL VALUE="000">
																<TYPE>
																	<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																		<RANGE direction="DOWNTO">
																			<LEFTBOUND>
																				<INTVAL value="2"/>
																			</LEFTBOUND>
																			<RIGHTBOUND>
																				<INTVAL value="0"/>
																			</RIGHTBOUND>
																		</RANGE>
																	</BITVECTOR>
																</TYPE>
															</BITVECTORVAL>
														</DEFAULT>
														<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="888"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="888"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_cpy_op"/>
											<PCALL name="hif_cone_core_sm_aby_1_addr"/>
											<PCALL name="hif_cone_core_sm_iny_1_addr"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_domux_101">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="860"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="860"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="2"/>
																																									</INDEX>
																																									<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="860"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="860"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_opcode">
																																									<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="860"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVECTORVAL VALUE="01011010">
																																									<TYPE>
																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="0"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</BITVECTORVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="860"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="860"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_opcode">
																																							<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="860"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVECTORVAL VALUE="10011000">
																																							<TYPE>
																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="0"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																								</BITVECTOR>
																																							</TYPE>
																																						</BITVECTORVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="57" file="verilog/op_dcd.v" line_number="860"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="57" file="verilog/op_dcd.v" line_number="860"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_cpy_op">
																																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="861"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="861"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_type3_read">
																																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="861"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="861"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="861"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="861"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_sty_op">
																																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="862"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="862"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_type3_read">
																																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="862"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="862"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="862"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="862"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_opcode">
																																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="863"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVECTORVAL VALUE="10001000">
																																					<TYPE>
																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="0"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																						</BITVECTOR>
																																					</TYPE>
																																				</BITVECTORVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="863"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_opcode">
																																					<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="863"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVECTORVAL VALUE="11001000">
																																					<TYPE>
																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="0"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																						</BITVECTOR>
																																					</TYPE>
																																				</BITVECTORVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="863"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="863"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="864"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="1"/>
																																			</INDEX>
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="864"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="864"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="864"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="864"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="865"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="1"/>
																																	</INDEX>
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="865"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="865"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_aby_1_addr">
																																	<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="864"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="864"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="865"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="865"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="866"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="2"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="866"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="866"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_iny_1_addr">
																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="865"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="865"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="866"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="866"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="866"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10011000">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="866"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="866"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="867"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="1"/>
																											</INDEX>
																											<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="867"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="867"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="867"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10010110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="867"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="867"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="867"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="868"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="1"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="868"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="868"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="867"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10110110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="867"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="868"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="868"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="869"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="1"/>
																							</INDEX>
																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="869"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="869"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="868"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10111110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="868"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="869"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="869"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="101">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="2"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="870"/>
														</ALT>
														<DEFAULT>
															<BITVECTORVAL VALUE="000">
																<TYPE>
																	<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																		<RANGE direction="DOWNTO">
																			<LEFTBOUND>
																				<INTVAL value="2"/>
																			</LEFTBOUND>
																			<RIGHTBOUND>
																				<INTVAL value="0"/>
																			</RIGHTBOUND>
																		</RANGE>
																	</BITVECTOR>
																</TYPE>
															</BITVECTORVAL>
														</DEFAULT>
														<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="870"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="870"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_domux_110">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="890"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="890"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="2"/>
																											</INDEX>
																											<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="890"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="890"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="890"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="00000000">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="890"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="890"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="891"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="4"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="891"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="891"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_bbx_op">
																											<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="890"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="59" file="verilog/op_dcd.v" line_number="890"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="891"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="891"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="892"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="2"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="892"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="892"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_rel_addr">
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="891"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="891"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="892"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="892"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="893"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="3"/>
																							</INDEX>
																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="893"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="893"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="892"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00100000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="892"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="893"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="893"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="110">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="2"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="894"/>
														</ALT>
														<DEFAULT>
															<BITVECTORVAL VALUE="000">
																<TYPE>
																	<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																		<RANGE direction="DOWNTO">
																			<LEFTBOUND>
																				<INTVAL value="2"/>
																			</LEFTBOUND>
																			<RIGHTBOUND>
																				<INTVAL value="0"/>
																			</RIGHTBOUND>
																		</RANGE>
																	</BITVECTOR>
																</TYPE>
															</BITVECTORVAL>
														</DEFAULT>
														<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="894"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="894"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_domux_111">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="896"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="897"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="3"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="897"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="897"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_bbx_op">
																											<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="896"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="59" file="verilog/op_dcd.v" line_number="896"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="897"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="896"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="3"/>
																											</INDEX>
																											<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="896"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="896"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="896"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="00000000">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="896"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="896"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="897"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="898"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="1"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="898"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="898"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_rel_addr">
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="897"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="897"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="898"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="898"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="899"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="4"/>
																							</INDEX>
																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="899"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="899"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="898"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00100000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="898"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="899"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="899"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="111">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="2"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="900"/>
														</ALT>
														<DEFAULT>
															<BITVECTORVAL VALUE="000">
																<TYPE>
																	<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																		<RANGE direction="DOWNTO">
																			<LEFTBOUND>
																				<INTVAL value="2"/>
																			</LEFTBOUND>
																			<RIGHTBOUND>
																				<INTVAL value="0"/>
																			</RIGHTBOUND>
																		</RANGE>
																	</BITVECTOR>
																</TYPE>
															</BITVECTORVAL>
														</DEFAULT>
														<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="900"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="900"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_domux_sel">
														<CODE_INFO column_number="22" file="verilog/m6502_org.v" line_number="147"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="|">
																		<VALUE1>
																			<EXPRESSION operator="|">
																				<VALUE1>
																					<EXPRESSION operator="|">
																						<VALUE1>
																							<EXPRESSION operator="|">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_domux_001">
																										<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="902"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<IDENTIFIER name="core_sm_domux_010">
																										<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="902"/>
																									</IDENTIFIER>
																								</VALUE2>
																								<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="902"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<IDENTIFIER name="core_sm_domux_011">
																								<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="902"/>
																							</IDENTIFIER>
																						</VALUE2>
																						<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="902"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<IDENTIFIER name="core_sm_domux_100">
																						<CODE_INFO column_number="57" file="verilog/op_dcd.v" line_number="902"/>
																					</IDENTIFIER>
																				</VALUE2>
																				<CODE_INFO column_number="57" file="verilog/op_dcd.v" line_number="902"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_sm_domux_101">
																				<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="903"/>
																			</IDENTIFIER>
																		</VALUE2>
																		<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="903"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_sm_domux_110">
																		<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="903"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="903"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_sm_domux_111">
																<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="903"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="903"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="903"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_drg_idi" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_rg_load"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_drg_idi">
														<CODE_INFO column_number="11" file="verilog/rg8l2.v" line_number="45"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<MEMBER>
																			<PREFIX>
																				<IDENTIFIER name="core_rg_load">
																					<CODE_INFO column_number="17" file="verilog/m6502_org.v" line_number="168"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<INDEX>
																				<INTVAL value="1"/>
																			</INDEX>
																			<CODE_INFO column_number="17" file="verilog/m6502_org.v" line_number="168"/>
																		</MEMBER>
																	</VALUE1>
																	<VALUE2>
																		<BITVAL value="1">
																			<TYPE>
																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																			</TYPE>
																		</BITVAL>
																	</VALUE2>
																	<CODE_INFO column_number="22" file="verilog/rg8l2.v" line_number="45"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<IDENTIFIER name="datai">
																	<CODE_INFO column_number="52" file="verilog/m6502.v" line_number="32"/>
																</IDENTIFIER>
															</VALUE>
															<CODE_INFO column_number="5" file="verilog/rg8l2.v" line_number="46"/>
														</ALT>
														<DEFAULT>
															<IDENTIFIER name="core_dataol">
																<CODE_INFO column_number="13" file="verilog/m6502_org.v" line_number="167"/>
															</IDENTIFIER>
														</DEFAULT>
														<CODE_INFO column_number="5" file="verilog/rg8l2.v" line_number="46"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="5" file="verilog/rg8l2.v" line_number="46"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_drg_ld" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_rg_load"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_drg_ld">
														<CODE_INFO column_number="10" file="verilog/rg8l2.v" line_number="38"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<MEMBER>
																<PREFIX>
																	<IDENTIFIER name="core_rg_load">
																		<CODE_INFO column_number="17" file="verilog/m6502_org.v" line_number="168"/>
																	</IDENTIFIER>
																</PREFIX>
																<INDEX>
																	<INTVAL value="1"/>
																</INDEX>
																<CODE_INFO column_number="17" file="verilog/m6502_org.v" line_number="168"/>
															</MEMBER>
														</VALUE1>
														<VALUE2>
															<MEMBER>
																<PREFIX>
																	<IDENTIFIER name="core_rg_load">
																		<CODE_INFO column_number="17" file="verilog/m6502_org.v" line_number="169"/>
																	</IDENTIFIER>
																</PREFIX>
																<INDEX>
																	<INTVAL value="2"/>
																</INDEX>
																<CODE_INFO column_number="17" file="verilog/m6502_org.v" line_number="169"/>
															</MEMBER>
														</VALUE2>
														<CODE_INFO column_number="18" file="verilog/rg8l2.v" line_number="38"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="18" file="verilog/rg8l2.v" line_number="38"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_pc_cntih" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_pc_ctl"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_pc_cntih">
														<CODE_INFO column_number="13" file="verilog/prog_cnt.v" line_number="73"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="!=">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_pc_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="199"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="6"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="5"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="28" file="verilog/prog_cnt.v" line_number="73"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="1"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="35" file="verilog/prog_cnt.v" line_number="73"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="11111111">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="7"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/prog_cnt.v" line_number="75"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<MEMBER>
																					<PREFIX>
																						<IDENTIFIER name="core_pc_ctl">
																							<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="199"/>
																						</IDENTIFIER>
																					</PREFIX>
																					<INDEX>
																						<INTVAL value="3"/>
																					</INDEX>
																					<CODE_INFO column_number="14" file="verilog/prog_cnt.v" line_number="74"/>
																				</MEMBER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="20" file="verilog/prog_cnt.v" line_number="74"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<IDENTIFIER name="datai">
																			<CODE_INFO column_number="52" file="verilog/m6502.v" line_number="32"/>
																		</IDENTIFIER>
																	</VALUE>
																	<CODE_INFO column_number="7" file="verilog/prog_cnt.v" line_number="75"/>
																</ALT>
																<DEFAULT>
																	<IDENTIFIER name="core_dataol">
																		<CODE_INFO column_number="15" file="verilog/m6502_org.v" line_number="197"/>
																	</IDENTIFIER>
																</DEFAULT>
																<CODE_INFO column_number="7" file="verilog/prog_cnt.v" line_number="75"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/prog_cnt.v" line_number="75"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/prog_cnt.v" line_number="75"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_pc_cntil" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_alu_outl"/>
											<PCALL name="hif_cone_core_pc_ctl"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_pc_cntil">
														<CODE_INFO column_number="13" file="verilog/prog_cnt.v" line_number="66"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<SLICE>
																			<PREFIX>
																				<IDENTIFIER name="core_pc_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="199"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="6"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="5"/>
																				</RIGHTBOUND>
																			</RANGE>
																			<CODE_INFO column_number="28" file="verilog/prog_cnt.v" line_number="66"/>
																		</SLICE>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="1"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="35" file="verilog/prog_cnt.v" line_number="66"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="11111100">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="7"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="6" file="verilog/prog_cnt.v" line_number="70"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<SLICE>
																					<PREFIX>
																						<IDENTIFIER name="core_pc_ctl">
																							<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="199"/>
																						</IDENTIFIER>
																					</PREFIX>
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="6"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="5"/>
																						</RIGHTBOUND>
																					</RANGE>
																					<CODE_INFO column_number="16" file="verilog/prog_cnt.v" line_number="67"/>
																				</SLICE>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="1"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="23" file="verilog/prog_cnt.v" line_number="67"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<BITVECTORVAL VALUE="11111010">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="7"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE>
																	<CODE_INFO column_number="6" file="verilog/prog_cnt.v" line_number="70"/>
																</ALT>
																<DEFAULT>
																	<WHEN logicTernary="true">
																		<ALT>
																			<CONDITION>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<SLICE>
																							<PREFIX>
																								<IDENTIFIER name="core_pc_ctl">
																									<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="199"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="6"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="5"/>
																								</RIGHTBOUND>
																							</RANGE>
																							<CODE_INFO column_number="16" file="verilog/prog_cnt.v" line_number="68"/>
																						</SLICE>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="23" file="verilog/prog_cnt.v" line_number="68"/>
																				</EXPRESSION>
																			</CONDITION>
																			<VALUE>
																				<BITVECTORVAL VALUE="11111110">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE>
																			<CODE_INFO column_number="6" file="verilog/prog_cnt.v" line_number="70"/>
																		</ALT>
																		<DEFAULT>
																			<WHEN logicTernary="true">
																				<ALT>
																					<CONDITION>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_pc_ctl">
																											<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="199"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="4"/>
																									</INDEX>
																									<CODE_INFO column_number="14" file="verilog/prog_cnt.v" line_number="69"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="20" file="verilog/prog_cnt.v" line_number="69"/>
																						</EXPRESSION>
																					</CONDITION>
																					<VALUE>
																						<IDENTIFIER name="core_alu_outl">
																							<CODE_INFO column_number="15" file="verilog/m6502_org.v" line_number="193"/>
																						</IDENTIFIER>
																					</VALUE>
																					<CODE_INFO column_number="6" file="verilog/prog_cnt.v" line_number="70"/>
																				</ALT>
																				<DEFAULT>
																					<IDENTIFIER name="core_pc_hreg">
																						<CODE_INFO column_number="6" file="verilog/prog_cnt.v" line_number="70"/>
																					</IDENTIFIER>
																				</DEFAULT>
																				<CODE_INFO column_number="6" file="verilog/prog_cnt.v" line_number="70"/>
																			</WHEN>
																		</DEFAULT>
																		<CODE_INFO column_number="6" file="verilog/prog_cnt.v" line_number="70"/>
																	</WHEN>
																</DEFAULT>
																<CODE_INFO column_number="6" file="verilog/prog_cnt.v" line_number="70"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="6" file="verilog/prog_cnt.v" line_number="70"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="6" file="verilog/prog_cnt.v" line_number="70"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_pc_ctl" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_rmb_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1526"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1526"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00000111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1526"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1526"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00010111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1526"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1526"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1527"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="00100111">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1527"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1527"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1527"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="00110111">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1527"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1527"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1528"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="01000111">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1528"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1528"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1528"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="01010111">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1528"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1528"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1529"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01100111">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1529"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1529"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1529"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01110111">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1529"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1529"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_smb_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1531"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1531"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10000111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1531"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1531"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10010111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1531"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1531"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1532"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="10100111">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1532"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1532"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1532"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110111">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1532"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1532"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1533"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11000111">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1533"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1533"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1533"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11010111">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1533"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1533"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1534"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11100111">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1534"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1534"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1534"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11110111">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1534"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1534"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abs_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1438"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1438"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10001100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1438"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1438"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10001110">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1438"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1438"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1439"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="11101100">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1439"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1439"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1439"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11001100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1439"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1439"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1440"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="00101100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1440"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1440"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1440"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10101110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1440"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1440"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1441"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10101100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1441"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1441"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1441"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10011100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1441"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1441"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpg_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1407"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1407"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="7"/>
																																	</INDEX>
																																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1407"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="0">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1407"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<CAST>
																																	<VALUE>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1407"/>
																																		</IDENTIFIER>
																																	</VALUE>
																																	<TYPE>
																																		<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="4"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</CAST>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00110">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="4"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1407"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1407"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1407"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="11000110">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1407"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1407"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1407"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11100110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1408"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1408"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_rmb_op">
																											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1408"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1408"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1408"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_smb_op">
																									<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1408"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1409"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1409"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1409"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00010100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1409"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1409"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1409"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00000100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1410"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1410"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1411"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1411"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1411"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1413"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1413"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="7"/>
																									</INDEX>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1413"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="0">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1413"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<CAST>
																									<VALUE>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1413"/>
																										</IDENTIFIER>
																									</VALUE>
																									<TYPE>
																										<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="4"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</CAST>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="4"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1413"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1413"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1413"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11010110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1413"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1413"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1413"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11110110">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1414"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1414"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abs_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1417"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1417"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="7"/>
																													</INDEX>
																													<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1417"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="0">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1417"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<CAST>
																													<VALUE>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1417"/>
																														</IDENTIFIER>
																													</VALUE>
																													<TYPE>
																														<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="4"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</CAST>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="01110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="4"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1417"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1417"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1417"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11001110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1417"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1417"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1417"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11101110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1418"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1418"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1418"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00011100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1418"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1418"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1418"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00001100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1419"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1419"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1420"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1420"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1420"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_bbx_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1536"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1536"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="1111">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1536"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpg_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1380"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1380"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1380"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1381"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1381"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1381"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1383"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1383"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1383"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abs_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1386"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1386"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="01101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1386"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_inx_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1395"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1395"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00001">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1395"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_ind_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1401"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1401"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10010">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1401"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpg_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1429"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1429"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00100100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1429"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1429"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10000100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1429"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1429"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1430"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="10100100">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1430"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1430"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1430"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11000100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1430"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1430"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1431"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11100100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1431"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1431"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1431"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10100110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1431"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1431"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1432"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10000110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1432"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1432"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1432"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01100100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1432"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1432"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1433"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1433"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1433"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1434"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1434"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1434"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1434"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1434"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1434"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1435"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10010110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1435"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1435"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1435"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10010100">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1435"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1435"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1436"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00110100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1436"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1436"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1436"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01110100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1436"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1436"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_branch_take">
														<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1377"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_psrl">
																																											<CODE_INFO column_number="69" file="verilog/op_dcd.v" line_number="1377"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="7"/>
																																									</INDEX>
																																									<CODE_INFO column_number="69" file="verilog/op_dcd.v" line_number="1377"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="0">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="75" file="verilog/op_dcd.v" line_number="1377"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<CAST>
																																									<VALUE>
																																										<SLICE>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_opcode">
																																													<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="1377"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="5"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																											<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="1377"/>
																																										</SLICE>
																																									</VALUE>
																																									<TYPE>
																																										<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="5"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</CAST>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVECTORVAL VALUE="000">
																																									<TYPE>
																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="5"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</BITVECTORVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="60" file="verilog/op_dcd.v" line_number="1377"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="75" file="verilog/op_dcd.v" line_number="1377"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_psrl">
																																											<CODE_INFO column_number="106" file="verilog/op_dcd.v" line_number="1377"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="7"/>
																																									</INDEX>
																																									<CODE_INFO column_number="106" file="verilog/op_dcd.v" line_number="1377"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="112" file="verilog/op_dcd.v" line_number="1377"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<CAST>
																																									<VALUE>
																																										<SLICE>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_opcode">
																																													<CODE_INFO column_number="88" file="verilog/op_dcd.v" line_number="1377"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="5"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																											<CODE_INFO column_number="88" file="verilog/op_dcd.v" line_number="1377"/>
																																										</SLICE>
																																									</VALUE>
																																									<TYPE>
																																										<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="5"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</CAST>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVECTORVAL VALUE="001">
																																									<TYPE>
																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="5"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</BITVECTORVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="97" file="verilog/op_dcd.v" line_number="1377"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="112" file="verilog/op_dcd.v" line_number="1377"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="112" file="verilog/op_dcd.v" line_number="1377"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_psrl">
																																									<CODE_INFO column_number="143" file="verilog/op_dcd.v" line_number="1377"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="6"/>
																																							</INDEX>
																																							<CODE_INFO column_number="143" file="verilog/op_dcd.v" line_number="1377"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="0">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="149" file="verilog/op_dcd.v" line_number="1377"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<CAST>
																																							<VALUE>
																																								<SLICE>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_opcode">
																																											<CODE_INFO column_number="125" file="verilog/op_dcd.v" line_number="1377"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="5"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																									<CODE_INFO column_number="125" file="verilog/op_dcd.v" line_number="1377"/>
																																								</SLICE>
																																							</VALUE>
																																							<TYPE>
																																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="5"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																								</BITVECTOR>
																																							</TYPE>
																																						</CAST>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVECTORVAL VALUE="010">
																																							<TYPE>
																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="5"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																								</BITVECTOR>
																																							</TYPE>
																																						</BITVECTORVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="134" file="verilog/op_dcd.v" line_number="1377"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="149" file="verilog/op_dcd.v" line_number="1377"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="149" file="verilog/op_dcd.v" line_number="1377"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_psrl">
																																							<CODE_INFO column_number="180" file="verilog/op_dcd.v" line_number="1377"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="6"/>
																																					</INDEX>
																																					<CODE_INFO column_number="180" file="verilog/op_dcd.v" line_number="1377"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="186" file="verilog/op_dcd.v" line_number="1377"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<CAST>
																																					<VALUE>
																																						<SLICE>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_opcode">
																																									<CODE_INFO column_number="162" file="verilog/op_dcd.v" line_number="1377"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="5"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																							<CODE_INFO column_number="162" file="verilog/op_dcd.v" line_number="1377"/>
																																						</SLICE>
																																					</VALUE>
																																					<TYPE>
																																						<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="5"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																						</BITVECTOR>
																																					</TYPE>
																																				</CAST>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVECTORVAL VALUE="011">
																																					<TYPE>
																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="5"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																						</BITVECTOR>
																																					</TYPE>
																																				</BITVECTORVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="171" file="verilog/op_dcd.v" line_number="1377"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="186" file="verilog/op_dcd.v" line_number="1377"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="186" file="verilog/op_dcd.v" line_number="1377"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_psrl">
																																					<CODE_INFO column_number="217" file="verilog/op_dcd.v" line_number="1377"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="0"/>
																																			</INDEX>
																																			<CODE_INFO column_number="217" file="verilog/op_dcd.v" line_number="1377"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="0">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="223" file="verilog/op_dcd.v" line_number="1377"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<CAST>
																																			<VALUE>
																																				<SLICE>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_opcode">
																																							<CODE_INFO column_number="199" file="verilog/op_dcd.v" line_number="1377"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<RANGE direction="DOWNTO">
																																						<LEFTBOUND>
																																							<INTVAL value="7"/>
																																						</LEFTBOUND>
																																						<RIGHTBOUND>
																																							<INTVAL value="5"/>
																																						</RIGHTBOUND>
																																					</RANGE>
																																					<CODE_INFO column_number="199" file="verilog/op_dcd.v" line_number="1377"/>
																																				</SLICE>
																																			</VALUE>
																																			<TYPE>
																																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																					<RANGE direction="DOWNTO">
																																						<LEFTBOUND>
																																							<INTVAL value="7"/>
																																						</LEFTBOUND>
																																						<RIGHTBOUND>
																																							<INTVAL value="5"/>
																																						</RIGHTBOUND>
																																					</RANGE>
																																				</BITVECTOR>
																																			</TYPE>
																																		</CAST>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVECTORVAL VALUE="100">
																																			<TYPE>
																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																					<RANGE direction="DOWNTO">
																																						<LEFTBOUND>
																																							<INTVAL value="7"/>
																																						</LEFTBOUND>
																																						<RIGHTBOUND>
																																							<INTVAL value="5"/>
																																						</RIGHTBOUND>
																																					</RANGE>
																																				</BITVECTOR>
																																			</TYPE>
																																		</BITVECTORVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="208" file="verilog/op_dcd.v" line_number="1377"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="223" file="verilog/op_dcd.v" line_number="1377"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="223" file="verilog/op_dcd.v" line_number="1377"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_psrl">
																																			<CODE_INFO column_number="254" file="verilog/op_dcd.v" line_number="1377"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="0"/>
																																	</INDEX>
																																	<CODE_INFO column_number="254" file="verilog/op_dcd.v" line_number="1377"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="260" file="verilog/op_dcd.v" line_number="1377"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<CAST>
																																	<VALUE>
																																		<SLICE>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_opcode">
																																					<CODE_INFO column_number="236" file="verilog/op_dcd.v" line_number="1377"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="5"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																			<CODE_INFO column_number="236" file="verilog/op_dcd.v" line_number="1377"/>
																																		</SLICE>
																																	</VALUE>
																																	<TYPE>
																																		<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="5"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</CAST>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="101">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="5"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="245" file="verilog/op_dcd.v" line_number="1377"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="260" file="verilog/op_dcd.v" line_number="1377"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="260" file="verilog/op_dcd.v" line_number="1377"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_psrl">
																																	<CODE_INFO column_number="291" file="verilog/op_dcd.v" line_number="1377"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="1"/>
																															</INDEX>
																															<CODE_INFO column_number="291" file="verilog/op_dcd.v" line_number="1377"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="0">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="297" file="verilog/op_dcd.v" line_number="1377"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<CAST>
																															<VALUE>
																																<SLICE>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="273" file="verilog/op_dcd.v" line_number="1377"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="5"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																	<CODE_INFO column_number="273" file="verilog/op_dcd.v" line_number="1377"/>
																																</SLICE>
																															</VALUE>
																															<TYPE>
																																<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="5"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</CAST>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="110">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="5"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="282" file="verilog/op_dcd.v" line_number="1377"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="297" file="verilog/op_dcd.v" line_number="1377"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="297" file="verilog/op_dcd.v" line_number="1377"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_psrl">
																															<CODE_INFO column_number="328" file="verilog/op_dcd.v" line_number="1377"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="1"/>
																													</INDEX>
																													<CODE_INFO column_number="328" file="verilog/op_dcd.v" line_number="1377"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="334" file="verilog/op_dcd.v" line_number="1377"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<CAST>
																													<VALUE>
																														<SLICE>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="310" file="verilog/op_dcd.v" line_number="1377"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="5"/>
																																</RIGHTBOUND>
																															</RANGE>
																															<CODE_INFO column_number="310" file="verilog/op_dcd.v" line_number="1377"/>
																														</SLICE>
																													</VALUE>
																													<TYPE>
																														<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="5"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</CAST>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="111">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="5"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="319" file="verilog/op_dcd.v" line_number="1377"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="334" file="verilog/op_dcd.v" line_number="1377"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="334" file="verilog/op_dcd.v" line_number="1377"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<CAST>
																									<VALUE>
																										<SLICE>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="347" file="verilog/op_dcd.v" line_number="1377"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="4"/>
																												</RIGHTBOUND>
																											</RANGE>
																											<CODE_INFO column_number="347" file="verilog/op_dcd.v" line_number="1377"/>
																										</SLICE>
																									</VALUE>
																									<TYPE>
																										<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="4"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</CAST>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="1000">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="4"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="356" file="verilog/op_dcd.v" line_number="1377"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="356" file="verilog/op_dcd.v" line_number="1377"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1377"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="3"/>
																							</INDEX>
																							<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1377"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="0">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1377"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="357" file="verilog/op_dcd.v" line_number="1377"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<EXPRESSION operator="~">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_z_flag_f">
																									<CODE_INFO column_number="387" file="verilog/op_dcd.v" line_number="1377"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<CODE_INFO column_number="387" file="verilog/op_dcd.v" line_number="1377"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="397" file="verilog/op_dcd.v" line_number="1377"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="7"/>
																							</INDEX>
																							<CODE_INFO column_number="397" file="verilog/op_dcd.v" line_number="1377"/>
																						</MEMBER>
																					</VALUE2>
																					<CODE_INFO column_number="397" file="verilog/op_dcd.v" line_number="1377"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="368" file="verilog/op_dcd.v" line_number="1377"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="3"/>
																							</INDEX>
																							<CODE_INFO column_number="368" file="verilog/op_dcd.v" line_number="1377"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="376" file="verilog/op_dcd.v" line_number="1377"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="397" file="verilog/op_dcd.v" line_number="1377"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="397" file="verilog/op_dcd.v" line_number="1377"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1378"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1378"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1378"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_imm_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1370"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1370"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="01001">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1370"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1371"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1371"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1371"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_rel_addr">
														<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1373"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="1373"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10000000">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1373"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<CAST>
																					<VALUE>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1373"/>
																						</IDENTIFIER>
																					</VALUE>
																					<TYPE>
																						<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="4"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</CAST>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10000">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="4"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1373"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1373"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1374"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1374"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1374"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_imm_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1425"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1425"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10100000">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1425"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1425"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10100010">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1425"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1425"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1426"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11100000">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1426"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1426"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1426"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11000000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1426"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1426"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1427"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10001001">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1427"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1427"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1428"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1428"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1428"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_state"/>
											<PCALL name="hif_cone_core_alu2op"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_pcl_alu_ld">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1059"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_bbx_op">
																											<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1059"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1059"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_branch_take">
																											<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="1059"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="1059"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="1059"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_alu2op">
																											<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="148"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="2"/>
																									</INDEX>
																									<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1060"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="0">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1060"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1060"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1060"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="4"/>
																							</INDEX>
																							<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1060"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1060"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1060"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_branch_take">
																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1061"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1061"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_rel_addr">
																											<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1060"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1060"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1061"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_alu2op">
																											<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="148"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="2"/>
																									</INDEX>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1061"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="0">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1061"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1061"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1061"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="2"/>
																							</INDEX>
																							<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1061"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="1061"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="1061"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="1061"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1062"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1062"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1062"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_pc_load">
														<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1011"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="|">
																																									<VALUE1>
																																										<EXPRESSION operator="&amp;">
																																											<VALUE1>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<MEMBER>
																																															<PREFIX>
																																																<IDENTIFIER name="core_sm_state">
																																																	<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1012"/>
																																																</IDENTIFIER>
																																															</PREFIX>
																																															<INDEX>
																																																<INTVAL value="4"/>
																																															</INDEX>
																																															<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1012"/>
																																														</MEMBER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1012"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_opcode">
																																															<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1012"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVECTORVAL VALUE="00000000">
																																															<TYPE>
																																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																	<RANGE direction="DOWNTO">
																																																		<LEFTBOUND>
																																																			<INTVAL value="7"/>
																																																		</LEFTBOUND>
																																																		<RIGHTBOUND>
																																																			<INTVAL value="0"/>
																																																		</RIGHTBOUND>
																																																	</RANGE>
																																																</BITVECTOR>
																																															</TYPE>
																																														</BITVECTORVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1012"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1012"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="&amp;">
																																											<VALUE1>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<MEMBER>
																																															<PREFIX>
																																																<IDENTIFIER name="core_sm_state">
																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1013"/>
																																																</IDENTIFIER>
																																															</PREFIX>
																																															<INDEX>
																																																<INTVAL value="6"/>
																																															</INDEX>
																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1013"/>
																																														</MEMBER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1013"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_opcode">
																																															<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1012"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVECTORVAL VALUE="00000000">
																																															<TYPE>
																																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																	<RANGE direction="DOWNTO">
																																																		<LEFTBOUND>
																																																			<INTVAL value="7"/>
																																																		</LEFTBOUND>
																																																		<RIGHTBOUND>
																																																			<INTVAL value="0"/>
																																																		</RIGHTBOUND>
																																																	</RANGE>
																																																</BITVECTOR>
																																															</TYPE>
																																														</BITVECTORVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="42" file="verilog/op_dcd.v" line_number="1012"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1013"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1013"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="&amp;">
																																									<VALUE1>
																																										<EXPRESSION operator="&amp;">
																																											<VALUE1>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<MEMBER>
																																															<PREFIX>
																																																<IDENTIFIER name="core_sm_state">
																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1014"/>
																																																</IDENTIFIER>
																																															</PREFIX>
																																															<INDEX>
																																																<INTVAL value="5"/>
																																															</INDEX>
																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1014"/>
																																														</MEMBER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1014"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_bbx_op">
																																															<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1013"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1013"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1014"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_branch_carry_f">
																																													<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1014"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1014"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1014"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1014"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="&amp;">
																																							<VALUE1>
																																								<EXPRESSION operator="&amp;">
																																									<VALUE1>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<MEMBER>
																																													<PREFIX>
																																														<IDENTIFIER name="core_sm_state">
																																															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1015"/>
																																														</IDENTIFIER>
																																													</PREFIX>
																																													<INDEX>
																																														<INTVAL value="3"/>
																																													</INDEX>
																																													<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1015"/>
																																												</MEMBER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1015"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_rel_addr">
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1015"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1015"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1015"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_branch_carry_f">
																																											<CODE_INFO column_number="49" file="verilog/op_dcd.v" line_number="1015"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="55" file="verilog/op_dcd.v" line_number="1015"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="55" file="verilog/op_dcd.v" line_number="1015"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="55" file="verilog/op_dcd.v" line_number="1015"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1016"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="4"/>
																																									</INDEX>
																																									<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1016"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1016"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_opcode">
																																									<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1016"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVECTORVAL VALUE="01000000">
																																									<TYPE>
																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="0"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</BITVECTORVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1016"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1016"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1016"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1017"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="3"/>
																																							</INDEX>
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1017"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1017"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_opcode">
																																							<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1016"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVECTORVAL VALUE="01100000">
																																							<TYPE>
																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="0"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																								</BITVECTOR>
																																							</TYPE>
																																						</BITVECTORVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1016"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1017"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1017"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1018"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="2"/>
																																					</INDEX>
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1018"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1018"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_opcode">
																																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1017"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVECTORVAL VALUE="01001100">
																																					<TYPE>
																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="0"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																						</BITVECTOR>
																																					</TYPE>
																																				</BITVECTORVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1017"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1018"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1018"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1019"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="3"/>
																																			</INDEX>
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1019"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1019"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1018"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVECTORVAL VALUE="01111100">
																																			<TYPE>
																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																					<RANGE direction="DOWNTO">
																																						<LEFTBOUND>
																																							<INTVAL value="7"/>
																																						</LEFTBOUND>
																																						<RIGHTBOUND>
																																							<INTVAL value="0"/>
																																						</RIGHTBOUND>
																																					</RANGE>
																																				</BITVECTOR>
																																			</TYPE>
																																		</BITVECTORVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1018"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1019"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1019"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1020"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="5"/>
																																	</INDEX>
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1020"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1020"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1019"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="01111100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1019"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1020"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1020"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1021"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="2"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1021"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1021"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1020"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="01101100">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1020"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1021"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1021"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1022"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="5"/>
																													</INDEX>
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1022"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1022"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1021"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="00100000">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1021"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1022"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1022"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1023"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="4"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1023"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1023"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1022"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="01101100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1022"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1023"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1023"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="rdy">
																							<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1011"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1023"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_resetl">
																					<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1011"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1011"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1023"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1024"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1024"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1024"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_pc_h_load">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1026"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="&amp;">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1027"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="4"/>
																																											</INDEX>
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1027"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1027"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_bbx_op">
																																											<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1026"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="1026"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1027"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_resetl">
																																									<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1026"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1026"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1027"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1028"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="2"/>
																																									</INDEX>
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1028"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1028"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_rel_addr">
																																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1027"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1027"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1028"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1028"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1029"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="5"/>
																																							</INDEX>
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1029"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1029"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_opcode">
																																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1028"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVECTORVAL VALUE="00000000">
																																							<TYPE>
																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="0"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																								</BITVECTOR>
																																							</TYPE>
																																						</BITVECTORVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1028"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1029"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1029"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1030"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="3"/>
																																					</INDEX>
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1030"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1030"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_opcode">
																																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1029"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVECTORVAL VALUE="01000000">
																																					<TYPE>
																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="0"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																						</BITVECTOR>
																																					</TYPE>
																																				</BITVECTORVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1029"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1030"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1030"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1031"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="2"/>
																																			</INDEX>
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1031"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1031"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1030"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVECTORVAL VALUE="01100000">
																																			<TYPE>
																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																					<RANGE direction="DOWNTO">
																																						<LEFTBOUND>
																																							<INTVAL value="7"/>
																																						</LEFTBOUND>
																																						<RIGHTBOUND>
																																							<INTVAL value="0"/>
																																						</RIGHTBOUND>
																																					</RANGE>
																																				</BITVECTOR>
																																			</TYPE>
																																		</BITVECTORVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1030"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1031"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1031"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1032"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="1"/>
																																	</INDEX>
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1032"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1032"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1031"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="01001100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1031"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1032"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1032"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1033"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="1"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1033"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1033"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1032"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="01101100">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1032"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1033"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1033"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1034"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="2"/>
																													</INDEX>
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1034"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1034"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1033"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="01111100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1033"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1034"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1034"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1035"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="4"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1035"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1035"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1034"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="01111100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1034"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1035"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1035"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1036"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="1"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1036"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1036"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1035"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="00100000">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1035"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1036"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1036"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1037"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="3"/>
																							</INDEX>
																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1037"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1037"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1036"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01101100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1036"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1037"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1037"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1038"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1038"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1038"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_abx_3_addr"/>
											<PCALL name="hif_cone_core_sm_abx_rmw_addr"/>
											<PCALL name="hif_cone_core_sm_syncl"/>
											<PCALL name="hif_cone_core_sm_interrupt"/>
											<PCALL name="hif_cone_core_sm_irq_pend"/>
											<PCALL name="hif_cone_core_sm_abx_1_addr"/>
											<PCALL name="hif_cone_core_sm_aby_1_addr"/>
											<PCALL name="hif_cone_core_sm_iny_1_addr"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_pc_cen">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="980"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="&amp;">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="|">
																																									<VALUE1>
																																										<EXPRESSION operator="|">
																																											<VALUE1>
																																												<EXPRESSION operator="|">
																																													<VALUE1>
																																														<EXPRESSION operator="|">
																																															<VALUE1>
																																																<EXPRESSION operator="|">
																																																	<VALUE1>
																																																		<EXPRESSION operator="|">
																																																			<VALUE1>
																																																				<EXPRESSION operator="|">
																																																					<VALUE1>
																																																						<EXPRESSION operator="|">
																																																							<VALUE1>
																																																								<EXPRESSION operator="|">
																																																									<VALUE1>
																																																										<EXPRESSION operator="|">
																																																											<VALUE1>
																																																												<EXPRESSION operator="|">
																																																													<VALUE1>
																																																														<EXPRESSION operator="&amp;">
																																																															<VALUE1>
																																																																<EXPRESSION operator="&amp;">
																																																																	<VALUE1>
																																																																		<EXPRESSION operator="==">
																																																																			<VALUE1>
																																																																				<IDENTIFIER name="core_sm_interrupt">
																																																																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="982"/>
																																																																				</IDENTIFIER>
																																																																			</VALUE1>
																																																																			<VALUE2>
																																																																				<BITVAL value="0">
																																																																					<TYPE>
																																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																																					</TYPE>
																																																																				</BITVAL>
																																																																			</VALUE2>
																																																																			<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="982"/>
																																																																		</EXPRESSION>
																																																																	</VALUE1>
																																																																	<VALUE2>
																																																																		<EXPRESSION operator="==">
																																																																			<VALUE1>
																																																																				<IDENTIFIER name="core_sm_opcode">
																																																																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="982"/>
																																																																				</IDENTIFIER>
																																																																			</VALUE1>
																																																																			<VALUE2>
																																																																				<BITVECTORVAL VALUE="00000000">
																																																																					<TYPE>
																																																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																																							<RANGE direction="DOWNTO">
																																																																								<LEFTBOUND>
																																																																									<INTVAL value="7"/>
																																																																								</LEFTBOUND>
																																																																								<RIGHTBOUND>
																																																																									<INTVAL value="0"/>
																																																																								</RIGHTBOUND>
																																																																							</RANGE>
																																																																						</BITVECTOR>
																																																																					</TYPE>
																																																																				</BITVECTORVAL>
																																																																			</VALUE2>
																																																																			<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="982"/>
																																																																		</EXPRESSION>
																																																																	</VALUE2>
																																																																	<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="982"/>
																																																																</EXPRESSION>
																																																															</VALUE1>
																																																															<VALUE2>
																																																																<EXPRESSION operator="==">
																																																																	<VALUE1>
																																																																		<MEMBER>
																																																																			<PREFIX>
																																																																				<IDENTIFIER name="core_sm_state">
																																																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="983"/>
																																																																				</IDENTIFIER>
																																																																			</PREFIX>
																																																																			<INDEX>
																																																																				<INTVAL value="1"/>
																																																																			</INDEX>
																																																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="983"/>
																																																																		</MEMBER>
																																																																	</VALUE1>
																																																																	<VALUE2>
																																																																		<BITVAL value="1">
																																																																			<TYPE>
																																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																																			</TYPE>
																																																																		</BITVAL>
																																																																	</VALUE2>
																																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="983"/>
																																																																</EXPRESSION>
																																																															</VALUE2>
																																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="983"/>
																																																														</EXPRESSION>
																																																													</VALUE1>
																																																													<VALUE2>
																																																														<EXPRESSION operator="&amp;">
																																																															<VALUE1>
																																																																<EXPRESSION operator="&amp;">
																																																																	<VALUE1>
																																																																		<EXPRESSION operator="==">
																																																																			<VALUE1>
																																																																				<IDENTIFIER name="core_sm_nmi_pend">
																																																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="981"/>
																																																																				</IDENTIFIER>
																																																																			</VALUE1>
																																																																			<VALUE2>
																																																																				<BITVAL value="0">
																																																																					<TYPE>
																																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																																					</TYPE>
																																																																				</BITVAL>
																																																																			</VALUE2>
																																																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="981"/>
																																																																		</EXPRESSION>
																																																																	</VALUE1>
																																																																	<VALUE2>
																																																																		<EXPRESSION operator="==">
																																																																			<VALUE1>
																																																																				<IDENTIFIER name="core_sm_syncl">
																																																																					<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="980"/>
																																																																				</IDENTIFIER>
																																																																			</VALUE1>
																																																																			<VALUE2>
																																																																				<BITVAL value="1">
																																																																					<TYPE>
																																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																																					</TYPE>
																																																																				</BITVAL>
																																																																			</VALUE2>
																																																																			<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="980"/>
																																																																		</EXPRESSION>
																																																																	</VALUE2>
																																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="981"/>
																																																																</EXPRESSION>
																																																															</VALUE1>
																																																															<VALUE2>
																																																																<EXPRESSION operator="==">
																																																																	<VALUE1>
																																																																		<IDENTIFIER name="core_sm_irq_pend">
																																																																			<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="981"/>
																																																																		</IDENTIFIER>
																																																																	</VALUE1>
																																																																	<VALUE2>
																																																																		<BITVAL value="0">
																																																																			<TYPE>
																																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																																			</TYPE>
																																																																		</BITVAL>
																																																																	</VALUE2>
																																																																	<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="981"/>
																																																																</EXPRESSION>
																																																															</VALUE2>
																																																															<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="981"/>
																																																														</EXPRESSION>
																																																													</VALUE2>
																																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="983"/>
																																																												</EXPRESSION>
																																																											</VALUE1>
																																																											<VALUE2>
																																																												<EXPRESSION operator="&amp;">
																																																													<VALUE1>
																																																														<EXPRESSION operator="==">
																																																															<VALUE1>
																																																																<MEMBER>
																																																																	<PREFIX>
																																																																		<IDENTIFIER name="core_sm_state">
																																																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="984"/>
																																																																		</IDENTIFIER>
																																																																	</PREFIX>
																																																																	<INDEX>
																																																																		<INTVAL value="5"/>
																																																																	</INDEX>
																																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="984"/>
																																																																</MEMBER>
																																																															</VALUE1>
																																																															<VALUE2>
																																																																<BITVAL value="1">
																																																																	<TYPE>
																																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																																	</TYPE>
																																																																</BITVAL>
																																																															</VALUE2>
																																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="984"/>
																																																														</EXPRESSION>
																																																													</VALUE1>
																																																													<VALUE2>
																																																														<EXPRESSION operator="==">
																																																															<VALUE1>
																																																																<IDENTIFIER name="core_sm_opcode">
																																																																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="983"/>
																																																																</IDENTIFIER>
																																																															</VALUE1>
																																																															<VALUE2>
																																																																<BITVECTORVAL VALUE="00000000">
																																																																	<TYPE>
																																																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																																			<RANGE direction="DOWNTO">
																																																																				<LEFTBOUND>
																																																																					<INTVAL value="7"/>
																																																																				</LEFTBOUND>
																																																																				<RIGHTBOUND>
																																																																					<INTVAL value="0"/>
																																																																				</RIGHTBOUND>
																																																																			</RANGE>
																																																																		</BITVECTOR>
																																																																	</TYPE>
																																																																</BITVECTORVAL>
																																																															</VALUE2>
																																																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="983"/>
																																																														</EXPRESSION>
																																																													</VALUE2>
																																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="984"/>
																																																												</EXPRESSION>
																																																											</VALUE2>
																																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="984"/>
																																																										</EXPRESSION>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<EXPRESSION operator="&amp;">
																																																											<VALUE1>
																																																												<EXPRESSION operator="==">
																																																													<VALUE1>
																																																														<MEMBER>
																																																															<PREFIX>
																																																																<IDENTIFIER name="core_sm_state">
																																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="985"/>
																																																																</IDENTIFIER>
																																																															</PREFIX>
																																																															<INDEX>
																																																																<INTVAL value="1"/>
																																																															</INDEX>
																																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="985"/>
																																																														</MEMBER>
																																																													</VALUE1>
																																																													<VALUE2>
																																																														<BITVAL value="1">
																																																															<TYPE>
																																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																															</TYPE>
																																																														</BITVAL>
																																																													</VALUE2>
																																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="985"/>
																																																												</EXPRESSION>
																																																											</VALUE1>
																																																											<VALUE2>
																																																												<EXPRESSION operator="==">
																																																													<VALUE1>
																																																														<IDENTIFIER name="core_sm_imm_1_addr">
																																																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="984"/>
																																																														</IDENTIFIER>
																																																													</VALUE1>
																																																													<VALUE2>
																																																														<BITVAL value="1">
																																																															<TYPE>
																																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																															</TYPE>
																																																														</BITVAL>
																																																													</VALUE2>
																																																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="984"/>
																																																												</EXPRESSION>
																																																											</VALUE2>
																																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="985"/>
																																																										</EXPRESSION>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="985"/>
																																																								</EXPRESSION>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<EXPRESSION operator="&amp;">
																																																									<VALUE1>
																																																										<EXPRESSION operator="==">
																																																											<VALUE1>
																																																												<MEMBER>
																																																													<PREFIX>
																																																														<IDENTIFIER name="core_sm_state">
																																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="986"/>
																																																														</IDENTIFIER>
																																																													</PREFIX>
																																																													<INDEX>
																																																														<INTVAL value="1"/>
																																																													</INDEX>
																																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="986"/>
																																																												</MEMBER>
																																																											</VALUE1>
																																																											<VALUE2>
																																																												<BITVAL value="1">
																																																													<TYPE>
																																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																													</TYPE>
																																																												</BITVAL>
																																																											</VALUE2>
																																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="986"/>
																																																										</EXPRESSION>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<EXPRESSION operator="==">
																																																											<VALUE1>
																																																												<IDENTIFIER name="core_sm_imm_3_addr">
																																																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="985"/>
																																																												</IDENTIFIER>
																																																											</VALUE1>
																																																											<VALUE2>
																																																												<BITVAL value="1">
																																																													<TYPE>
																																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																													</TYPE>
																																																												</BITVAL>
																																																											</VALUE2>
																																																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="985"/>
																																																										</EXPRESSION>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="986"/>
																																																								</EXPRESSION>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="986"/>
																																																						</EXPRESSION>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<EXPRESSION operator="&amp;">
																																																							<VALUE1>
																																																								<EXPRESSION operator="==">
																																																									<VALUE1>
																																																										<MEMBER>
																																																											<PREFIX>
																																																												<IDENTIFIER name="core_sm_state">
																																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="987"/>
																																																												</IDENTIFIER>
																																																											</PREFIX>
																																																											<INDEX>
																																																												<INTVAL value="1"/>
																																																											</INDEX>
																																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="987"/>
																																																										</MEMBER>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<BITVAL value="1">
																																																											<TYPE>
																																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																											</TYPE>
																																																										</BITVAL>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="987"/>
																																																								</EXPRESSION>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<EXPRESSION operator="==">
																																																									<VALUE1>
																																																										<IDENTIFIER name="core_sm_bbx_op">
																																																											<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="986"/>
																																																										</IDENTIFIER>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<BITVAL value="1">
																																																											<TYPE>
																																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																											</TYPE>
																																																										</BITVAL>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="986"/>
																																																								</EXPRESSION>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="987"/>
																																																						</EXPRESSION>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="987"/>
																																																				</EXPRESSION>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<EXPRESSION operator="&amp;">
																																																					<VALUE1>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<MEMBER>
																																																									<PREFIX>
																																																										<IDENTIFIER name="core_sm_state">
																																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="988"/>
																																																										</IDENTIFIER>
																																																									</PREFIX>
																																																									<INDEX>
																																																										<INTVAL value="3"/>
																																																									</INDEX>
																																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="988"/>
																																																								</MEMBER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVAL value="1">
																																																									<TYPE>
																																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																									</TYPE>
																																																								</BITVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="988"/>
																																																						</EXPRESSION>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<IDENTIFIER name="core_sm_bbx_op">
																																																									<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="987"/>
																																																								</IDENTIFIER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVAL value="1">
																																																									<TYPE>
																																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																									</TYPE>
																																																								</BITVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="987"/>
																																																						</EXPRESSION>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="988"/>
																																																				</EXPRESSION>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="988"/>
																																																		</EXPRESSION>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<EXPRESSION operator="&amp;">
																																																			<VALUE1>
																																																				<EXPRESSION operator="==">
																																																					<VALUE1>
																																																						<MEMBER>
																																																							<PREFIX>
																																																								<IDENTIFIER name="core_sm_state">
																																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="989"/>
																																																								</IDENTIFIER>
																																																							</PREFIX>
																																																							<INDEX>
																																																								<INTVAL value="1"/>
																																																							</INDEX>
																																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="989"/>
																																																						</MEMBER>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<BITVAL value="1">
																																																							<TYPE>
																																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																							</TYPE>
																																																						</BITVAL>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="989"/>
																																																				</EXPRESSION>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<EXPRESSION operator="==">
																																																					<VALUE1>
																																																						<IDENTIFIER name="core_sm_rel_addr">
																																																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="988"/>
																																																						</IDENTIFIER>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<BITVAL value="1">
																																																							<TYPE>
																																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																							</TYPE>
																																																						</BITVAL>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="988"/>
																																																				</EXPRESSION>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="989"/>
																																																		</EXPRESSION>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="989"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="&amp;">
																																																	<VALUE1>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<MEMBER>
																																																					<PREFIX>
																																																						<IDENTIFIER name="core_sm_state">
																																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="990"/>
																																																						</IDENTIFIER>
																																																					</PREFIX>
																																																					<INDEX>
																																																						<INTVAL value="1"/>
																																																					</INDEX>
																																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="990"/>
																																																				</MEMBER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVAL value="1">
																																																					<TYPE>
																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																					</TYPE>
																																																				</BITVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="990"/>
																																																		</EXPRESSION>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<IDENTIFIER name="core_sm_zpg_1_addr">
																																																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="989"/>
																																																				</IDENTIFIER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVAL value="1">
																																																					<TYPE>
																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																					</TYPE>
																																																				</BITVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="989"/>
																																																		</EXPRESSION>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="990"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="990"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="&amp;">
																																															<VALUE1>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<MEMBER>
																																																			<PREFIX>
																																																				<IDENTIFIER name="core_sm_state">
																																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="991"/>
																																																				</IDENTIFIER>
																																																			</PREFIX>
																																																			<INDEX>
																																																				<INTVAL value="1"/>
																																																			</INDEX>
																																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="991"/>
																																																		</MEMBER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="991"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<IDENTIFIER name="core_sm_zpg_3_addr">
																																																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="990"/>
																																																		</IDENTIFIER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="990"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="991"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="991"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="&amp;">
																																													<VALUE1>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<MEMBER>
																																																	<PREFIX>
																																																		<IDENTIFIER name="core_sm_state">
																																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="992"/>
																																																		</IDENTIFIER>
																																																	</PREFIX>
																																																	<INDEX>
																																																		<INTVAL value="1"/>
																																																	</INDEX>
																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="992"/>
																																																</MEMBER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="992"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_zpg_rmw_addr">
																																																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="991"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="991"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="992"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="992"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="&amp;">
																																											<VALUE1>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<MEMBER>
																																															<PREFIX>
																																																<IDENTIFIER name="core_sm_state">
																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="993"/>
																																																</IDENTIFIER>
																																															</PREFIX>
																																															<INDEX>
																																																<INTVAL value="1"/>
																																															</INDEX>
																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="993"/>
																																														</MEMBER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="993"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_zpx_rmw_addr">
																																															<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="992"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="992"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="993"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="993"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="&amp;">
																																									<VALUE1>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<MEMBER>
																																													<PREFIX>
																																														<IDENTIFIER name="core_sm_state">
																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="994"/>
																																														</IDENTIFIER>
																																													</PREFIX>
																																													<INDEX>
																																														<INTVAL value="1"/>
																																													</INDEX>
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="994"/>
																																												</MEMBER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="994"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_zpx_1_addr">
																																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="993"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="993"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="994"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="994"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="&amp;">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="995"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="1"/>
																																											</INDEX>
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="995"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="995"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_zpx_3_addr">
																																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="994"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="994"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="995"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="995"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="996"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="1"/>
																																									</INDEX>
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="996"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="996"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_iny_1_addr">
																																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="995"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="995"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="996"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="996"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="997"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="1"/>
																																							</INDEX>
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="997"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="997"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_ind_1_addr">
																																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="996"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="996"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="997"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="997"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="|">
																																									<VALUE1>
																																										<EXPRESSION operator="|">
																																											<VALUE1>
																																												<EXPRESSION operator="|">
																																													<VALUE1>
																																														<EXPRESSION operator="|">
																																															<VALUE1>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<IDENTIFIER name="core_sm_abs_1_addr">
																																																			<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="998"/>
																																																		</IDENTIFIER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="998"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<IDENTIFIER name="core_sm_abx_1_addr">
																																																			<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="998"/>
																																																		</IDENTIFIER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="998"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="998"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_aby_1_addr">
																																																	<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="999"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="999"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="999"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_abs_3_addr">
																																															<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="999"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="999"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="999"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_abx_3_addr">
																																													<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1000"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1000"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1000"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_opcode">
																																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1000"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVECTORVAL VALUE="10011110">
																																											<TYPE>
																																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																													<RANGE direction="DOWNTO">
																																														<LEFTBOUND>
																																															<INTVAL value="7"/>
																																														</LEFTBOUND>
																																														<RIGHTBOUND>
																																															<INTVAL value="0"/>
																																														</RIGHTBOUND>
																																													</RANGE>
																																												</BITVECTOR>
																																											</TYPE>
																																										</BITVECTORVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1000"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1000"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_abs_rmw_addr">
																																									<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1001"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="1001"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="1001"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_abx_rmw_addr">
																																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1001"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1001"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1001"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1002"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="1"/>
																																							</INDEX>
																																							<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1002"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1002"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1002"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="2"/>
																																							</INDEX>
																																							<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1002"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1002"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1002"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1002"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1002"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1003"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="1"/>
																																			</INDEX>
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1003"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1003"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_inx_1_addr">
																																			<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1002"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="1002"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1003"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1003"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1004"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="1"/>
																																			</INDEX>
																																			<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1004"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1004"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1004"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="4"/>
																																			</INDEX>
																																			<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1004"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1004"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1004"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1003"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="01111100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1003"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1004"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1004"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1005"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="1"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1005"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1005"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1004"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="00100000">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1004"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1005"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1005"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1006"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="4"/>
																													</INDEX>
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1006"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1006"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1005"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="01100000">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1005"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1006"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1006"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1007"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="1"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1007"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1007"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1006"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="01001100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1006"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1007"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1007"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1008"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="1"/>
																											</INDEX>
																											<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1008"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1008"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1008"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="3"/>
																											</INDEX>
																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1008"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1008"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1008"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1007"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="01101100">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1007"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1008"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1008"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="rdy">
																					<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="980"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="36" file="verilog/op_dcd.v" line_number="1008"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1009"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1009"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1009"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_pc_sel_datai">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1041"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1042"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="2"/>
																													</INDEX>
																													<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1042"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1042"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1042"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="3"/>
																													</INDEX>
																													<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1042"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1042"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1042"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_rel_addr">
																											<CODE_INFO column_number="78" file="verilog/op_dcd.v" line_number="1041"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="84" file="verilog/op_dcd.v" line_number="1041"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1042"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="1041"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="4"/>
																													</INDEX>
																													<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="1041"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="1041"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="61" file="verilog/op_dcd.v" line_number="1041"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="5"/>
																													</INDEX>
																													<CODE_INFO column_number="61" file="verilog/op_dcd.v" line_number="1041"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="67" file="verilog/op_dcd.v" line_number="1041"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="67" file="verilog/op_dcd.v" line_number="1041"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_bbx_op">
																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1041"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1041"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="68" file="verilog/op_dcd.v" line_number="1041"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1042"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1043"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="2"/>
																											</INDEX>
																											<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1043"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1043"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1043"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="3"/>
																											</INDEX>
																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1043"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1043"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1043"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1042"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="01111100">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1042"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1043"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1043"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1044"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="5"/>
																							</INDEX>
																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1044"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1044"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1043"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00100000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1043"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1044"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1044"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="0">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1045"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="1">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1045"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1045"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_pc_vec_sel">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1050"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1051"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="4"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1051"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1051"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1050"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="00000000">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1050"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1051"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_reset_proc">
																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1051"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1051"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1051"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_resetl">
																					<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1050"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1050"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1051"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="10">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="1"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1054"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1052"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="4"/>
																									</INDEX>
																									<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1052"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1052"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1052"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="00000000">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1052"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1052"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_nmi_proc">
																							<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1052"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="1052"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="1052"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<BITVECTORVAL VALUE="01">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="1"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1054"/>
																</ALT>
																<DEFAULT>
																	<WHEN logicTernary="true">
																		<ALT>
																			<CONDITION>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1053"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="4"/>
																									</INDEX>
																									<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1053"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1053"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1053"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="00000000">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1053"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1053"/>
																				</EXPRESSION>
																			</CONDITION>
																			<VALUE>
																				<BITVECTORVAL VALUE="11">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="1"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1054"/>
																		</ALT>
																		<DEFAULT>
																			<BITVECTORVAL VALUE="00">
																				<TYPE>
																					<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="1"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</BITVECTORVAL>
																		</DEFAULT>
																		<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1054"/>
																	</WHEN>
																</DEFAULT>
																<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1054"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1054"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1054"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_pc_ctl">
														<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="142"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="CONCAT">
														<VALUE1>
															<EXPRESSION operator="CONCAT">
																<VALUE1>
																	<EXPRESSION operator="CONCAT">
																		<VALUE1>
																			<EXPRESSION operator="CONCAT">
																				<VALUE1>
																					<EXPRESSION operator="CONCAT">
																						<VALUE1>
																							<IDENTIFIER name="core_sm_pc_vec_sel">
																								<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1063"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<IDENTIFIER name="core_sm_pcl_alu_ld">
																								<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1063"/>
																							</IDENTIFIER>
																						</VALUE2>
																						<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1063"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<IDENTIFIER name="core_sm_pc_sel_datai">
																						<CODE_INFO column_number="57" file="verilog/op_dcd.v" line_number="1063"/>
																					</IDENTIFIER>
																				</VALUE2>
																				<CODE_INFO column_number="57" file="verilog/op_dcd.v" line_number="1063"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_sm_pc_load">
																				<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1063"/>
																			</IDENTIFIER>
																		</VALUE2>
																		<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1063"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_sm_pc_h_load">
																		<CODE_INFO column_number="77" file="verilog/op_dcd.v" line_number="1063"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="77" file="verilog/op_dcd.v" line_number="1063"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_sm_pc_cen">
																<CODE_INFO column_number="85" file="verilog/op_dcd.v" line_number="1063"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="85" file="verilog/op_dcd.v" line_number="1063"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="86" file="verilog/op_dcd.v" line_number="1063"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_pc_hreg_in" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_alu_outl"/>
											<PCALL name="hif_cone_core_pc_ctl"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_pc_hreg_in">
														<CODE_INFO column_number="15" file="verilog/prog_cnt.v" line_number="59"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<MEMBER>
																			<PREFIX>
																				<IDENTIFIER name="core_pc_ctl">
																					<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="199"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<INDEX>
																				<INTVAL value="3"/>
																			</INDEX>
																			<CODE_INFO column_number="28" file="verilog/prog_cnt.v" line_number="59"/>
																		</MEMBER>
																	</VALUE1>
																	<VALUE2>
																		<BITVAL value="1">
																			<TYPE>
																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																			</TYPE>
																		</BITVAL>
																	</VALUE2>
																	<CODE_INFO column_number="34" file="verilog/prog_cnt.v" line_number="59"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<IDENTIFIER name="datai">
																	<CODE_INFO column_number="52" file="verilog/m6502.v" line_number="32"/>
																</IDENTIFIER>
															</VALUE>
															<CODE_INFO column_number="5" file="verilog/prog_cnt.v" line_number="60"/>
														</ALT>
														<DEFAULT>
															<IDENTIFIER name="core_alu_outl">
																<CODE_INFO column_number="15" file="verilog/m6502_org.v" line_number="193"/>
															</IDENTIFIER>
														</DEFAULT>
														<CODE_INFO column_number="5" file="verilog/prog_cnt.v" line_number="60"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="5" file="verilog/prog_cnt.v" line_number="60"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_pchl" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_pchl">
														<CODE_INFO column_number="13" file="verilog/m6502_org.v" line_number="194"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<SLICE>
														<PREFIX>
															<IDENTIFIER name="core_pc_pc">
																<CODE_INFO column_number="22" file="verilog/prog_cnt.v" line_number="55"/>
															</IDENTIFIER>
														</PREFIX>
														<RANGE direction="DOWNTO">
															<LEFTBOUND>
																<INTVAL value="15"/>
															</LEFTBOUND>
															<RIGHTBOUND>
																<INTVAL value="8"/>
															</RIGHTBOUND>
														</RANGE>
														<CODE_INFO column_number="22" file="verilog/prog_cnt.v" line_number="55"/>
													</SLICE>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="22" file="verilog/prog_cnt.v" line_number="55"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_pcll" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_pcll">
														<CODE_INFO column_number="13" file="verilog/m6502_org.v" line_number="195"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<CAST>
														<VALUE>
															<IDENTIFIER name="core_pc_pc">
																<CODE_INFO column_number="21" file="verilog/prog_cnt.v" line_number="57"/>
															</IDENTIFIER>
														</VALUE>
														<TYPE>
															<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																<RANGE direction="DOWNTO">
																	<LEFTBOUND>
																		<INTVAL value="7"/>
																	</LEFTBOUND>
																	<RIGHTBOUND>
																		<INTVAL value="0"/>
																	</RIGHTBOUND>
																</RANGE>
															</BITVECTOR>
														</TYPE>
													</CAST>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="21" file="verilog/prog_cnt.v" line_number="57"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_psrl" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_psrl">
														<CODE_INFO column_number="11" file="verilog/m6502_org.v" line_number="149"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_sm_psrl">
														<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="372"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="372"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_reset" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_reset">
														<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="143"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_sm_resetl">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="431"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="431"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_rg_load" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_rmb_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1526"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1526"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00000111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1526"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1526"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00010111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1526"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1526"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1527"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="00100111">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1527"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1527"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1527"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="00110111">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1527"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1527"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1528"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="01000111">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1528"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1528"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1528"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="01010111">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1528"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1528"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1529"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01100111">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1529"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1529"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1529"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01110111">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1529"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1529"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_smb_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1531"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1531"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10000111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1531"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1531"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10010111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1531"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1531"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1532"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="10100111">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1532"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1532"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1532"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110111">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1532"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1532"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1533"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11000111">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1533"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1533"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1533"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11010111">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1533"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1533"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1534"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11100111">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1534"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1534"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1534"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11110111">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1534"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1534"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abs_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1438"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1438"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10001100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1438"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1438"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10001110">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1438"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1438"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1439"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="11101100">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1439"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1439"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1439"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11001100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1439"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1439"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1440"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="00101100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1440"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1440"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1440"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10101110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1440"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1440"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1441"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10101100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1441"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1441"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1441"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10011100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1441"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1441"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpg_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1407"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1407"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="7"/>
																																	</INDEX>
																																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1407"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="0">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1407"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<CAST>
																																	<VALUE>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1407"/>
																																		</IDENTIFIER>
																																	</VALUE>
																																	<TYPE>
																																		<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="4"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</CAST>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00110">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="4"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1407"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1407"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1407"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="11000110">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1407"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1407"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1407"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11100110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1408"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1408"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_rmb_op">
																											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1408"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1408"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1408"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_smb_op">
																									<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1408"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1409"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1409"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1409"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00010100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1409"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1409"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1409"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00000100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1410"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1410"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1411"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1411"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1411"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1413"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1413"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="7"/>
																									</INDEX>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1413"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="0">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1413"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<CAST>
																									<VALUE>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1413"/>
																										</IDENTIFIER>
																									</VALUE>
																									<TYPE>
																										<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="4"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</CAST>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="4"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1413"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1413"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1413"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11010110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1413"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1413"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1413"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11110110">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1414"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1414"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abs_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1417"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1417"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="7"/>
																													</INDEX>
																													<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1417"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="0">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1417"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<CAST>
																													<VALUE>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1417"/>
																														</IDENTIFIER>
																													</VALUE>
																													<TYPE>
																														<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="4"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</CAST>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="01110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="4"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1417"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1417"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1417"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11001110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1417"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1417"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1417"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11101110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1418"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1418"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1418"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00011100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1418"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1418"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1418"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00001100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1419"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1419"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1420"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1420"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1420"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_bbx_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1536"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1536"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="1111">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1536"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpg_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1380"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1380"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1380"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1381"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1381"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1381"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1383"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1383"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1383"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abs_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1386"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1386"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="01101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1386"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_inx_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1395"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1395"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00001">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1395"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_ind_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1401"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1401"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10010">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1401"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpg_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1429"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1429"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00100100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1429"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1429"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10000100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1429"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1429"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1430"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="10100100">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1430"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1430"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1430"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11000100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1430"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1430"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1431"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11100100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1431"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1431"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1431"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10100110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1431"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1431"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1432"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10000110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1432"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1432"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1432"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01100100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1432"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1432"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1433"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1433"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1433"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1434"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1434"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1434"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1434"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1434"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1434"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1435"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10010110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1435"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1435"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1435"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10010100">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1435"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1435"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1436"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00110100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1436"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1436"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1436"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01110100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1436"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1436"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_acc_addr">
														<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1404"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="&amp;">
																	<VALUE1>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<MEMBER>
																					<PREFIX>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1404"/>
																						</IDENTIFIER>
																					</PREFIX>
																					<INDEX>
																						<INTVAL value="7"/>
																					</INDEX>
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1404"/>
																				</MEMBER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="0">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1404"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<CAST>
																					<VALUE>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1404"/>
																						</IDENTIFIER>
																					</VALUE>
																					<TYPE>
																						<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="4"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</CAST>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01010">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="4"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="62" file="verilog/op_dcd.v" line_number="1404"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="62" file="verilog/op_dcd.v" line_number="1404"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1405"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1405"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1405"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_adc_op"/>
											<PCALL name="hif_cone_core_sm_lda_op"/>
											<PCALL name="hif_cone_core_sm_ora_op"/>
											<PCALL name="hif_cone_core_sm_and_op"/>
											<PCALL name="hif_cone_core_sm_eor_op"/>
											<PCALL name="hif_cone_core_sm_sbc_op"/>
											<PCALL name="hif_cone_core_sm_state"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_aregd_load">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1088"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_adc_op">
																																									<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1089"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1089"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_ora_op">
																																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1089"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1089"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1089"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_eor_op">
																																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1090"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1090"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1090"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_and_op">
																																					<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1090"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1090"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1090"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_sbc_op">
																																			<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1091"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1091"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1091"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_lda_op">
																																	<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1091"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1091"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1091"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_acc_addr">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1092"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1092"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1092"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_type1_calc">
																													<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1088"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1088"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1092"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_resetl">
																											<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1088"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1088"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1092"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1093"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="00011010">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1093"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1093"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="00111010">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1093"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1093"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1094"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="2"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1094"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1094"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1094"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1094"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1095"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10001010">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1095"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1095"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10011000">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1095"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1095"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1096"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="1"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1096"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1096"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1096"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1096"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1097"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="3"/>
																							</INDEX>
																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1097"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1097"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1096"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01101000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1096"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1097"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1097"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1098"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1098"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1098"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_iny_1_addr"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_dregi_load">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1100"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="&amp;">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="&amp;">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1101"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="1"/>
																																											</INDEX>
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1101"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1101"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_bbx_op">
																																											<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1100"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1100"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1101"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="&amp;">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1102"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="1"/>
																																											</INDEX>
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1102"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1102"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_zpg_1_addr">
																																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1101"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1101"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1102"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1102"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1103"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="1"/>
																																									</INDEX>
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1103"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1103"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_zpg_3_addr">
																																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1102"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1102"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1103"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1103"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1104"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="2"/>
																																							</INDEX>
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1104"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1104"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_abs_1_addr">
																																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1103"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1103"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1104"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1104"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1105"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="2"/>
																																					</INDEX>
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1105"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1105"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_abs_3_addr">
																																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1104"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1104"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1105"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1105"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1106"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="2"/>
																																			</INDEX>
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1106"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1106"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_abs_rmw_addr">
																																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1105"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1105"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1106"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1106"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1107"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="1"/>
																																	</INDEX>
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1107"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1107"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_zpg_rmw_addr">
																																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1106"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1106"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1107"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1107"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1108"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="1"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1108"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1108"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_ind_1_addr">
																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1107"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1107"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1108"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1108"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1109"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="3"/>
																													</INDEX>
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1109"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1109"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_ind_1_addr">
																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1108"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1108"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1109"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1109"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1110"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="4"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1110"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1110"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_inx_1_addr">
																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1109"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1109"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1110"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1110"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1111"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="1"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1111"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1111"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_iny_1_addr">
																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1110"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1110"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1111"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1111"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="rdy">
																					<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1100"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1111"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1112"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1112"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1112"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_abx_rmw_addr"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_drego_load">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1114"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1116"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="3"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1116"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1116"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_abx_rmw_addr">
																											<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1115"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="1115"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1116"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1115"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="3"/>
																											</INDEX>
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1115"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1115"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1115"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10011110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1115"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1115"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1116"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="rdy">
																							<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1114"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1116"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_resetl">
																					<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1114"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1114"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1116"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1117"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1117"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1117"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_sreg_load">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1118"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="&amp;">
																	<VALUE1>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<MEMBER>
																					<PREFIX>
																						<IDENTIFIER name="core_sm_state">
																							<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1118"/>
																						</IDENTIFIER>
																					</PREFIX>
																					<INDEX>
																						<INTVAL value="1"/>
																					</INDEX>
																					<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1118"/>
																				</MEMBER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="1118"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1118"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10011010">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1118"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="1118"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1119"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1119"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1119"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_ldx_op"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_xreg_load">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1120"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_ldx_op">
																													<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1121"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1121"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_type3_calc">
																													<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1120"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="49" file="verilog/op_dcd.v" line_number="1120"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1121"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_resetl">
																											<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1120"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1120"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1121"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1122"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="3"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1122"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1122"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1121"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11111010">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1121"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1122"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1122"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1123"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11001010">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1123"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1123"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11101000">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1123"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1123"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1124"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="2"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1124"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1124"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1124"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1124"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1125"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10101010">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1125"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1125"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10111010">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1125"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1125"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1126"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="1"/>
																							</INDEX>
																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1126"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1126"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1126"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1126"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1127"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1127"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1127"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_ldy_op"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_yreg_load">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1128"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_ldy_op">
																													<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1129"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1129"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_type3_calc">
																													<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1128"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="49" file="verilog/op_dcd.v" line_number="1128"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1129"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_resetl">
																											<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1128"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1128"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1129"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1130"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10001000">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1130"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1130"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11001000">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1130"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1130"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1131"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="2"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1131"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1131"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1131"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1131"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1132"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="3"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1132"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1132"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1131"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="01111010">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1131"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1132"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1132"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1133"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="1"/>
																							</INDEX>
																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1133"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1133"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1132"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10101000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1132"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1133"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1133"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1134"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1134"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1134"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_abx_3_addr"/>
											<PCALL name="hif_cone_core_sm_abx_1_addr"/>
											<PCALL name="hif_cone_core_sm_aby_1_addr"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_lreg_load">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1136"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="|">
																																									<VALUE1>
																																										<EXPRESSION operator="&amp;">
																																											<VALUE1>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<MEMBER>
																																															<PREFIX>
																																																<IDENTIFIER name="core_sm_state">
																																																	<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1137"/>
																																																</IDENTIFIER>
																																															</PREFIX>
																																															<INDEX>
																																																<INTVAL value="2"/>
																																															</INDEX>
																																															<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1137"/>
																																														</MEMBER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="36" file="verilog/op_dcd.v" line_number="1137"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_abs_1_addr">
																																															<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1137"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1137"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="36" file="verilog/op_dcd.v" line_number="1137"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="&amp;">
																																											<VALUE1>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<MEMBER>
																																															<PREFIX>
																																																<IDENTIFIER name="core_sm_state">
																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1138"/>
																																																</IDENTIFIER>
																																															</PREFIX>
																																															<INDEX>
																																																<INTVAL value="2"/>
																																															</INDEX>
																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1138"/>
																																														</MEMBER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1138"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_abs_3_addr">
																																															<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1137"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1137"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1138"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1138"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="&amp;">
																																									<VALUE1>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<MEMBER>
																																													<PREFIX>
																																														<IDENTIFIER name="core_sm_state">
																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1139"/>
																																														</IDENTIFIER>
																																													</PREFIX>
																																													<INDEX>
																																														<INTVAL value="2"/>
																																													</INDEX>
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1139"/>
																																												</MEMBER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1139"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_zpx_rmw_addr">
																																													<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1138"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1138"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1139"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1139"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="&amp;">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1140"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="2"/>
																																											</INDEX>
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1140"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1140"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_abs_rmw_addr">
																																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1139"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1139"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1140"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1140"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1141"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="2"/>
																																									</INDEX>
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1141"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1141"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_abx_rmw_addr">
																																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1140"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1140"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1141"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1141"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="|">
																																									<VALUE1>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_abx_1_addr">
																																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1142"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1142"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_aby_1_addr">
																																													<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1142"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1142"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1142"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_abx_3_addr">
																																											<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1143"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1143"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1143"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_opcode">
																																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1143"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVECTORVAL VALUE="10011110">
																																									<TYPE>
																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="0"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</BITVECTORVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1143"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1143"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1144"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="2"/>
																																							</INDEX>
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1144"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1144"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1144"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1144"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1145"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="2"/>
																																									</INDEX>
																																									<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1145"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1145"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1145"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="3"/>
																																									</INDEX>
																																									<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1145"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1145"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1145"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1145"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="4"/>
																																							</INDEX>
																																							<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1145"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1145"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1145"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_inx_1_addr">
																																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1144"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1144"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="1145"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="1145"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1146"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="2"/>
																																					</INDEX>
																																					<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1146"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1146"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1146"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="3"/>
																																					</INDEX>
																																					<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1146"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1146"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1146"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_iny_1_addr">
																																			<CODE_INFO column_number="63" file="verilog/op_dcd.v" line_number="1145"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="69" file="verilog/op_dcd.v" line_number="1145"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1146"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1146"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1147"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="2"/>
																																			</INDEX>
																																			<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1147"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1147"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1147"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="3"/>
																																			</INDEX>
																																			<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1147"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1147"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1147"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_ind_1_addr">
																																	<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1146"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="1146"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1147"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1147"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1148"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="2"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1148"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1148"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1147"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="00101100">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1147"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1148"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1148"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1149"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="2"/>
																													</INDEX>
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1149"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1149"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_zpx_1_addr">
																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1148"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1148"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1149"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1149"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1150"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="2"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1150"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1150"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_zpx_3_addr">
																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1149"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1149"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1150"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1150"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="rdy">
																							<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="42" file="verilog/op_dcd.v" line_number="1136"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1150"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_resetl">
																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1136"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1136"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1150"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1151"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1151"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1151"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_rg_load">
														<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="144"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="CONCAT">
														<VALUE1>
															<EXPRESSION operator="CONCAT">
																<VALUE1>
																	<EXPRESSION operator="CONCAT">
																		<VALUE1>
																			<EXPRESSION operator="CONCAT">
																				<VALUE1>
																					<EXPRESSION operator="CONCAT">
																						<VALUE1>
																							<EXPRESSION operator="CONCAT">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_lreg_load">
																										<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1152"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<IDENTIFIER name="core_sm_yreg_load">
																										<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1152"/>
																									</IDENTIFIER>
																								</VALUE2>
																								<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1152"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<IDENTIFIER name="core_sm_xreg_load">
																								<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1152"/>
																							</IDENTIFIER>
																						</VALUE2>
																						<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1152"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<IDENTIFIER name="core_sm_sreg_load">
																						<CODE_INFO column_number="63" file="verilog/op_dcd.v" line_number="1152"/>
																					</IDENTIFIER>
																				</VALUE2>
																				<CODE_INFO column_number="63" file="verilog/op_dcd.v" line_number="1152"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_sm_drego_load">
																				<CODE_INFO column_number="75" file="verilog/op_dcd.v" line_number="1152"/>
																			</IDENTIFIER>
																		</VALUE2>
																		<CODE_INFO column_number="75" file="verilog/op_dcd.v" line_number="1152"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_sm_dregi_load">
																		<CODE_INFO column_number="87" file="verilog/op_dcd.v" line_number="1152"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="87" file="verilog/op_dcd.v" line_number="1152"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_sm_aregd_load">
																<CODE_INFO column_number="99" file="verilog/op_dcd.v" line_number="1152"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="99" file="verilog/op_dcd.v" line_number="1152"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="100" file="verilog/op_dcd.v" line_number="1152"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_abx_1_addr" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abx_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1389"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1389"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="11101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1389"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1390"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1390"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1390"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_abx_3_addr" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abx_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1447"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1447"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10111100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1447"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1447"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10111110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1447"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1447"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1448"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00111100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1448"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1448"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1449"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1449"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1449"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_abx_rmw_addr" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abx_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1422"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1422"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="7"/>
																									</INDEX>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1422"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="0">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1422"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<CAST>
																									<VALUE>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1422"/>
																										</IDENTIFIER>
																									</VALUE>
																									<TYPE>
																										<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="4"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</CAST>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="4"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1422"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1422"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1422"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11011110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1422"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1422"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1422"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11111110">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1423"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1423"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1424"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1424"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1424"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_aby_1_addr" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_aby_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1392"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1392"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="11001">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1392"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1393"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1393"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1393"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_adc_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_adc_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1474"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1474"/>
																								</IDENTIFIER>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1474"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<SLICE>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1474"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1474"/>
																								</SLICE>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="011">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1474"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1474"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="72" file="verilog/op_dcd.v" line_number="1474"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01110010">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1474"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1474"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1475"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1475"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1475"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_alu_ctl_d" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_rmb_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1526"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1526"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00000111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1526"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1526"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00010111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1526"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1526"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1527"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="00100111">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1527"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1527"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1527"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="00110111">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1527"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1527"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1528"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="01000111">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1528"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1528"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1528"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="01010111">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1528"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1528"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1529"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01100111">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1529"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1529"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1529"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01110111">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1529"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1529"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_smb_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1531"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1531"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10000111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1531"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1531"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10010111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1531"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1531"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1532"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="10100111">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1532"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1532"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1532"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110111">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1532"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1532"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1533"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11000111">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1533"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1533"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1533"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11010111">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1533"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1533"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1534"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11100111">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1534"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1534"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1534"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11110111">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1534"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1534"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1413"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1413"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="7"/>
																									</INDEX>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1413"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="0">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1413"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<CAST>
																									<VALUE>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1413"/>
																										</IDENTIFIER>
																									</VALUE>
																									<TYPE>
																										<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="4"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</CAST>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="4"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1413"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1413"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1413"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11010110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1413"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1413"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1413"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11110110">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1414"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1414"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_bbx_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1536"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1536"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="1111">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1536"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1383"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1383"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1383"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_inx_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1395"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1395"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00001">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1395"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_ind_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1401"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1401"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10010">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1401"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1434"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1434"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1434"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1434"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1434"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1434"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1435"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10010110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1435"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1435"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1435"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10010100">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1435"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1435"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1436"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00110100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1436"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1436"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1436"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01110100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1436"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1436"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_rel_addr">
														<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1373"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="1373"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10000000">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1373"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<CAST>
																					<VALUE>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1373"/>
																						</IDENTIFIER>
																					</VALUE>
																					<TYPE>
																						<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="4"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</CAST>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10000">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="4"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1373"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1373"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1374"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1374"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1374"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_abx_3_addr"/>
											<PCALL name="hif_cone_core_sm_abx_rmw_addr"/>
											<PCALL name="hif_cone_core_sm_type1_read"/>
											<PCALL name="hif_cone_core_sm_type3_read"/>
											<PCALL name="hif_cone_core_sm_lda_op"/>
											<PCALL name="hif_cone_core_sm_cpx_op"/>
											<PCALL name="hif_cone_core_sm_cpy_op"/>
											<PCALL name="hif_cone_core_sm_state"/>
											<PCALL name="hif_cone_core_sm_bit_op"/>
											<PCALL name="hif_cone_core_sm_trb_op"/>
											<PCALL name="hif_cone_core_sm_tsb_op"/>
											<PCALL name="hif_cone_core_sm_abx_1_addr"/>
											<PCALL name="hif_cone_core_sm_aby_1_addr"/>
											<PCALL name="hif_cone_core_sm_iny_1_addr"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_alu_ctl_bsel">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1252"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1253"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="2"/>
																													</INDEX>
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1253"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1253"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_rel_addr">
																													<CODE_INFO column_number="60" file="verilog/op_dcd.v" line_number="1252"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1252"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1253"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1252"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="4"/>
																													</INDEX>
																													<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1252"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1252"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_bbx_op">
																													<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1252"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1252"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1252"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1253"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1254"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="2"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1254"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1254"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_bbx_op">
																											<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1253"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1253"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1254"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1254"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_smb_op">
																									<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1254"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1254"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_type2_calc">
																									<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1255"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1255"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1255"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1255"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_rmb_op">
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1255"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1255"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_type2_calc">
																							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1256"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1256"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1256"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1256"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="01">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="1"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1276"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="|">
																																									<VALUE1>
																																										<EXPRESSION operator="|">
																																											<VALUE1>
																																												<EXPRESSION operator="|">
																																													<VALUE1>
																																														<EXPRESSION operator="|">
																																															<VALUE1>
																																																<EXPRESSION operator="|">
																																																	<VALUE1>
																																																		<EXPRESSION operator="&amp;">
																																																			<VALUE1>
																																																				<EXPRESSION operator="|">
																																																					<VALUE1>
																																																						<EXPRESSION operator="|">
																																																							<VALUE1>
																																																								<EXPRESSION operator="==">
																																																									<VALUE1>
																																																										<IDENTIFIER name="core_sm_cpx_op">
																																																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1258"/>
																																																										</IDENTIFIER>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<BITVAL value="1">
																																																											<TYPE>
																																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																											</TYPE>
																																																										</BITVAL>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1259"/>
																																																								</EXPRESSION>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<EXPRESSION operator="==">
																																																									<VALUE1>
																																																										<IDENTIFIER name="core_sm_cpy_op">
																																																											<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1259"/>
																																																										</IDENTIFIER>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<BITVAL value="1">
																																																											<TYPE>
																																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																											</TYPE>
																																																										</BITVAL>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="1259"/>
																																																								</EXPRESSION>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="1259"/>
																																																						</EXPRESSION>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<IDENTIFIER name="core_sm_bit_op">
																																																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1259"/>
																																																								</IDENTIFIER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVAL value="1">
																																																									<TYPE>
																																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																									</TYPE>
																																																								</BITVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1260"/>
																																																						</EXPRESSION>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1260"/>
																																																				</EXPRESSION>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<EXPRESSION operator="==">
																																																					<VALUE1>
																																																						<IDENTIFIER name="core_sm_type3_read">
																																																							<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1258"/>
																																																						</IDENTIFIER>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<BITVAL value="1">
																																																							<TYPE>
																																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																							</TYPE>
																																																						</BITVAL>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1258"/>
																																																				</EXPRESSION>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1260"/>
																																																		</EXPRESSION>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<EXPRESSION operator="&amp;">
																																																			<VALUE1>
																																																				<EXPRESSION operator="~">
																																																					<VALUE1>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<IDENTIFIER name="core_sm_lda_op">
																																																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1257"/>
																																																								</IDENTIFIER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVAL value="1">
																																																									<TYPE>
																																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																									</TYPE>
																																																								</BITVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1258"/>
																																																						</EXPRESSION>
																																																					</VALUE1>
																																																					<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1258"/>
																																																				</EXPRESSION>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<EXPRESSION operator="==">
																																																					<VALUE1>
																																																						<IDENTIFIER name="core_sm_type1_read">
																																																							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1257"/>
																																																						</IDENTIFIER>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<BITVAL value="1">
																																																							<TYPE>
																																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																							</TYPE>
																																																						</BITVAL>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1257"/>
																																																				</EXPRESSION>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1258"/>
																																																		</EXPRESSION>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1260"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="&amp;">
																																																	<VALUE1>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<MEMBER>
																																																					<PREFIX>
																																																						<IDENTIFIER name="core_sm_state">
																																																							<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1260"/>
																																																						</IDENTIFIER>
																																																					</PREFIX>
																																																					<INDEX>
																																																						<INTVAL value="1"/>
																																																					</INDEX>
																																																					<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1260"/>
																																																				</MEMBER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVAL value="1">
																																																					<TYPE>
																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																					</TYPE>
																																																				</BITVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1260"/>
																																																		</EXPRESSION>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<IDENTIFIER name="core_sm_opcode">
																																																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1260"/>
																																																				</IDENTIFIER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVECTORVAL VALUE="01111100">
																																																					<TYPE>
																																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																							<RANGE direction="DOWNTO">
																																																								<LEFTBOUND>
																																																									<INTVAL value="7"/>
																																																								</LEFTBOUND>
																																																								<RIGHTBOUND>
																																																									<INTVAL value="0"/>
																																																								</RIGHTBOUND>
																																																							</RANGE>
																																																						</BITVECTOR>
																																																					</TYPE>
																																																				</BITVECTORVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1260"/>
																																																		</EXPRESSION>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1260"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1260"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="&amp;">
																																															<VALUE1>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<MEMBER>
																																																			<PREFIX>
																																																				<IDENTIFIER name="core_sm_state">
																																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1261"/>
																																																				</IDENTIFIER>
																																																			</PREFIX>
																																																			<INDEX>
																																																				<INTVAL value="1"/>
																																																			</INDEX>
																																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1261"/>
																																																		</MEMBER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1261"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<IDENTIFIER name="core_sm_opcode">
																																																			<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1260"/>
																																																		</IDENTIFIER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVECTORVAL VALUE="10011110">
																																																			<TYPE>
																																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																					<RANGE direction="DOWNTO">
																																																						<LEFTBOUND>
																																																							<INTVAL value="7"/>
																																																						</LEFTBOUND>
																																																						<RIGHTBOUND>
																																																							<INTVAL value="0"/>
																																																						</RIGHTBOUND>
																																																					</RANGE>
																																																				</BITVECTOR>
																																																			</TYPE>
																																																		</BITVECTORVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1260"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1261"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1261"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="&amp;">
																																													<VALUE1>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<MEMBER>
																																																	<PREFIX>
																																																		<IDENTIFIER name="core_sm_state">
																																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1262"/>
																																																		</IDENTIFIER>
																																																	</PREFIX>
																																																	<INDEX>
																																																		<INTVAL value="3"/>
																																																	</INDEX>
																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1262"/>
																																																</MEMBER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1262"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_bbx_op">
																																																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1261"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1261"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1262"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1262"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="&amp;">
																																											<VALUE1>
																																												<EXPRESSION operator="|">
																																													<VALUE1>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_type2_calc">
																																																	<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1263"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1263"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_type2_write">
																																																	<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1263"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1263"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1263"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_trb_op">
																																															<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1262"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1262"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1263"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1263"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="&amp;">
																																									<VALUE1>
																																										<EXPRESSION operator="|">
																																											<VALUE1>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_type2_calc">
																																															<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1264"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1264"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_type2_write">
																																															<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1265"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1265"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1265"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_tsb_op">
																																													<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1264"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1264"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="1265"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="1265"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="&amp;">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1266"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="1"/>
																																											</INDEX>
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1266"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1266"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_rel_addr">
																																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1265"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1265"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1266"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1266"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1267"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="1"/>
																																											</INDEX>
																																											<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1267"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1267"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1267"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="2"/>
																																											</INDEX>
																																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1267"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1267"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1267"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_inx_1_addr">
																																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1266"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1266"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1267"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1267"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1268"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="1"/>
																																							</INDEX>
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1268"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1268"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_abx_3_addr">
																																							<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1267"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="1267"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1268"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1268"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1269"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="1"/>
																																					</INDEX>
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1269"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1269"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_abx_1_addr">
																																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1268"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1268"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1269"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1269"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1270"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="1"/>
																																			</INDEX>
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1270"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1270"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_aby_1_addr">
																																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1269"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1269"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1270"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1270"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1271"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="2"/>
																																	</INDEX>
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1271"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1271"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_iny_1_addr">
																																	<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1270"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1270"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1271"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1271"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1272"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="1"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1272"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1272"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_zpx_rmw_addr">
																															<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1271"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1271"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1272"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1272"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1273"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="1"/>
																													</INDEX>
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1273"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1273"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_abx_rmw_addr">
																													<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1272"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1272"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1273"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1273"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1274"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="1"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1274"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1274"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_zpx_3_addr">
																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1273"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1273"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1274"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1274"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1275"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="1"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1275"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1275"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_zpx_1_addr">
																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1274"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1274"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1275"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1275"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<BITVECTORVAL VALUE="10">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="1"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1276"/>
																</ALT>
																<DEFAULT>
																	<BITVECTORVAL VALUE="00">
																		<TYPE>
																			<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																				<RANGE direction="DOWNTO">
																					<LEFTBOUND>
																						<INTVAL value="1"/>
																					</LEFTBOUND>
																					<RIGHTBOUND>
																						<INTVAL value="0"/>
																					</RIGHTBOUND>
																				</RANGE>
																			</BITVECTOR>
																		</TYPE>
																	</BITVECTORVAL>
																</DEFAULT>
																<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1276"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1276"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1276"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_type2_read"/>
											<PCALL name="hif_cone_core_sm_adc_op"/>
											<PCALL name="hif_cone_core_sm_cmp_op"/>
											<PCALL name="hif_cone_core_sm_sbc_op"/>
											<PCALL name="hif_cone_core_sm_rol_op"/>
											<PCALL name="hif_cone_core_sm_ror_op"/>
											<PCALL name="hif_cone_core_sm_inc_op"/>
											<PCALL name="hif_cone_core_alu2op"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_alu_ctl_carry">
														<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="1224"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_opcode">
																																									<CODE_INFO column_number="42" file="verilog/op_dcd.v" line_number="1224"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVECTORVAL VALUE="11001000">
																																									<TYPE>
																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="0"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</BITVECTORVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="1224"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_opcode">
																																									<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1224"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVECTORVAL VALUE="11101000">
																																									<TYPE>
																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="0"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</BITVECTORVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1224"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="1224"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_opcode">
																																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1225"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVECTORVAL VALUE="00011010">
																																							<TYPE>
																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="0"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																								</BITVECTOR>
																																							</TYPE>
																																						</BITVECTORVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1225"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1225"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1225"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="1"/>
																																					</INDEX>
																																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1225"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1225"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1225"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1226"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="3"/>
																																					</INDEX>
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1226"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1226"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_bbx_op">
																																					<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1225"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="1225"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1226"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1226"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1227"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="1"/>
																																			</INDEX>
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1227"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1227"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_rel_addr">
																																			<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1226"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1226"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1227"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1227"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1228"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="2"/>
																																	</INDEX>
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1228"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1228"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_inx_1_addr">
																																	<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1227"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1227"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1228"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1228"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1229"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="1"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1229"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1229"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_iny_1_addr">
																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1228"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1228"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1229"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1229"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1230"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="1"/>
																													</INDEX>
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1230"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1230"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_ind_1_addr">
																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1229"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1229"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1230"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1230"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_type2_calc">
																													<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1231"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1231"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_type2_read">
																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1231"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1231"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1231"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_inc_op">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1232"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1232"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1232"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1232"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_cmp_op">
																									<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1233"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1233"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_type1_read">
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1232"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1232"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1233"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1233"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_cpx_op">
																									<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1234"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1234"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_cpy_op">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1234"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1234"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1234"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_type3_read">
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1233"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1233"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1234"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1234"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1246"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_type2_calc">
																													<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1237"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1237"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_type2_read">
																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1237"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1237"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1237"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_type1_read">
																											<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1238"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1238"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1238"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_rol_op">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1239"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1239"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_ror_op">
																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1238"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1238"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1239"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1239"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_adc_op">
																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1235"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1235"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_sbc_op">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1236"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1236"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1236"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_type1_read">
																									<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1235"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1235"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1236"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1239"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<MEMBER>
																			<PREFIX>
																				<IDENTIFIER name="core_sm_psrl">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1239"/>
																				</IDENTIFIER>
																			</PREFIX>
																			<INDEX>
																				<INTVAL value="0"/>
																			</INDEX>
																			<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1239"/>
																		</MEMBER>
																	</VALUE>
																	<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1246"/>
																</ALT>
																<DEFAULT>
																	<WHEN logicTernary="true">
																		<ALT>
																			<CONDITION>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1241"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="2"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1241"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1241"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_abx_rmw_addr">
																															<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="1240"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1240"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1241"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1240"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="2"/>
																															</INDEX>
																															<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1240"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1240"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1240"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="01111100">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1240"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1240"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1241"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1242"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="3"/>
																													</INDEX>
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1242"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1242"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_iny_1_addr">
																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1241"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1241"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1242"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1242"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_abx_1_addr">
																																	<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1243"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1243"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_aby_1_addr">
																																	<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1243"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1243"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1243"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_abx_3_addr">
																															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1244"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1244"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1244"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1244"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10011110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1244"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1244"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1245"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="2"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1245"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1245"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1245"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1245"/>
																				</EXPRESSION>
																			</CONDITION>
																			<VALUE>
																				<MEMBER>
																					<PREFIX>
																						<IDENTIFIER name="core_alu2op">
																							<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="148"/>
																						</IDENTIFIER>
																					</PREFIX>
																					<INDEX>
																						<INTVAL value="3"/>
																					</INDEX>
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1245"/>
																				</MEMBER>
																			</VALUE>
																			<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1246"/>
																		</ALT>
																		<DEFAULT>
																			<BITVAL value="0">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</DEFAULT>
																		<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1246"/>
																	</WHEN>
																</DEFAULT>
																<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1246"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1246"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1246"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_alu_ctl_bcd">
														<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1216"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="&amp;">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_adc_op">
																							<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1217"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1217"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_sbc_op">
																							<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1217"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1217"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1217"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_psrl">
																									<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1216"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="3"/>
																							</INDEX>
																							<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1216"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1216"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_type1_read">
																							<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="1216"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1216"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1216"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1217"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1218"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1218"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1218"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_and_op"/>
											<PCALL name="hif_cone_core_sm_eor_op"/>
											<PCALL name="hif_cone_core_sm_asl_op"/>
											<PCALL name="hif_cone_core_sm_lsr_op"/>
											<PCALL name="hif_cone_core_sm_dec_op"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_alu_ctl_mode">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1167"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="&amp;">
																	<VALUE1>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_trb_op">
																					<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1167"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1167"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_type2_calc">
																					<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="1167"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1167"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1167"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="111">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="2"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1210"/>
														</ALT>
														<DEFAULT>
															<WHEN logicTernary="true">
																<ALT>
																	<CONDITION>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_eor_op">
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1168"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1168"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_type1_read">
																							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1168"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1168"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1168"/>
																		</EXPRESSION>
																	</CONDITION>
																	<VALUE>
																		<BITVECTORVAL VALUE="110">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="2"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE>
																	<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1210"/>
																</ALT>
																<DEFAULT>
																	<WHEN logicTernary="true">
																		<ALT>
																			<CONDITION>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="&amp;">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1169"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="1"/>
																																											</INDEX>
																																											<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1169"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1169"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_opcode">
																																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1169"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVECTORVAL VALUE="01100100">
																																											<TYPE>
																																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																													<RANGE direction="DOWNTO">
																																														<LEFTBOUND>
																																															<INTVAL value="7"/>
																																														</LEFTBOUND>
																																														<RIGHTBOUND>
																																															<INTVAL value="0"/>
																																														</RIGHTBOUND>
																																													</RANGE>
																																												</BITVECTOR>
																																											</TYPE>
																																										</BITVECTORVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1169"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1169"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="&amp;">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1170"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="2"/>
																																											</INDEX>
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1170"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1170"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_opcode">
																																											<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1169"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVECTORVAL VALUE="01110100">
																																											<TYPE>
																																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																													<RANGE direction="DOWNTO">
																																														<LEFTBOUND>
																																															<INTVAL value="7"/>
																																														</LEFTBOUND>
																																														<RIGHTBOUND>
																																															<INTVAL value="0"/>
																																														</RIGHTBOUND>
																																													</RANGE>
																																												</BITVECTOR>
																																											</TYPE>
																																										</BITVECTORVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1169"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1170"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1170"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1171"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="2"/>
																																									</INDEX>
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1171"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1171"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_opcode">
																																									<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1170"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVECTORVAL VALUE="10011100">
																																									<TYPE>
																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="0"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</BITVECTORVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1170"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1171"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1171"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1172"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="3"/>
																																							</INDEX>
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1172"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1172"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_opcode">
																																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1171"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVECTORVAL VALUE="10011110">
																																							<TYPE>
																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="0"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																								</BITVECTOR>
																																							</TYPE>
																																						</BITVECTORVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1171"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1172"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1172"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1173"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="2"/>
																																					</INDEX>
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1173"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1173"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_bbx_op">
																																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1172"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1172"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1173"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1173"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_and_op">
																																			<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1174"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1174"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_type1_read">
																																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1173"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1173"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1174"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1174"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_bit_op">
																																	<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1174"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1174"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_type3_read">
																																	<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1175"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1175"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1175"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1175"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_trb_op">
																															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1175"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1175"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_type2_write">
																															<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1176"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1176"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1176"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1176"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_tsb_op">
																													<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1176"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1176"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_type2_write">
																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1177"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1177"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1177"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1177"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_rmb_op">
																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1177"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1177"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_type2_calc">
																											<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1178"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1178"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1178"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1178"/>
																				</EXPRESSION>
																			</CONDITION>
																			<VALUE>
																				<BITVECTORVAL VALUE="100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="2"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE>
																			<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1210"/>
																		</ALT>
																		<DEFAULT>
																			<WHEN logicTernary="true">
																				<ALT>
																					<CONDITION>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_type1_read">
																															<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1179"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1179"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_type2_read">
																															<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1179"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1179"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1179"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_type2_calc">
																													<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1180"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1180"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1180"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_asl_op">
																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1180"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1180"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_rol_op">
																													<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1181"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1181"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1181"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1181"/>
																						</EXPRESSION>
																					</CONDITION>
																					<VALUE>
																						<BITVECTORVAL VALUE="010">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="2"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE>
																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1210"/>
																				</ALT>
																				<DEFAULT>
																					<WHEN logicTernary="true">
																						<ALT>
																							<CONDITION>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_type1_read">
																																	<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1182"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1182"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_type2_read">
																																	<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1182"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1182"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1182"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_type2_calc">
																															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1183"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1183"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1183"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_lsr_op">
																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1183"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1183"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_ror_op">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1184"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1184"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1184"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1184"/>
																								</EXPRESSION>
																							</CONDITION>
																							<VALUE>
																								<BITVECTORVAL VALUE="011">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="2"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE>
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1210"/>
																						</ALT>
																						<DEFAULT>
																							<WHEN logicTernary="true">
																								<ALT>
																									<CONDITION>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_opcode">
																																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1187"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVECTORVAL VALUE="10001000">
																																									<TYPE>
																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="0"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</BITVECTORVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1187"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_opcode">
																																									<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1187"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVECTORVAL VALUE="11001010">
																																									<TYPE>
																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="0"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</BITVECTORVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1187"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1187"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_opcode">
																																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1188"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVECTORVAL VALUE="00111010">
																																							<TYPE>
																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="0"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																								</BITVECTOR>
																																							</TYPE>
																																						</BITVECTORVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1188"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1188"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1188"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="1"/>
																																					</INDEX>
																																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1188"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1188"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1188"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_type2_calc">
																																							<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1185"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1185"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_type2_read">
																																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1185"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1185"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1185"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_dec_op">
																																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1186"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1186"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1186"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1188"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_cmp_op">
																																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1189"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1189"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_sbc_op">
																																					<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1189"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1189"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1189"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_type1_read">
																																			<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1188"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="49" file="verilog/op_dcd.v" line_number="1188"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1189"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1189"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_cpx_op">
																																			<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1190"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1190"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_cpy_op">
																																			<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1191"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1191"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1191"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_type3_read">
																																	<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1190"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1190"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1191"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1191"/>
																										</EXPRESSION>
																									</CONDITION>
																									<VALUE>
																										<BITVECTORVAL VALUE="001">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="2"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE>
																									<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1210"/>
																								</ALT>
																								<DEFAULT>
																									<WHEN logicTernary="true">
																										<ALT>
																											<CONDITION>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="|">
																																									<VALUE1>
																																										<EXPRESSION operator="|">
																																											<VALUE1>
																																												<EXPRESSION operator="|">
																																													<VALUE1>
																																														<EXPRESSION operator="|">
																																															<VALUE1>
																																																<EXPRESSION operator="|">
																																																	<VALUE1>
																																																		<EXPRESSION operator="|">
																																																			<VALUE1>
																																																				<EXPRESSION operator="|">
																																																					<VALUE1>
																																																						<EXPRESSION operator="&amp;">
																																																							<VALUE1>
																																																								<EXPRESSION operator="|">
																																																									<VALUE1>
																																																										<EXPRESSION operator="==">
																																																											<VALUE1>
																																																												<MEMBER>
																																																													<PREFIX>
																																																														<IDENTIFIER name="core_sm_state">
																																																															<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1193"/>
																																																														</IDENTIFIER>
																																																													</PREFIX>
																																																													<INDEX>
																																																														<INTVAL value="1"/>
																																																													</INDEX>
																																																													<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1193"/>
																																																												</MEMBER>
																																																											</VALUE1>
																																																											<VALUE2>
																																																												<BITVAL value="1">
																																																													<TYPE>
																																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																													</TYPE>
																																																												</BITVAL>
																																																											</VALUE2>
																																																											<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1193"/>
																																																										</EXPRESSION>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<EXPRESSION operator="==">
																																																											<VALUE1>
																																																												<MEMBER>
																																																													<PREFIX>
																																																														<IDENTIFIER name="core_sm_state">
																																																															<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1193"/>
																																																														</IDENTIFIER>
																																																													</PREFIX>
																																																													<INDEX>
																																																														<INTVAL value="2"/>
																																																													</INDEX>
																																																													<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1193"/>
																																																												</MEMBER>
																																																											</VALUE1>
																																																											<VALUE2>
																																																												<BITVAL value="1">
																																																													<TYPE>
																																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																													</TYPE>
																																																												</BITVAL>
																																																											</VALUE2>
																																																											<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1193"/>
																																																										</EXPRESSION>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1193"/>
																																																								</EXPRESSION>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<EXPRESSION operator="==">
																																																									<VALUE1>
																																																										<IDENTIFIER name="core_sm_rel_addr">
																																																											<CODE_INFO column_number="59" file="verilog/op_dcd.v" line_number="1192"/>
																																																										</IDENTIFIER>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<BITVAL value="1">
																																																											<TYPE>
																																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																											</TYPE>
																																																										</BITVAL>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="65" file="verilog/op_dcd.v" line_number="1192"/>
																																																								</EXPRESSION>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1193"/>
																																																						</EXPRESSION>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<EXPRESSION operator="&amp;">
																																																							<VALUE1>
																																																								<EXPRESSION operator="|">
																																																									<VALUE1>
																																																										<EXPRESSION operator="==">
																																																											<VALUE1>
																																																												<MEMBER>
																																																													<PREFIX>
																																																														<IDENTIFIER name="core_sm_state">
																																																															<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1192"/>
																																																														</IDENTIFIER>
																																																													</PREFIX>
																																																													<INDEX>
																																																														<INTVAL value="3"/>
																																																													</INDEX>
																																																													<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1192"/>
																																																												</MEMBER>
																																																											</VALUE1>
																																																											<VALUE2>
																																																												<BITVAL value="1">
																																																													<TYPE>
																																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																													</TYPE>
																																																												</BITVAL>
																																																											</VALUE2>
																																																											<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1192"/>
																																																										</EXPRESSION>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<EXPRESSION operator="==">
																																																											<VALUE1>
																																																												<MEMBER>
																																																													<PREFIX>
																																																														<IDENTIFIER name="core_sm_state">
																																																															<CODE_INFO column_number="42" file="verilog/op_dcd.v" line_number="1192"/>
																																																														</IDENTIFIER>
																																																													</PREFIX>
																																																													<INDEX>
																																																														<INTVAL value="4"/>
																																																													</INDEX>
																																																													<CODE_INFO column_number="42" file="verilog/op_dcd.v" line_number="1192"/>
																																																												</MEMBER>
																																																											</VALUE1>
																																																											<VALUE2>
																																																												<BITVAL value="1">
																																																													<TYPE>
																																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																													</TYPE>
																																																												</BITVAL>
																																																											</VALUE2>
																																																											<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1192"/>
																																																										</EXPRESSION>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1192"/>
																																																								</EXPRESSION>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<EXPRESSION operator="==">
																																																									<VALUE1>
																																																										<IDENTIFIER name="core_sm_bbx_op">
																																																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1192"/>
																																																										</IDENTIFIER>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<BITVAL value="1">
																																																											<TYPE>
																																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																											</TYPE>
																																																										</BITVAL>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1192"/>
																																																								</EXPRESSION>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="49" file="verilog/op_dcd.v" line_number="1192"/>
																																																						</EXPRESSION>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1193"/>
																																																				</EXPRESSION>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<EXPRESSION operator="&amp;">
																																																					<VALUE1>
																																																						<EXPRESSION operator="|">
																																																							<VALUE1>
																																																								<EXPRESSION operator="|">
																																																									<VALUE1>
																																																										<EXPRESSION operator="==">
																																																											<VALUE1>
																																																												<IDENTIFIER name="core_sm_opcode">
																																																													<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1194"/>
																																																												</IDENTIFIER>
																																																											</VALUE1>
																																																											<VALUE2>
																																																												<BITVECTORVAL VALUE="11001000">
																																																													<TYPE>
																																																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																															<RANGE direction="DOWNTO">
																																																																<LEFTBOUND>
																																																																	<INTVAL value="7"/>
																																																																</LEFTBOUND>
																																																																<RIGHTBOUND>
																																																																	<INTVAL value="0"/>
																																																																</RIGHTBOUND>
																																																															</RANGE>
																																																														</BITVECTOR>
																																																													</TYPE>
																																																												</BITVECTORVAL>
																																																											</VALUE2>
																																																											<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1194"/>
																																																										</EXPRESSION>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<EXPRESSION operator="==">
																																																											<VALUE1>
																																																												<IDENTIFIER name="core_sm_opcode">
																																																													<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1194"/>
																																																												</IDENTIFIER>
																																																											</VALUE1>
																																																											<VALUE2>
																																																												<BITVECTORVAL VALUE="11101000">
																																																													<TYPE>
																																																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																															<RANGE direction="DOWNTO">
																																																																<LEFTBOUND>
																																																																	<INTVAL value="7"/>
																																																																</LEFTBOUND>
																																																																<RIGHTBOUND>
																																																																	<INTVAL value="0"/>
																																																																</RIGHTBOUND>
																																																															</RANGE>
																																																														</BITVECTOR>
																																																													</TYPE>
																																																												</BITVECTORVAL>
																																																											</VALUE2>
																																																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1194"/>
																																																										</EXPRESSION>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1194"/>
																																																								</EXPRESSION>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<EXPRESSION operator="==">
																																																									<VALUE1>
																																																										<IDENTIFIER name="core_sm_opcode">
																																																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1195"/>
																																																										</IDENTIFIER>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<BITVECTORVAL VALUE="00011010">
																																																											<TYPE>
																																																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																													<RANGE direction="DOWNTO">
																																																														<LEFTBOUND>
																																																															<INTVAL value="7"/>
																																																														</LEFTBOUND>
																																																														<RIGHTBOUND>
																																																															<INTVAL value="0"/>
																																																														</RIGHTBOUND>
																																																													</RANGE>
																																																												</BITVECTOR>
																																																											</TYPE>
																																																										</BITVECTORVAL>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1195"/>
																																																								</EXPRESSION>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1195"/>
																																																						</EXPRESSION>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<MEMBER>
																																																									<PREFIX>
																																																										<IDENTIFIER name="core_sm_state">
																																																											<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1195"/>
																																																										</IDENTIFIER>
																																																									</PREFIX>
																																																									<INDEX>
																																																										<INTVAL value="1"/>
																																																									</INDEX>
																																																									<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1195"/>
																																																								</MEMBER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVAL value="1">
																																																									<TYPE>
																																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																									</TYPE>
																																																								</BITVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1195"/>
																																																						</EXPRESSION>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1195"/>
																																																				</EXPRESSION>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1195"/>
																																																		</EXPRESSION>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<EXPRESSION operator="&amp;">
																																																			<VALUE1>
																																																				<EXPRESSION operator="|">
																																																					<VALUE1>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<MEMBER>
																																																									<PREFIX>
																																																										<IDENTIFIER name="core_sm_state">
																																																											<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1196"/>
																																																										</IDENTIFIER>
																																																									</PREFIX>
																																																									<INDEX>
																																																										<INTVAL value="1"/>
																																																									</INDEX>
																																																									<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1196"/>
																																																								</MEMBER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVAL value="1">
																																																									<TYPE>
																																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																									</TYPE>
																																																								</BITVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1196"/>
																																																						</EXPRESSION>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<MEMBER>
																																																									<PREFIX>
																																																										<IDENTIFIER name="core_sm_state">
																																																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1196"/>
																																																										</IDENTIFIER>
																																																									</PREFIX>
																																																									<INDEX>
																																																										<INTVAL value="2"/>
																																																									</INDEX>
																																																									<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1196"/>
																																																								</MEMBER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVAL value="1">
																																																									<TYPE>
																																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																									</TYPE>
																																																								</BITVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1196"/>
																																																						</EXPRESSION>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1196"/>
																																																				</EXPRESSION>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<EXPRESSION operator="==">
																																																					<VALUE1>
																																																						<IDENTIFIER name="core_sm_opcode">
																																																							<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1195"/>
																																																						</IDENTIFIER>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<BITVECTORVAL VALUE="01111100">
																																																							<TYPE>
																																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																									<RANGE direction="DOWNTO">
																																																										<LEFTBOUND>
																																																											<INTVAL value="7"/>
																																																										</LEFTBOUND>
																																																										<RIGHTBOUND>
																																																											<INTVAL value="0"/>
																																																										</RIGHTBOUND>
																																																									</RANGE>
																																																								</BITVECTOR>
																																																							</TYPE>
																																																						</BITVECTORVAL>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="1195"/>
																																																				</EXPRESSION>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1196"/>
																																																		</EXPRESSION>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1196"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="&amp;">
																																																	<VALUE1>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<MEMBER>
																																																					<PREFIX>
																																																						<IDENTIFIER name="core_sm_state">
																																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1197"/>
																																																						</IDENTIFIER>
																																																					</PREFIX>
																																																					<INDEX>
																																																						<INTVAL value="1"/>
																																																					</INDEX>
																																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1197"/>
																																																				</MEMBER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVAL value="1">
																																																					<TYPE>
																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																					</TYPE>
																																																				</BITVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1197"/>
																																																		</EXPRESSION>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<IDENTIFIER name="core_sm_zpx_1_addr">
																																																					<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1196"/>
																																																				</IDENTIFIER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVAL value="1">
																																																					<TYPE>
																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																					</TYPE>
																																																				</BITVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="1196"/>
																																																		</EXPRESSION>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1197"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1197"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="&amp;">
																																															<VALUE1>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<MEMBER>
																																																			<PREFIX>
																																																				<IDENTIFIER name="core_sm_state">
																																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1198"/>
																																																				</IDENTIFIER>
																																																			</PREFIX>
																																																			<INDEX>
																																																				<INTVAL value="1"/>
																																																			</INDEX>
																																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1198"/>
																																																		</MEMBER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1198"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<IDENTIFIER name="core_sm_zpx_3_addr">
																																																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1197"/>
																																																		</IDENTIFIER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1197"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1198"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1198"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="&amp;">
																																													<VALUE1>
																																														<EXPRESSION operator="|">
																																															<VALUE1>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<MEMBER>
																																																			<PREFIX>
																																																				<IDENTIFIER name="core_sm_state">
																																																					<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1199"/>
																																																				</IDENTIFIER>
																																																			</PREFIX>
																																																			<INDEX>
																																																				<INTVAL value="1"/>
																																																			</INDEX>
																																																			<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1199"/>
																																																		</MEMBER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1199"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<MEMBER>
																																																			<PREFIX>
																																																				<IDENTIFIER name="core_sm_state">
																																																					<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1199"/>
																																																				</IDENTIFIER>
																																																			</PREFIX>
																																																			<INDEX>
																																																				<INTVAL value="2"/>
																																																			</INDEX>
																																																			<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1199"/>
																																																		</MEMBER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1199"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1199"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_inx_1_addr">
																																																	<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1198"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1198"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1199"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1199"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="&amp;">
																																											<VALUE1>
																																												<EXPRESSION operator="|">
																																													<VALUE1>
																																														<EXPRESSION operator="|">
																																															<VALUE1>
																																																<EXPRESSION operator="|">
																																																	<VALUE1>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<IDENTIFIER name="core_sm_abx_1_addr">
																																																					<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1200"/>
																																																				</IDENTIFIER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVAL value="1">
																																																					<TYPE>
																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																					</TYPE>
																																																				</BITVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1200"/>
																																																		</EXPRESSION>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<IDENTIFIER name="core_sm_aby_1_addr">
																																																					<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1200"/>
																																																				</IDENTIFIER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVAL value="1">
																																																					<TYPE>
																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																					</TYPE>
																																																				</BITVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1200"/>
																																																		</EXPRESSION>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1200"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<IDENTIFIER name="core_sm_abx_3_addr">
																																																			<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1201"/>
																																																		</IDENTIFIER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1201"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1201"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_opcode">
																																																	<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1201"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVECTORVAL VALUE="10011110">
																																																	<TYPE>
																																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																			<RANGE direction="DOWNTO">
																																																				<LEFTBOUND>
																																																					<INTVAL value="7"/>
																																																				</LEFTBOUND>
																																																				<RIGHTBOUND>
																																																					<INTVAL value="0"/>
																																																				</RIGHTBOUND>
																																																			</RANGE>
																																																		</BITVECTOR>
																																																	</TYPE>
																																																</BITVECTORVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1201"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1201"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="|">
																																													<VALUE1>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<MEMBER>
																																																	<PREFIX>
																																																		<IDENTIFIER name="core_sm_state">
																																																			<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1202"/>
																																																		</IDENTIFIER>
																																																	</PREFIX>
																																																	<INDEX>
																																																		<INTVAL value="1"/>
																																																	</INDEX>
																																																	<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1202"/>
																																																</MEMBER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1202"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<MEMBER>
																																																	<PREFIX>
																																																		<IDENTIFIER name="core_sm_state">
																																																			<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1202"/>
																																																		</IDENTIFIER>
																																																	</PREFIX>
																																																	<INDEX>
																																																		<INTVAL value="2"/>
																																																	</INDEX>
																																																	<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1202"/>
																																																</MEMBER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1202"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1202"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1202"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1202"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="&amp;">
																																									<VALUE1>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<MEMBER>
																																													<PREFIX>
																																														<IDENTIFIER name="core_sm_state">
																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1203"/>
																																														</IDENTIFIER>
																																													</PREFIX>
																																													<INDEX>
																																														<INTVAL value="1"/>
																																													</INDEX>
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1203"/>
																																												</MEMBER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1203"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_ind_1_addr">
																																													<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1202"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="1202"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1203"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1203"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="&amp;">
																																							<VALUE1>
																																								<EXPRESSION operator="|">
																																									<VALUE1>
																																										<EXPRESSION operator="|">
																																											<VALUE1>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<MEMBER>
																																															<PREFIX>
																																																<IDENTIFIER name="core_sm_state">
																																																	<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1204"/>
																																																</IDENTIFIER>
																																															</PREFIX>
																																															<INDEX>
																																																<INTVAL value="1"/>
																																															</INDEX>
																																															<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1204"/>
																																														</MEMBER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1204"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<MEMBER>
																																															<PREFIX>
																																																<IDENTIFIER name="core_sm_state">
																																																	<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1204"/>
																																																</IDENTIFIER>
																																															</PREFIX>
																																															<INDEX>
																																																<INTVAL value="2"/>
																																															</INDEX>
																																															<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1204"/>
																																														</MEMBER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1204"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1204"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<MEMBER>
																																													<PREFIX>
																																														<IDENTIFIER name="core_sm_state">
																																															<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1204"/>
																																														</IDENTIFIER>
																																													</PREFIX>
																																													<INDEX>
																																														<INTVAL value="3"/>
																																													</INDEX>
																																													<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1204"/>
																																												</MEMBER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1204"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1204"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_iny_1_addr">
																																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1203"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1203"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="1204"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="1204"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1205"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="1"/>
																																									</INDEX>
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1205"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1205"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_zpx_rmw_addr">
																																									<CODE_INFO column_number="65" file="verilog/op_dcd.v" line_number="1204"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="71" file="verilog/op_dcd.v" line_number="1204"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1205"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1205"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1206"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="1"/>
																																									</INDEX>
																																									<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1206"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1206"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1206"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="2"/>
																																									</INDEX>
																																									<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1206"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1206"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1206"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_abx_rmw_addr">
																																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1205"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1205"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1206"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1206"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_type2_calc">
																																							<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1207"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1207"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_type2_read">
																																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1207"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1207"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1207"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_inc_op">
																																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1208"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1208"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1208"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1208"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_adc_op">
																																			<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1209"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1209"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_type1_read">
																																			<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1208"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1208"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1209"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1209"/>
																												</EXPRESSION>
																											</CONDITION>
																											<VALUE>
																												<BITVECTORVAL VALUE="000">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="2"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE>
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1210"/>
																										</ALT>
																										<DEFAULT>
																											<BITVECTORVAL VALUE="101">
																												<TYPE>
																													<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																														<RANGE direction="DOWNTO">
																															<LEFTBOUND>
																																<INTVAL value="2"/>
																															</LEFTBOUND>
																															<RIGHTBOUND>
																																<INTVAL value="0"/>
																															</RIGHTBOUND>
																														</RANGE>
																													</BITVECTOR>
																												</TYPE>
																											</BITVECTORVAL>
																										</DEFAULT>
																										<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1210"/>
																									</WHEN>
																								</DEFAULT>
																								<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1210"/>
																							</WHEN>
																						</DEFAULT>
																						<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1210"/>
																					</WHEN>
																				</DEFAULT>
																				<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1210"/>
																			</WHEN>
																		</DEFAULT>
																		<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1210"/>
																	</WHEN>
																</DEFAULT>
																<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1210"/>
															</WHEN>
														</DEFAULT>
														<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1210"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1210"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_log_b_inv">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1280"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="&amp;">
																	<VALUE1>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_rmb_op">
																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1280"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1280"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_type2_calc">
																					<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1280"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="49" file="verilog/op_dcd.v" line_number="1280"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="49" file="verilog/op_dcd.v" line_number="1280"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1281"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1281"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1281"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_alu_ctl_d">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1158"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="CONCAT">
														<VALUE1>
															<EXPRESSION operator="CONCAT">
																<VALUE1>
																	<EXPRESSION operator="CONCAT">
																		<VALUE1>
																			<EXPRESSION operator="CONCAT">
																				<VALUE1>
																					<EXPRESSION operator="CONCAT">
																						<VALUE1>
																							<EXPRESSION operator="CONCAT">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_log_b_inv">
																										<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1158"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<SLICE>
																										<PREFIX>
																											<IDENTIFIER name="core_sm_opcode">
																												<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="1158"/>
																											</IDENTIFIER>
																										</PREFIX>
																										<RANGE direction="DOWNTO">
																											<LEFTBOUND>
																												<INTVAL value="6"/>
																											</LEFTBOUND>
																											<RIGHTBOUND>
																												<INTVAL value="4"/>
																											</RIGHTBOUND>
																										</RANGE>
																										<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="1158"/>
																									</SLICE>
																								</VALUE2>
																								<CODE_INFO column_number="45" file="verilog/op_dcd.v" line_number="1158"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<IDENTIFIER name="core_sm_alu_ctl_bsel">
																								<CODE_INFO column_number="59" file="verilog/op_dcd.v" line_number="1158"/>
																							</IDENTIFIER>
																						</VALUE2>
																						<CODE_INFO column_number="59" file="verilog/op_dcd.v" line_number="1158"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<IDENTIFIER name="core_sm_resetl">
																						<CODE_INFO column_number="67" file="verilog/op_dcd.v" line_number="1158"/>
																					</IDENTIFIER>
																				</VALUE2>
																				<CODE_INFO column_number="67" file="verilog/op_dcd.v" line_number="1158"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_sm_alu_ctl_carry">
																				<CODE_INFO column_number="82" file="verilog/op_dcd.v" line_number="1158"/>
																			</IDENTIFIER>
																		</VALUE2>
																		<CODE_INFO column_number="82" file="verilog/op_dcd.v" line_number="1158"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_sm_alu_ctl_bcd">
																		<CODE_INFO column_number="95" file="verilog/op_dcd.v" line_number="1158"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="95" file="verilog/op_dcd.v" line_number="1158"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_sm_alu_ctl_mode">
																<CODE_INFO column_number="109" file="verilog/op_dcd.v" line_number="1158"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="109" file="verilog/op_dcd.v" line_number="1158"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="110" file="verilog/op_dcd.v" line_number="1158"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_and_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_and_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1480"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1480"/>
																								</IDENTIFIER>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1480"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<SLICE>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1480"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1480"/>
																								</SLICE>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="001">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1480"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1480"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="72" file="verilog/op_dcd.v" line_number="1480"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00110010">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1480"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1480"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1481"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1481"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1481"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_asl_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_asl_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1490"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1490"/>
																								</IDENTIFIER>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="2"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="2"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1490"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<SLICE>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1490"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1490"/>
																								</SLICE>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1490"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1490"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="72" file="verilog/op_dcd.v" line_number="1490"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00001010">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1490"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1490"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1491"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1491"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1491"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_bit_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_bit_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1522"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1522"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="00100100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1522"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1522"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="00101100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1522"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1522"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1523"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10001001">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1523"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1523"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1523"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00110100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1523"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1523"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1524"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00111100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1524"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1524"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1525"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1525"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1525"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_cmp_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_cmp_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1488"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1488"/>
																								</IDENTIFIER>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1488"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<SLICE>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1488"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1488"/>
																								</SLICE>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1488"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1488"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="72" file="verilog/op_dcd.v" line_number="1488"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11010010">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1488"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1488"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1489"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1489"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1489"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_cpx_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_cpx_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1502"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1502"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11100000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1502"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1502"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11100100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1502"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1502"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1503"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11101100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1503"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1503"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1504"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1504"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1504"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_cpy_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_cpy_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1505"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1505"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11000000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1505"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1505"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11000100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1505"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1505"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1506"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11001100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1506"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1506"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1507"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1507"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1507"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_dec_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_dec_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1500"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="&amp;">
																	<VALUE1>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<CAST>
																					<VALUE>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1500"/>
																						</IDENTIFIER>
																					</VALUE>
																					<TYPE>
																						<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="2"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</CAST>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="110">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="2"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1500"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<CAST>
																					<VALUE>
																						<SLICE>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1500"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="5"/>
																								</RIGHTBOUND>
																							</RANGE>
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1500"/>
																						</SLICE>
																					</VALUE>
																					<TYPE>
																						<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="5"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</CAST>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="110">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="5"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1500"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1500"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1501"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1501"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1501"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_eor_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_eor_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1482"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1482"/>
																								</IDENTIFIER>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1482"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<SLICE>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1482"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1482"/>
																								</SLICE>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="010">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1482"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1482"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="72" file="verilog/op_dcd.v" line_number="1482"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01010010">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1482"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1482"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1483"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1483"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1483"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_imp2inc" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_imp2inc">
														<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1365"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="36" file="verilog/op_dcd.v" line_number="1365"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="00011010">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1365"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1365"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="00111010">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1365"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1365"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1366"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11001010">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1366"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1366"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="1366"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10001000">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1366"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1366"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1367"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11101000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1367"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1367"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="1367"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11001000">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1367"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1367"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1368"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1368"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1368"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_imp2tx" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_imp2tx">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1357"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1357"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10001010">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1357"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1357"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10011010">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1357"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1357"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1358"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10101010">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1358"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1358"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="1358"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10111010">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1358"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1358"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1359"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10011000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1359"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1359"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="1359"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10101000">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1359"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1359"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1360"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1360"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1360"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_inc_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_inc_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1498"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="&amp;">
																	<VALUE1>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<CAST>
																					<VALUE>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1498"/>
																						</IDENTIFIER>
																					</VALUE>
																					<TYPE>
																						<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="2"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</CAST>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="110">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="2"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1498"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<CAST>
																					<VALUE>
																						<SLICE>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1498"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="5"/>
																								</RIGHTBOUND>
																							</RANGE>
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1498"/>
																						</SLICE>
																					</VALUE>
																					<TYPE>
																						<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="5"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</CAST>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="111">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="5"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1498"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1498"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1499"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1499"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1499"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_interrupt" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_interrupt">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1086"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<IDENTIFIER name="core_sm_nmi_proc">
																		<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1086"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_sm_reset_proc">
																		<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1086"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1086"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_sm_irq_proc">
																<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="1086"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="1086"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="1086"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_iny_1_addr" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_iny_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1398"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1398"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10001">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1398"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1399"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1399"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1399"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_irq_pend" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_irq_pend">
														<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="804"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<EXPRESSION operator="~">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_sm_psrl">
																						<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="804"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="804"/>
																			</MEMBER>
																		</VALUE1>
																		<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="804"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_sm_irq">
																		<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="804"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="804"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="~">
																<VALUE1>
																	<IDENTIFIER name="core_sm_nmi_pend">
																		<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="804"/>
																	</IDENTIFIER>
																</VALUE1>
																<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="804"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="804"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="804"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_lda_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_lda_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1486"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1486"/>
																								</IDENTIFIER>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1486"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<SLICE>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1486"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1486"/>
																								</SLICE>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="101">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1486"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1486"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="72" file="verilog/op_dcd.v" line_number="1486"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10110010">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1486"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1486"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1487"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1487"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1487"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_ldx_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_ldx_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1508"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1508"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10100010">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1508"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1508"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10100110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1508"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1508"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1509"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10110110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1509"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1509"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1509"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10101110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1509"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1509"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1510"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10111110">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1510"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1510"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1511"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1511"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1511"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_ldy_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_ldy_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1512"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1512"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10100000">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1512"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1512"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10100100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1512"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1512"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1513"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10110100">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1513"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1513"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1513"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10101100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1513"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1513"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1514"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10111100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1514"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1514"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1515"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1515"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1515"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_lsr_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_lsr_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1492"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1492"/>
																								</IDENTIFIER>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="2"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="2"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1492"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<SLICE>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1492"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1492"/>
																								</SLICE>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="010">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1492"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1492"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="72" file="verilog/op_dcd.v" line_number="1492"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01001010">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1492"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1492"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1493"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1493"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1493"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_opcode" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_opcode">
														<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="794"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_sm_opcd_ido">
														<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="41"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="41"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_opcode_in" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_irq_pend"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_opcode_in">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="799"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_nmi_pend">
																							<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="799"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="799"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_resetl">
																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="799"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="799"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="799"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_irq_pend">
																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="800"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="800"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="800"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="00000000">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="7"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="801"/>
														</ALT>
														<DEFAULT>
															<IDENTIFIER name="datai">
																<CODE_INFO column_number="52" file="verilog/m6502.v" line_number="32"/>
															</IDENTIFIER>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="801"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="801"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_opcode_ld" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_syncl"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_opcode_ld">
														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="796"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<IDENTIFIER name="core_sm_syncl">
																		<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="796"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="rdy">
																		<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="796"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="core_sm_resetl">
																<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="796"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="796"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="796"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_ora_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_ora_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1478"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1478"/>
																								</IDENTIFIER>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1478"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<SLICE>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1478"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1478"/>
																								</SLICE>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1478"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1478"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="72" file="verilog/op_dcd.v" line_number="1478"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00010010">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1478"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1478"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1479"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1479"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1479"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_rol_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_rol_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1496"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1496"/>
																								</IDENTIFIER>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="2"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="2"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1496"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<SLICE>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1496"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1496"/>
																								</SLICE>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="001">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1496"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1496"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="72" file="verilog/op_dcd.v" line_number="1496"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00101010">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1496"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1496"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1497"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1497"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1497"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_ror_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_ror_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1494"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1494"/>
																								</IDENTIFIER>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="2"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="2"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1494"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<SLICE>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1494"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1494"/>
																								</SLICE>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="011">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1494"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1494"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="72" file="verilog/op_dcd.v" line_number="1494"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01101010">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1494"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1494"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1495"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1495"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1495"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_sbc_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_sbc_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1476"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1476"/>
																								</IDENTIFIER>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="1"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1476"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<CAST>
																							<VALUE>
																								<SLICE>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1476"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1476"/>
																								</SLICE>
																							</VALUE>
																							<TYPE>
																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</CAST>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="111">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="5"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1476"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="64" file="verilog/op_dcd.v" line_number="1476"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="72" file="verilog/op_dcd.v" line_number="1476"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11110010">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1476"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="79" file="verilog/op_dcd.v" line_number="1476"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1477"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1477"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1477"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_state" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_state">
														<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="811"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<CAST>
														<VALUE>
															<IDENTIFIER name="core_sm_st_ido">
																<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="41"/>
															</IDENTIFIER>
														</VALUE>
														<TYPE>
															<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																<RANGE direction="DOWNTO">
																	<LEFTBOUND>
																		<INTVAL value="8"/>
																	</LEFTBOUND>
																	<RIGHTBOUND>
																		<INTVAL value="1"/>
																	</RIGHTBOUND>
																</RANGE>
															</BITVECTOR>
														</TYPE>
													</CAST>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="41"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_state_in" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode_ld"/>
											<PCALL name="hif_cone_core_sm_state"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_state_in">
														<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="813"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<IDENTIFIER name="core_sm_opcode_ld">
																			<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="813"/>
																		</IDENTIFIER>
																	</VALUE1>
																	<VALUE2>
																		<BITVAL value="1">
																			<TYPE>
																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																			</TYPE>
																		</BITVAL>
																	</VALUE2>
																	<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="813"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVECTORVAL VALUE="00000001">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="8"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="1"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE>
															<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="814"/>
														</ALT>
														<DEFAULT>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="CONCAT">
																		<VALUE1>
																			<CAST>
																				<VALUE>
																					<IDENTIFIER name="core_sm_state">
																						<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="814"/>
																					</IDENTIFIER>
																				</VALUE>
																				<TYPE>
																					<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="7"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="1"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</CAST>
																		</VALUE1>
																		<VALUE2>
																			<BITVECTORVAL VALUE="0">
																				<TYPE>
																					<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																						<RANGE direction="DOWNTO">
																							<LEFTBOUND>
																								<INTVAL value="0"/>
																							</LEFTBOUND>
																							<RIGHTBOUND>
																								<INTVAL value="0"/>
																							</RIGHTBOUND>
																						</RANGE>
																					</BITVECTOR>
																				</TYPE>
																			</BITVECTORVAL>
																		</VALUE2>
																		<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="814"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																		<RANGE direction="DOWNTO">
																			<LEFTBOUND>
																				<INTVAL value="8"/>
																			</LEFTBOUND>
																			<RIGHTBOUND>
																				<INTVAL value="1"/>
																			</RIGHTBOUND>
																		</RANGE>
																	</BITVECTOR>
																</TYPE>
															</CAST>
														</DEFAULT>
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="814"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="814"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_syncl" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_bbx_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1536"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1536"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="1111">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="3"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1536"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1537"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_branch_take">
														<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1377"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_psrl">
																																											<CODE_INFO column_number="69" file="verilog/op_dcd.v" line_number="1377"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="7"/>
																																									</INDEX>
																																									<CODE_INFO column_number="69" file="verilog/op_dcd.v" line_number="1377"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="0">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="75" file="verilog/op_dcd.v" line_number="1377"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<CAST>
																																									<VALUE>
																																										<SLICE>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_opcode">
																																													<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="1377"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="5"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																											<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="1377"/>
																																										</SLICE>
																																									</VALUE>
																																									<TYPE>
																																										<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="5"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</CAST>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVECTORVAL VALUE="000">
																																									<TYPE>
																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="5"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</BITVECTORVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="60" file="verilog/op_dcd.v" line_number="1377"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="75" file="verilog/op_dcd.v" line_number="1377"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_psrl">
																																											<CODE_INFO column_number="106" file="verilog/op_dcd.v" line_number="1377"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="7"/>
																																									</INDEX>
																																									<CODE_INFO column_number="106" file="verilog/op_dcd.v" line_number="1377"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="112" file="verilog/op_dcd.v" line_number="1377"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<CAST>
																																									<VALUE>
																																										<SLICE>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_opcode">
																																													<CODE_INFO column_number="88" file="verilog/op_dcd.v" line_number="1377"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="5"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																											<CODE_INFO column_number="88" file="verilog/op_dcd.v" line_number="1377"/>
																																										</SLICE>
																																									</VALUE>
																																									<TYPE>
																																										<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="5"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</CAST>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVECTORVAL VALUE="001">
																																									<TYPE>
																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="5"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</BITVECTORVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="97" file="verilog/op_dcd.v" line_number="1377"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="112" file="verilog/op_dcd.v" line_number="1377"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="112" file="verilog/op_dcd.v" line_number="1377"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_psrl">
																																									<CODE_INFO column_number="143" file="verilog/op_dcd.v" line_number="1377"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="6"/>
																																							</INDEX>
																																							<CODE_INFO column_number="143" file="verilog/op_dcd.v" line_number="1377"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="0">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="149" file="verilog/op_dcd.v" line_number="1377"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<CAST>
																																							<VALUE>
																																								<SLICE>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_opcode">
																																											<CODE_INFO column_number="125" file="verilog/op_dcd.v" line_number="1377"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="5"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																									<CODE_INFO column_number="125" file="verilog/op_dcd.v" line_number="1377"/>
																																								</SLICE>
																																							</VALUE>
																																							<TYPE>
																																								<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="5"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																								</BITVECTOR>
																																							</TYPE>
																																						</CAST>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVECTORVAL VALUE="010">
																																							<TYPE>
																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="5"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																								</BITVECTOR>
																																							</TYPE>
																																						</BITVECTORVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="134" file="verilog/op_dcd.v" line_number="1377"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="149" file="verilog/op_dcd.v" line_number="1377"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="149" file="verilog/op_dcd.v" line_number="1377"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_psrl">
																																							<CODE_INFO column_number="180" file="verilog/op_dcd.v" line_number="1377"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="6"/>
																																					</INDEX>
																																					<CODE_INFO column_number="180" file="verilog/op_dcd.v" line_number="1377"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="186" file="verilog/op_dcd.v" line_number="1377"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<CAST>
																																					<VALUE>
																																						<SLICE>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_opcode">
																																									<CODE_INFO column_number="162" file="verilog/op_dcd.v" line_number="1377"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="5"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																							<CODE_INFO column_number="162" file="verilog/op_dcd.v" line_number="1377"/>
																																						</SLICE>
																																					</VALUE>
																																					<TYPE>
																																						<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="5"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																						</BITVECTOR>
																																					</TYPE>
																																				</CAST>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVECTORVAL VALUE="011">
																																					<TYPE>
																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="5"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																						</BITVECTOR>
																																					</TYPE>
																																				</BITVECTORVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="171" file="verilog/op_dcd.v" line_number="1377"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="186" file="verilog/op_dcd.v" line_number="1377"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="186" file="verilog/op_dcd.v" line_number="1377"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_psrl">
																																					<CODE_INFO column_number="217" file="verilog/op_dcd.v" line_number="1377"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="0"/>
																																			</INDEX>
																																			<CODE_INFO column_number="217" file="verilog/op_dcd.v" line_number="1377"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="0">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="223" file="verilog/op_dcd.v" line_number="1377"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<CAST>
																																			<VALUE>
																																				<SLICE>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_opcode">
																																							<CODE_INFO column_number="199" file="verilog/op_dcd.v" line_number="1377"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<RANGE direction="DOWNTO">
																																						<LEFTBOUND>
																																							<INTVAL value="7"/>
																																						</LEFTBOUND>
																																						<RIGHTBOUND>
																																							<INTVAL value="5"/>
																																						</RIGHTBOUND>
																																					</RANGE>
																																					<CODE_INFO column_number="199" file="verilog/op_dcd.v" line_number="1377"/>
																																				</SLICE>
																																			</VALUE>
																																			<TYPE>
																																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																					<RANGE direction="DOWNTO">
																																						<LEFTBOUND>
																																							<INTVAL value="7"/>
																																						</LEFTBOUND>
																																						<RIGHTBOUND>
																																							<INTVAL value="5"/>
																																						</RIGHTBOUND>
																																					</RANGE>
																																				</BITVECTOR>
																																			</TYPE>
																																		</CAST>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVECTORVAL VALUE="100">
																																			<TYPE>
																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																					<RANGE direction="DOWNTO">
																																						<LEFTBOUND>
																																							<INTVAL value="7"/>
																																						</LEFTBOUND>
																																						<RIGHTBOUND>
																																							<INTVAL value="5"/>
																																						</RIGHTBOUND>
																																					</RANGE>
																																				</BITVECTOR>
																																			</TYPE>
																																		</BITVECTORVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="208" file="verilog/op_dcd.v" line_number="1377"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="223" file="verilog/op_dcd.v" line_number="1377"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="223" file="verilog/op_dcd.v" line_number="1377"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_psrl">
																																			<CODE_INFO column_number="254" file="verilog/op_dcd.v" line_number="1377"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="0"/>
																																	</INDEX>
																																	<CODE_INFO column_number="254" file="verilog/op_dcd.v" line_number="1377"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="260" file="verilog/op_dcd.v" line_number="1377"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<CAST>
																																	<VALUE>
																																		<SLICE>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_opcode">
																																					<CODE_INFO column_number="236" file="verilog/op_dcd.v" line_number="1377"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="5"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																			<CODE_INFO column_number="236" file="verilog/op_dcd.v" line_number="1377"/>
																																		</SLICE>
																																	</VALUE>
																																	<TYPE>
																																		<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="5"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</CAST>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="101">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="5"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="245" file="verilog/op_dcd.v" line_number="1377"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="260" file="verilog/op_dcd.v" line_number="1377"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="260" file="verilog/op_dcd.v" line_number="1377"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_psrl">
																																	<CODE_INFO column_number="291" file="verilog/op_dcd.v" line_number="1377"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="1"/>
																															</INDEX>
																															<CODE_INFO column_number="291" file="verilog/op_dcd.v" line_number="1377"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="0">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="297" file="verilog/op_dcd.v" line_number="1377"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<CAST>
																															<VALUE>
																																<SLICE>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="273" file="verilog/op_dcd.v" line_number="1377"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="5"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																	<CODE_INFO column_number="273" file="verilog/op_dcd.v" line_number="1377"/>
																																</SLICE>
																															</VALUE>
																															<TYPE>
																																<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="5"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</CAST>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="110">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="5"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="282" file="verilog/op_dcd.v" line_number="1377"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="297" file="verilog/op_dcd.v" line_number="1377"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="297" file="verilog/op_dcd.v" line_number="1377"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_psrl">
																															<CODE_INFO column_number="328" file="verilog/op_dcd.v" line_number="1377"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="1"/>
																													</INDEX>
																													<CODE_INFO column_number="328" file="verilog/op_dcd.v" line_number="1377"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="334" file="verilog/op_dcd.v" line_number="1377"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<CAST>
																													<VALUE>
																														<SLICE>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="310" file="verilog/op_dcd.v" line_number="1377"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="5"/>
																																</RIGHTBOUND>
																															</RANGE>
																															<CODE_INFO column_number="310" file="verilog/op_dcd.v" line_number="1377"/>
																														</SLICE>
																													</VALUE>
																													<TYPE>
																														<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="5"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</CAST>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="111">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="5"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="319" file="verilog/op_dcd.v" line_number="1377"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="334" file="verilog/op_dcd.v" line_number="1377"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="334" file="verilog/op_dcd.v" line_number="1377"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<CAST>
																									<VALUE>
																										<SLICE>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="347" file="verilog/op_dcd.v" line_number="1377"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="4"/>
																												</RIGHTBOUND>
																											</RANGE>
																											<CODE_INFO column_number="347" file="verilog/op_dcd.v" line_number="1377"/>
																										</SLICE>
																									</VALUE>
																									<TYPE>
																										<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="4"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</CAST>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="1000">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="4"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="356" file="verilog/op_dcd.v" line_number="1377"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="356" file="verilog/op_dcd.v" line_number="1377"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1377"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="3"/>
																							</INDEX>
																							<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1377"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="0">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1377"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="357" file="verilog/op_dcd.v" line_number="1377"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<EXPRESSION operator="~">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_z_flag_f">
																									<CODE_INFO column_number="387" file="verilog/op_dcd.v" line_number="1377"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<CODE_INFO column_number="387" file="verilog/op_dcd.v" line_number="1377"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="397" file="verilog/op_dcd.v" line_number="1377"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="7"/>
																							</INDEX>
																							<CODE_INFO column_number="397" file="verilog/op_dcd.v" line_number="1377"/>
																						</MEMBER>
																					</VALUE2>
																					<CODE_INFO column_number="397" file="verilog/op_dcd.v" line_number="1377"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="368" file="verilog/op_dcd.v" line_number="1377"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="3"/>
																							</INDEX>
																							<CODE_INFO column_number="368" file="verilog/op_dcd.v" line_number="1377"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="376" file="verilog/op_dcd.v" line_number="1377"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="397" file="verilog/op_dcd.v" line_number="1377"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="397" file="verilog/op_dcd.v" line_number="1377"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1378"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1378"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1378"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_imp2psr">
														<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1351"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1351"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="00011000">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1351"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1351"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="00111000">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1351"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1351"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1352"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="01011000">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1352"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1352"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="1352"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="01111000">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1352"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1352"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1353"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10111000">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1353"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1353"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="1353"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11011000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1353"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1353"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1354"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11111000">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1354"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1354"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1355"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1355"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1355"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_rel_addr">
														<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1373"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="1373"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10000000">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1373"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<CAST>
																					<VALUE>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1373"/>
																						</IDENTIFIER>
																					</VALUE>
																					<TYPE>
																						<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="4"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</CAST>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10000">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="4"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1373"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1373"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1374"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1374"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1374"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_state"/>
											<PCALL name="hif_cone_core_sm_imp2tx"/>
											<PCALL name="hif_cone_core_sm_imp2inc"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_syncl">
														<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="817"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="|">
																																									<VALUE1>
																																										<EXPRESSION operator="|">
																																											<VALUE1>
																																												<EXPRESSION operator="|">
																																													<VALUE1>
																																														<EXPRESSION operator="|">
																																															<VALUE1>
																																																<EXPRESSION operator="|">
																																																	<VALUE1>
																																																		<EXPRESSION operator="|">
																																																			<VALUE1>
																																																				<EXPRESSION operator="&amp;">
																																																					<VALUE1>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<MEMBER>
																																																									<PREFIX>
																																																										<IDENTIFIER name="core_sm_state">
																																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="818"/>
																																																										</IDENTIFIER>
																																																									</PREFIX>
																																																									<INDEX>
																																																										<INTVAL value="5"/>
																																																									</INDEX>
																																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="818"/>
																																																								</MEMBER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVAL value="1">
																																																									<TYPE>
																																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																									</TYPE>
																																																								</BITVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="818"/>
																																																						</EXPRESSION>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<IDENTIFIER name="core_sm_opcode">
																																																									<CODE_INFO column_number="49" file="verilog/op_dcd.v" line_number="817"/>
																																																								</IDENTIFIER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVECTORVAL VALUE="01000000">
																																																									<TYPE>
																																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																											<RANGE direction="DOWNTO">
																																																												<LEFTBOUND>
																																																													<INTVAL value="7"/>
																																																												</LEFTBOUND>
																																																												<RIGHTBOUND>
																																																													<INTVAL value="0"/>
																																																												</RIGHTBOUND>
																																																											</RANGE>
																																																										</BITVECTOR>
																																																									</TYPE>
																																																								</BITVECTORVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="817"/>
																																																						</EXPRESSION>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="818"/>
																																																				</EXPRESSION>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<EXPRESSION operator="&amp;">
																																																					<VALUE1>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<MEMBER>
																																																									<PREFIX>
																																																										<IDENTIFIER name="core_sm_state">
																																																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="817"/>
																																																										</IDENTIFIER>
																																																									</PREFIX>
																																																									<INDEX>
																																																										<INTVAL value="7"/>
																																																									</INDEX>
																																																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="817"/>
																																																								</MEMBER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVAL value="1">
																																																									<TYPE>
																																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																									</TYPE>
																																																								</BITVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="817"/>
																																																						</EXPRESSION>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<IDENTIFIER name="core_sm_opcode">
																																																									<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="817"/>
																																																								</IDENTIFIER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVECTORVAL VALUE="00000000">
																																																									<TYPE>
																																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																											<RANGE direction="DOWNTO">
																																																												<LEFTBOUND>
																																																													<INTVAL value="7"/>
																																																												</LEFTBOUND>
																																																												<RIGHTBOUND>
																																																													<INTVAL value="0"/>
																																																												</RIGHTBOUND>
																																																											</RANGE>
																																																										</BITVECTOR>
																																																									</TYPE>
																																																								</BITVECTORVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="817"/>
																																																						</EXPRESSION>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="817"/>
																																																				</EXPRESSION>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="818"/>
																																																		</EXPRESSION>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<EXPRESSION operator="&amp;">
																																																			<VALUE1>
																																																				<EXPRESSION operator="==">
																																																					<VALUE1>
																																																						<MEMBER>
																																																							<PREFIX>
																																																								<IDENTIFIER name="core_sm_state">
																																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="819"/>
																																																								</IDENTIFIER>
																																																							</PREFIX>
																																																							<INDEX>
																																																								<INTVAL value="5"/>
																																																							</INDEX>
																																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="819"/>
																																																						</MEMBER>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<BITVAL value="1">
																																																							<TYPE>
																																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																							</TYPE>
																																																						</BITVAL>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="819"/>
																																																				</EXPRESSION>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<EXPRESSION operator="==">
																																																					<VALUE1>
																																																						<IDENTIFIER name="core_sm_opcode">
																																																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="818"/>
																																																						</IDENTIFIER>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<BITVECTORVAL VALUE="01100000">
																																																							<TYPE>
																																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																									<RANGE direction="DOWNTO">
																																																										<LEFTBOUND>
																																																											<INTVAL value="7"/>
																																																										</LEFTBOUND>
																																																										<RIGHTBOUND>
																																																											<INTVAL value="0"/>
																																																										</RIGHTBOUND>
																																																									</RANGE>
																																																								</BITVECTOR>
																																																							</TYPE>
																																																						</BITVECTORVAL>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="818"/>
																																																				</EXPRESSION>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="819"/>
																																																		</EXPRESSION>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="819"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="&amp;">
																																																	<VALUE1>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<MEMBER>
																																																					<PREFIX>
																																																						<IDENTIFIER name="core_sm_state">
																																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="820"/>
																																																						</IDENTIFIER>
																																																					</PREFIX>
																																																					<INDEX>
																																																						<INTVAL value="6"/>
																																																					</INDEX>
																																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="820"/>
																																																				</MEMBER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVAL value="1">
																																																					<TYPE>
																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																					</TYPE>
																																																				</BITVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="820"/>
																																																		</EXPRESSION>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<IDENTIFIER name="core_sm_opcode">
																																																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="819"/>
																																																				</IDENTIFIER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVECTORVAL VALUE="00100000">
																																																					<TYPE>
																																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																							<RANGE direction="DOWNTO">
																																																								<LEFTBOUND>
																																																									<INTVAL value="7"/>
																																																								</LEFTBOUND>
																																																								<RIGHTBOUND>
																																																									<INTVAL value="0"/>
																																																								</RIGHTBOUND>
																																																							</RANGE>
																																																						</BITVECTOR>
																																																					</TYPE>
																																																				</BITVECTORVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="819"/>
																																																		</EXPRESSION>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="820"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="820"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="&amp;">
																																															<VALUE1>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<MEMBER>
																																																			<PREFIX>
																																																				<IDENTIFIER name="core_sm_state">
																																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="821"/>
																																																				</IDENTIFIER>
																																																			</PREFIX>
																																																			<INDEX>
																																																				<INTVAL value="5"/>
																																																			</INDEX>
																																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="821"/>
																																																		</MEMBER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="821"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<IDENTIFIER name="core_sm_opcode">
																																																			<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="820"/>
																																																		</IDENTIFIER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVECTORVAL VALUE="01101100">
																																																			<TYPE>
																																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																					<RANGE direction="DOWNTO">
																																																						<LEFTBOUND>
																																																							<INTVAL value="7"/>
																																																						</LEFTBOUND>
																																																						<RIGHTBOUND>
																																																							<INTVAL value="0"/>
																																																						</RIGHTBOUND>
																																																					</RANGE>
																																																				</BITVECTOR>
																																																			</TYPE>
																																																		</BITVECTORVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="820"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="821"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="821"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="&amp;">
																																													<VALUE1>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<MEMBER>
																																																	<PREFIX>
																																																		<IDENTIFIER name="core_sm_state">
																																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="822"/>
																																																		</IDENTIFIER>
																																																	</PREFIX>
																																																	<INDEX>
																																																		<INTVAL value="6"/>
																																																	</INDEX>
																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="822"/>
																																																</MEMBER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="822"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_opcode">
																																																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="821"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVECTORVAL VALUE="01111100">
																																																	<TYPE>
																																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																			<RANGE direction="DOWNTO">
																																																				<LEFTBOUND>
																																																					<INTVAL value="7"/>
																																																				</LEFTBOUND>
																																																				<RIGHTBOUND>
																																																					<INTVAL value="0"/>
																																																				</RIGHTBOUND>
																																																			</RANGE>
																																																		</BITVECTOR>
																																																	</TYPE>
																																																</BITVECTORVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="821"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="822"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="822"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="&amp;">
																																											<VALUE1>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<MEMBER>
																																															<PREFIX>
																																																<IDENTIFIER name="core_sm_state">
																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="823"/>
																																																</IDENTIFIER>
																																															</PREFIX>
																																															<INDEX>
																																																<INTVAL value="5"/>
																																															</INDEX>
																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="823"/>
																																														</MEMBER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="823"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_opcode">
																																															<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="822"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVECTORVAL VALUE="10011110">
																																															<TYPE>
																																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																	<RANGE direction="DOWNTO">
																																																		<LEFTBOUND>
																																																			<INTVAL value="7"/>
																																																		</LEFTBOUND>
																																																		<RIGHTBOUND>
																																																			<INTVAL value="0"/>
																																																		</RIGHTBOUND>
																																																	</RANGE>
																																																</BITVECTOR>
																																															</TYPE>
																																														</BITVECTORVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="822"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="823"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="823"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="&amp;">
																																									<VALUE1>
																																										<EXPRESSION operator="&amp;">
																																											<VALUE1>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<MEMBER>
																																															<PREFIX>
																																																<IDENTIFIER name="core_sm_state">
																																																	<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="823"/>
																																																</IDENTIFIER>
																																															</PREFIX>
																																															<INDEX>
																																																<INTVAL value="4"/>
																																															</INDEX>
																																															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="823"/>
																																														</MEMBER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="823"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_bbx_op">
																																															<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="823"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="823"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="823"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_branch_take">
																																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="824"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="0">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="824"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="824"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="824"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="&amp;">
																																							<VALUE1>
																																								<EXPRESSION operator="&amp;">
																																									<VALUE1>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<MEMBER>
																																													<PREFIX>
																																														<IDENTIFIER name="core_sm_state">
																																															<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="824"/>
																																														</IDENTIFIER>
																																													</PREFIX>
																																													<INDEX>
																																														<INTVAL value="5"/>
																																													</INDEX>
																																													<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="824"/>
																																												</MEMBER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="36" file="verilog/op_dcd.v" line_number="824"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_bbx_op">
																																													<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="824"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="824"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="824"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_branch_carry_f">
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="825"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="0">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="825"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="825"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="825"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="825"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="6"/>
																																									</INDEX>
																																									<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="825"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="825"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_bbx_op">
																																									<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="825"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="825"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="825"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="53" file="verilog/op_dcd.v" line_number="825"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="826"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="2"/>
																																									</INDEX>
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="826"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="826"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_rel_addr">
																																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="826"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="826"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="826"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_branch_take">
																																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="827"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="0">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="827"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="827"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="827"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="827"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="3"/>
																																							</INDEX>
																																							<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="827"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="36" file="verilog/op_dcd.v" line_number="827"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_rel_addr">
																																							<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="827"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="827"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="827"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_branch_carry_f">
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="828"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="0">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="828"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="828"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="828"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="828"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="4"/>
																																			</INDEX>
																																			<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="828"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="828"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_rel_addr">
																																			<CODE_INFO column_number="49" file="verilog/op_dcd.v" line_number="828"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="55" file="verilog/op_dcd.v" line_number="828"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="55" file="verilog/op_dcd.v" line_number="828"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="55" file="verilog/op_dcd.v" line_number="828"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="|">
																																									<VALUE1>
																																										<EXPRESSION operator="|">
																																											<VALUE1>
																																												<EXPRESSION operator="|">
																																													<VALUE1>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_opcode">
																																																	<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="829"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVECTORVAL VALUE="01001100">
																																																	<TYPE>
																																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																			<RANGE direction="DOWNTO">
																																																				<LEFTBOUND>
																																																					<INTVAL value="7"/>
																																																				</LEFTBOUND>
																																																				<RIGHTBOUND>
																																																					<INTVAL value="0"/>
																																																				</RIGHTBOUND>
																																																			</RANGE>
																																																		</BITVECTOR>
																																																	</TYPE>
																																																</BITVECTORVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="829"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_opcode">
																																																	<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="830"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVECTORVAL VALUE="11111010">
																																																	<TYPE>
																																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																			<RANGE direction="DOWNTO">
																																																				<LEFTBOUND>
																																																					<INTVAL value="7"/>
																																																				</LEFTBOUND>
																																																				<RIGHTBOUND>
																																																					<INTVAL value="0"/>
																																																				</RIGHTBOUND>
																																																			</RANGE>
																																																		</BITVECTOR>
																																																	</TYPE>
																																																</BITVECTORVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="830"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="830"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_opcode">
																																															<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="830"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVECTORVAL VALUE="01111010">
																																															<TYPE>
																																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																	<RANGE direction="DOWNTO">
																																																		<LEFTBOUND>
																																																			<INTVAL value="7"/>
																																																		</LEFTBOUND>
																																																		<RIGHTBOUND>
																																																			<INTVAL value="0"/>
																																																		</RIGHTBOUND>
																																																	</RANGE>
																																																</BITVECTOR>
																																															</TYPE>
																																														</BITVECTORVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="830"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="830"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_opcode">
																																													<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="831"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVECTORVAL VALUE="11011010">
																																													<TYPE>
																																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																															<RANGE direction="DOWNTO">
																																																<LEFTBOUND>
																																																	<INTVAL value="7"/>
																																																</LEFTBOUND>
																																																<RIGHTBOUND>
																																																	<INTVAL value="0"/>
																																																</RIGHTBOUND>
																																															</RANGE>
																																														</BITVECTOR>
																																													</TYPE>
																																												</BITVECTORVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="831"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="831"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_opcode">
																																											<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="831"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVECTORVAL VALUE="01011010">
																																											<TYPE>
																																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																													<RANGE direction="DOWNTO">
																																														<LEFTBOUND>
																																															<INTVAL value="7"/>
																																														</LEFTBOUND>
																																														<RIGHTBOUND>
																																															<INTVAL value="0"/>
																																														</RIGHTBOUND>
																																													</RANGE>
																																												</BITVECTOR>
																																											</TYPE>
																																										</BITVECTORVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="831"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="831"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_opcode">
																																									<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="832"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVECTORVAL VALUE="01101000">
																																									<TYPE>
																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="0"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</BITVECTORVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="832"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="832"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_opcode">
																																							<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="832"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVECTORVAL VALUE="00101000">
																																							<TYPE>
																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="0"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																								</BITVECTOR>
																																							</TYPE>
																																						</BITVECTORVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="832"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="832"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_opcode">
																																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="833"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVECTORVAL VALUE="01001000">
																																					<TYPE>
																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="0"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																						</BITVECTOR>
																																					</TYPE>
																																				</BITVECTORVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="833"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="833"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="833"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVECTORVAL VALUE="00001000">
																																			<TYPE>
																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																					<RANGE direction="DOWNTO">
																																						<LEFTBOUND>
																																							<INTVAL value="7"/>
																																						</LEFTBOUND>
																																						<RIGHTBOUND>
																																							<INTVAL value="0"/>
																																						</RIGHTBOUND>
																																					</RANGE>
																																				</BITVECTOR>
																																			</TYPE>
																																		</BITVECTORVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="833"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="833"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="829"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="3"/>
																																	</INDEX>
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="829"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="829"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="833"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="833"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_imp2psr">
																																					<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="835"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="835"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_opcode">
																																					<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="834"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVECTORVAL VALUE="11101010">
																																					<TYPE>
																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="0"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																						</BITVECTOR>
																																					</TYPE>
																																				</BITVECTORVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="834"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="835"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_imp2tx">
																																			<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="835"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="835"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="835"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_imp2inc">
																																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="836"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="836"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="836"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="834"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="2"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="834"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="834"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="836"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="836"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_type3_calc">
																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="836"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="836"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="836"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_type2_done">
																									<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="837"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="837"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="837"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_type1_calc">
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="837"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="837"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="837"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<MEMBER>
																					<PREFIX>
																						<IDENTIFIER name="core_sm_state">
																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="838"/>
																						</IDENTIFIER>
																					</PREFIX>
																					<INDEX>
																						<INTVAL value="8"/>
																					</INDEX>
																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="838"/>
																				</MEMBER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="838"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="838"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="839"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="839"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="839"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_trb_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_trb_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1541"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1541"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00010100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1541"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1541"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00011100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1541"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1541"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1542"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1542"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1542"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_tsb_op" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_tsb_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1543"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1543"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00000100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1543"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1543"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00001100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1543"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1543"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1544"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1544"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1544"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_type1_read" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpg_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1380"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1380"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1380"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1381"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1381"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1381"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1383"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1383"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1383"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1384"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abs_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1386"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1386"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="01101">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1386"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1387"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_inx_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1395"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1395"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00001">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1395"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1396"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_ind_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1401"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1401"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="10010">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1401"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1402"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_acc_addr">
														<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1404"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="&amp;">
																	<VALUE1>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<MEMBER>
																					<PREFIX>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1404"/>
																						</IDENTIFIER>
																					</PREFIX>
																					<INDEX>
																						<INTVAL value="7"/>
																					</INDEX>
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1404"/>
																				</MEMBER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="0">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1404"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<CAST>
																					<VALUE>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1404"/>
																						</IDENTIFIER>
																					</VALUE>
																					<TYPE>
																						<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="4"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</CAST>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01010">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="4"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="62" file="verilog/op_dcd.v" line_number="1404"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="62" file="verilog/op_dcd.v" line_number="1404"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1405"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1405"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1405"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_imm_1_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1370"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="==">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1370"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="01001">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="4"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1370"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1371"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1371"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1371"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_state"/>
											<PCALL name="hif_cone_core_sm_abx_1_addr"/>
											<PCALL name="hif_cone_core_sm_aby_1_addr"/>
											<PCALL name="hif_cone_core_sm_iny_1_addr"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_type1_read">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1454"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1455"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="1"/>
																																							</INDEX>
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1455"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1455"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_acc_addr">
																																							<CODE_INFO column_number="62" file="verilog/op_dcd.v" line_number="1454"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="68" file="verilog/op_dcd.v" line_number="1454"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1455"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="1454"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="1"/>
																																							</INDEX>
																																							<CODE_INFO column_number="46" file="verilog/op_dcd.v" line_number="1454"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1454"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_imm_1_addr">
																																							<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1454"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="36" file="verilog/op_dcd.v" line_number="1454"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="52" file="verilog/op_dcd.v" line_number="1454"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1455"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1456"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="5"/>
																																					</INDEX>
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1456"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1456"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_inx_1_addr">
																																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1455"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1455"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1456"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1456"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1457"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="4"/>
																																			</INDEX>
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1457"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1457"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_iny_1_addr">
																																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1456"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1456"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1457"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1457"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1458"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="4"/>
																																	</INDEX>
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1458"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1458"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_ind_1_addr">
																																	<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1457"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1457"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1458"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1458"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1459"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="3"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1459"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1459"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_zpx_1_addr">
																															<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1458"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1458"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1459"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1459"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1460"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="3"/>
																													</INDEX>
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1460"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1460"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_abs_1_addr">
																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1459"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1459"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1460"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1460"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1461"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="3"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1461"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1461"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_abx_1_addr">
																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1460"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1460"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1461"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1461"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1462"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="3"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1462"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1462"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_aby_1_addr">
																									<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1461"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1461"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1462"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1462"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1463"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="2"/>
																							</INDEX>
																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1463"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1463"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_zpg_1_addr">
																							<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1462"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1462"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1463"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1463"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1464"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1464"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1464"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_type2_read" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_rmb_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1526"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1526"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00000111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1526"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1526"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00010111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1526"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1526"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1527"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="00100111">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1527"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1527"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1527"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="00110111">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1527"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1527"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1528"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="01000111">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1528"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1528"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1528"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="01010111">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1528"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1528"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1529"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01100111">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1529"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1529"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1529"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01110111">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1529"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1529"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1530"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_smb_op">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1531"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1531"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10000111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1531"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1531"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10010111">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1531"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1531"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1532"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="10100111">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1532"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1532"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1532"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110111">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1532"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1532"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1533"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11000111">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1533"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1533"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1533"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11010111">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1533"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1533"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1534"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11100111">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1534"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1534"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1534"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11110111">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1534"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1534"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1535"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpg_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1407"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1407"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="7"/>
																																	</INDEX>
																																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1407"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="0">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1407"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<CAST>
																																	<VALUE>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1407"/>
																																		</IDENTIFIER>
																																	</VALUE>
																																	<TYPE>
																																		<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="4"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</CAST>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00110">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="4"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1407"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1407"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1407"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="11000110">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1407"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1407"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1407"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11100110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1408"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1408"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_rmb_op">
																											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1408"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1408"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1408"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_smb_op">
																									<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1408"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1409"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1409"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="1409"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00010100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1409"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1409"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="1409"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00000100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1410"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1410"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1411"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1411"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1411"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1413"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1413"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="7"/>
																									</INDEX>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1413"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="0">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1413"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<CAST>
																									<VALUE>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1413"/>
																										</IDENTIFIER>
																									</VALUE>
																									<TYPE>
																										<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="4"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</CAST>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="4"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1413"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1413"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1413"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11010110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1413"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1413"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1413"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="11110110">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1414"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1414"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1415"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abs_rmw_addr">
														<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="1417"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1417"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="7"/>
																													</INDEX>
																													<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1417"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="0">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1417"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<CAST>
																													<VALUE>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1417"/>
																														</IDENTIFIER>
																													</VALUE>
																													<TYPE>
																														<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="4"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</CAST>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="01110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="4"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1417"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="66" file="verilog/op_dcd.v" line_number="1417"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1417"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11001110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1417"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="81" file="verilog/op_dcd.v" line_number="1417"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1417"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11101110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1418"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1418"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1418"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00011100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1418"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1418"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1418"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00001100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1419"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="1419"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1420"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1420"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1420"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_abx_rmw_addr"/>
											<PCALL name="hif_cone_core_sm_state"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_type2_read">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1466"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1466"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="2"/>
																											</INDEX>
																											<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1466"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1466"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_zpg_rmw_addr">
																											<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="1466"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1466"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="54" file="verilog/op_dcd.v" line_number="1466"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1467"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="3"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1467"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1467"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_zpx_rmw_addr">
																											<CODE_INFO column_number="68" file="verilog/op_dcd.v" line_number="1466"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="74" file="verilog/op_dcd.v" line_number="1466"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1467"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1467"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1468"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="3"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1468"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1468"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_abs_rmw_addr">
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1467"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1467"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1468"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1468"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1469"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="4"/>
																							</INDEX>
																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1469"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1469"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_abx_rmw_addr">
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1468"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="1468"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1469"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1469"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1470"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1470"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1470"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_type3_read" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_abs_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1438"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1438"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10001100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1438"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1438"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10001110">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1438"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1438"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1439"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="11101100">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1439"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1439"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1439"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11001100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1439"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1439"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1440"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="00101100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1440"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1440"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1440"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10101110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1440"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1440"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1441"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10101100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1441"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1441"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1441"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10011100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1441"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1441"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1442"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpg_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1429"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1429"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="00100100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1429"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1429"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10000100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1429"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1429"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1430"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="10100100">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1430"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1430"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1430"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11000100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1430"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1430"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1431"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11100100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1431"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1431"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1431"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10100110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1431"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1431"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1432"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="10000110">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1432"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1432"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1432"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01100100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1432"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1432"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1433"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1433"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1433"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_zpx_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1434"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1434"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1434"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1434"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="10110110">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1434"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1434"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1435"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10010110">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1435"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1435"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1435"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10010100">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1435"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1435"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1436"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="00110100">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1436"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1436"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1436"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="01110100">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1436"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1436"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1437"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_imm_3_addr">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1425"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1425"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10100000">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="1425"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="41" file="verilog/op_dcd.v" line_number="1425"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10100010">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1425"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="1425"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1426"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="11100000">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1426"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1426"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="1426"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="11000000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1426"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="1426"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1427"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="10001001">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1427"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="1427"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1428"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1428"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1428"/>
											</ASSIGN>
											<PCALL name="hif_cone_core_sm_abx_3_addr"/>
											<PCALL name="hif_cone_core_sm_state"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_type3_read">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1473"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="|">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="|">
																		<VALUE1>
																			<EXPRESSION operator="|">
																				<VALUE1>
																					<EXPRESSION operator="&amp;">
																						<VALUE1>
																							<MEMBER>
																								<PREFIX>
																									<IDENTIFIER name="core_sm_state">
																										<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1473"/>
																									</IDENTIFIER>
																								</PREFIX>
																								<INDEX>
																									<INTVAL value="1"/>
																								</INDEX>
																								<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1473"/>
																							</MEMBER>
																						</VALUE1>
																						<VALUE2>
																							<IDENTIFIER name="core_sm_imm_3_addr">
																								<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1473"/>
																							</IDENTIFIER>
																						</VALUE2>
																						<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="1473"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="&amp;">
																						<VALUE1>
																							<MEMBER>
																								<PREFIX>
																									<IDENTIFIER name="core_sm_state">
																										<CODE_INFO column_number="58" file="verilog/op_dcd.v" line_number="1473"/>
																									</IDENTIFIER>
																								</PREFIX>
																								<INDEX>
																									<INTVAL value="2"/>
																								</INDEX>
																								<CODE_INFO column_number="58" file="verilog/op_dcd.v" line_number="1473"/>
																							</MEMBER>
																						</VALUE1>
																						<VALUE2>
																							<IDENTIFIER name="core_sm_zpg_3_addr">
																								<CODE_INFO column_number="49" file="verilog/op_dcd.v" line_number="1473"/>
																							</IDENTIFIER>
																						</VALUE2>
																						<CODE_INFO column_number="58" file="verilog/op_dcd.v" line_number="1473"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="58" file="verilog/op_dcd.v" line_number="1473"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_sm_state">
																								<CODE_INFO column_number="78" file="verilog/op_dcd.v" line_number="1473"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="3"/>
																						</INDEX>
																						<CODE_INFO column_number="78" file="verilog/op_dcd.v" line_number="1473"/>
																					</MEMBER>
																				</VALUE1>
																				<VALUE2>
																					<IDENTIFIER name="core_sm_zpx_3_addr">
																						<CODE_INFO column_number="69" file="verilog/op_dcd.v" line_number="1473"/>
																					</IDENTIFIER>
																				</VALUE2>
																				<CODE_INFO column_number="78" file="verilog/op_dcd.v" line_number="1473"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="78" file="verilog/op_dcd.v" line_number="1473"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_sm_state">
																						<CODE_INFO column_number="98" file="verilog/op_dcd.v" line_number="1473"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="3"/>
																				</INDEX>
																				<CODE_INFO column_number="98" file="verilog/op_dcd.v" line_number="1473"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<IDENTIFIER name="core_sm_abs_3_addr">
																				<CODE_INFO column_number="89" file="verilog/op_dcd.v" line_number="1473"/>
																			</IDENTIFIER>
																		</VALUE2>
																		<CODE_INFO column_number="98" file="verilog/op_dcd.v" line_number="1473"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="98" file="verilog/op_dcd.v" line_number="1473"/>
															</EXPRESSION>
														</VALUE1>
														<VALUE2>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_sm_state">
																				<CODE_INFO column_number="118" file="verilog/op_dcd.v" line_number="1473"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="3"/>
																		</INDEX>
																		<CODE_INFO column_number="118" file="verilog/op_dcd.v" line_number="1473"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="core_sm_abx_3_addr">
																		<CODE_INFO column_number="109" file="verilog/op_dcd.v" line_number="1473"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="118" file="verilog/op_dcd.v" line_number="1473"/>
															</EXPRESSION>
														</VALUE2>
														<CODE_INFO column_number="118" file="verilog/op_dcd.v" line_number="1473"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="118" file="verilog/op_dcd.v" line_number="1473"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sm_we_d_n" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_state"/>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sm_we_d_n">
														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="399"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="|">
																																					<VALUE1>
																																						<EXPRESSION operator="|">
																																							<VALUE1>
																																								<EXPRESSION operator="|">
																																									<VALUE1>
																																										<EXPRESSION operator="|">
																																											<VALUE1>
																																												<EXPRESSION operator="|">
																																													<VALUE1>
																																														<EXPRESSION operator="|">
																																															<VALUE1>
																																																<EXPRESSION operator="|">
																																																	<VALUE1>
																																																		<EXPRESSION operator="|">
																																																			<VALUE1>
																																																				<EXPRESSION operator="|">
																																																					<VALUE1>
																																																						<EXPRESSION operator="|">
																																																							<VALUE1>
																																																								<EXPRESSION operator="|">
																																																									<VALUE1>
																																																										<EXPRESSION operator="&amp;">
																																																											<VALUE1>
																																																												<EXPRESSION operator="|">
																																																													<VALUE1>
																																																														<EXPRESSION operator="|">
																																																															<VALUE1>
																																																																<EXPRESSION operator="|">
																																																																	<VALUE1>
																																																																		<EXPRESSION operator="==">
																																																																			<VALUE1>
																																																																				<IDENTIFIER name="core_sm_opcode">
																																																																					<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="401"/>
																																																																				</IDENTIFIER>
																																																																			</VALUE1>
																																																																			<VALUE2>
																																																																				<BITVECTORVAL VALUE="00001000">
																																																																					<TYPE>
																																																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																																							<RANGE direction="DOWNTO">
																																																																								<LEFTBOUND>
																																																																									<INTVAL value="7"/>
																																																																								</LEFTBOUND>
																																																																								<RIGHTBOUND>
																																																																									<INTVAL value="0"/>
																																																																								</RIGHTBOUND>
																																																																							</RANGE>
																																																																						</BITVECTOR>
																																																																					</TYPE>
																																																																				</BITVECTORVAL>
																																																																			</VALUE2>
																																																																			<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="401"/>
																																																																		</EXPRESSION>
																																																																	</VALUE1>
																																																																	<VALUE2>
																																																																		<EXPRESSION operator="==">
																																																																			<VALUE1>
																																																																				<IDENTIFIER name="core_sm_opcode">
																																																																					<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="401"/>
																																																																				</IDENTIFIER>
																																																																			</VALUE1>
																																																																			<VALUE2>
																																																																				<BITVECTORVAL VALUE="01001000">
																																																																					<TYPE>
																																																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																																							<RANGE direction="DOWNTO">
																																																																								<LEFTBOUND>
																																																																									<INTVAL value="7"/>
																																																																								</LEFTBOUND>
																																																																								<RIGHTBOUND>
																																																																									<INTVAL value="0"/>
																																																																								</RIGHTBOUND>
																																																																							</RANGE>
																																																																						</BITVECTOR>
																																																																					</TYPE>
																																																																				</BITVECTORVAL>
																																																																			</VALUE2>
																																																																			<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="401"/>
																																																																		</EXPRESSION>
																																																																	</VALUE2>
																																																																	<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="401"/>
																																																																</EXPRESSION>
																																																															</VALUE1>
																																																															<VALUE2>
																																																																<EXPRESSION operator="==">
																																																																	<VALUE1>
																																																																		<IDENTIFIER name="core_sm_opcode">
																																																																			<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="402"/>
																																																																		</IDENTIFIER>
																																																																	</VALUE1>
																																																																	<VALUE2>
																																																																		<BITVECTORVAL VALUE="11011010">
																																																																			<TYPE>
																																																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																																					<RANGE direction="DOWNTO">
																																																																						<LEFTBOUND>
																																																																							<INTVAL value="7"/>
																																																																						</LEFTBOUND>
																																																																						<RIGHTBOUND>
																																																																							<INTVAL value="0"/>
																																																																						</RIGHTBOUND>
																																																																					</RANGE>
																																																																				</BITVECTOR>
																																																																			</TYPE>
																																																																		</BITVECTORVAL>
																																																																	</VALUE2>
																																																																	<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="402"/>
																																																																</EXPRESSION>
																																																															</VALUE2>
																																																															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="402"/>
																																																														</EXPRESSION>
																																																													</VALUE1>
																																																													<VALUE2>
																																																														<EXPRESSION operator="==">
																																																															<VALUE1>
																																																																<IDENTIFIER name="core_sm_opcode">
																																																																	<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="402"/>
																																																																</IDENTIFIER>
																																																															</VALUE1>
																																																															<VALUE2>
																																																																<BITVECTORVAL VALUE="01011010">
																																																																	<TYPE>
																																																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																																			<RANGE direction="DOWNTO">
																																																																				<LEFTBOUND>
																																																																					<INTVAL value="7"/>
																																																																				</LEFTBOUND>
																																																																				<RIGHTBOUND>
																																																																					<INTVAL value="0"/>
																																																																				</RIGHTBOUND>
																																																																			</RANGE>
																																																																		</BITVECTOR>
																																																																	</TYPE>
																																																																</BITVECTORVAL>
																																																															</VALUE2>
																																																															<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="402"/>
																																																														</EXPRESSION>
																																																													</VALUE2>
																																																													<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="402"/>
																																																												</EXPRESSION>
																																																											</VALUE1>
																																																											<VALUE2>
																																																												<EXPRESSION operator="==">
																																																													<VALUE1>
																																																														<MEMBER>
																																																															<PREFIX>
																																																																<IDENTIFIER name="core_sm_state">
																																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="403"/>
																																																																</IDENTIFIER>
																																																															</PREFIX>
																																																															<INDEX>
																																																																<INTVAL value="1"/>
																																																															</INDEX>
																																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="403"/>
																																																														</MEMBER>
																																																													</VALUE1>
																																																													<VALUE2>
																																																														<BITVAL value="1">
																																																															<TYPE>
																																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																															</TYPE>
																																																														</BITVAL>
																																																													</VALUE2>
																																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="403"/>
																																																												</EXPRESSION>
																																																											</VALUE2>
																																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="403"/>
																																																										</EXPRESSION>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<EXPRESSION operator="&amp;">
																																																											<VALUE1>
																																																												<EXPRESSION operator="|">
																																																													<VALUE1>
																																																														<EXPRESSION operator="|">
																																																															<VALUE1>
																																																																<EXPRESSION operator="==">
																																																																	<VALUE1>
																																																																		<MEMBER>
																																																																			<PREFIX>
																																																																				<IDENTIFIER name="core_sm_state">
																																																																					<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="400"/>
																																																																				</IDENTIFIER>
																																																																			</PREFIX>
																																																																			<INDEX>
																																																																				<INTVAL value="1"/>
																																																																			</INDEX>
																																																																			<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="400"/>
																																																																		</MEMBER>
																																																																	</VALUE1>
																																																																	<VALUE2>
																																																																		<BITVAL value="1">
																																																																			<TYPE>
																																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																																			</TYPE>
																																																																		</BITVAL>
																																																																	</VALUE2>
																																																																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="400"/>
																																																																</EXPRESSION>
																																																															</VALUE1>
																																																															<VALUE2>
																																																																<EXPRESSION operator="==">
																																																																	<VALUE1>
																																																																		<MEMBER>
																																																																			<PREFIX>
																																																																				<IDENTIFIER name="core_sm_state">
																																																																					<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="400"/>
																																																																				</IDENTIFIER>
																																																																			</PREFIX>
																																																																			<INDEX>
																																																																				<INTVAL value="2"/>
																																																																			</INDEX>
																																																																			<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="400"/>
																																																																		</MEMBER>
																																																																	</VALUE1>
																																																																	<VALUE2>
																																																																		<BITVAL value="1">
																																																																			<TYPE>
																																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																																			</TYPE>
																																																																		</BITVAL>
																																																																	</VALUE2>
																																																																	<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="400"/>
																																																																</EXPRESSION>
																																																															</VALUE2>
																																																															<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="400"/>
																																																														</EXPRESSION>
																																																													</VALUE1>
																																																													<VALUE2>
																																																														<EXPRESSION operator="==">
																																																															<VALUE1>
																																																																<MEMBER>
																																																																	<PREFIX>
																																																																		<IDENTIFIER name="core_sm_state">
																																																																			<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="400"/>
																																																																		</IDENTIFIER>
																																																																	</PREFIX>
																																																																	<INDEX>
																																																																		<INTVAL value="3"/>
																																																																	</INDEX>
																																																																	<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="400"/>
																																																																</MEMBER>
																																																															</VALUE1>
																																																															<VALUE2>
																																																																<BITVAL value="1">
																																																																	<TYPE>
																																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																																	</TYPE>
																																																																</BITVAL>
																																																															</VALUE2>
																																																															<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="400"/>
																																																														</EXPRESSION>
																																																													</VALUE2>
																																																													<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="400"/>
																																																												</EXPRESSION>
																																																											</VALUE1>
																																																											<VALUE2>
																																																												<EXPRESSION operator="&amp;">
																																																													<VALUE1>
																																																														<EXPRESSION operator="==">
																																																															<VALUE1>
																																																																<IDENTIFIER name="core_sm_opcode">
																																																																	<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="399"/>
																																																																</IDENTIFIER>
																																																															</VALUE1>
																																																															<VALUE2>
																																																																<BITVECTORVAL VALUE="00000000">
																																																																	<TYPE>
																																																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																																			<RANGE direction="DOWNTO">
																																																																				<LEFTBOUND>
																																																																					<INTVAL value="7"/>
																																																																				</LEFTBOUND>
																																																																				<RIGHTBOUND>
																																																																					<INTVAL value="0"/>
																																																																				</RIGHTBOUND>
																																																																			</RANGE>
																																																																		</BITVECTOR>
																																																																	</TYPE>
																																																																</BITVECTORVAL>
																																																															</VALUE2>
																																																															<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="399"/>
																																																														</EXPRESSION>
																																																													</VALUE1>
																																																													<VALUE2>
																																																														<EXPRESSION operator="==">
																																																															<VALUE1>
																																																																<IDENTIFIER name="core_sm_reset_proc">
																																																																	<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="399"/>
																																																																</IDENTIFIER>
																																																															</VALUE1>
																																																															<VALUE2>
																																																																<BITVAL value="0">
																																																																	<TYPE>
																																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																																	</TYPE>
																																																																</BITVAL>
																																																															</VALUE2>
																																																															<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="399"/>
																																																														</EXPRESSION>
																																																													</VALUE2>
																																																													<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="399"/>
																																																												</EXPRESSION>
																																																											</VALUE2>
																																																											<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="400"/>
																																																										</EXPRESSION>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="403"/>
																																																								</EXPRESSION>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<EXPRESSION operator="&amp;">
																																																									<VALUE1>
																																																										<EXPRESSION operator="|">
																																																											<VALUE1>
																																																												<EXPRESSION operator="==">
																																																													<VALUE1>
																																																														<MEMBER>
																																																															<PREFIX>
																																																																<IDENTIFIER name="core_sm_state">
																																																																	<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="404"/>
																																																																</IDENTIFIER>
																																																															</PREFIX>
																																																															<INDEX>
																																																																<INTVAL value="2"/>
																																																															</INDEX>
																																																															<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="404"/>
																																																														</MEMBER>
																																																													</VALUE1>
																																																													<VALUE2>
																																																														<BITVAL value="1">
																																																															<TYPE>
																																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																															</TYPE>
																																																														</BITVAL>
																																																													</VALUE2>
																																																													<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="404"/>
																																																												</EXPRESSION>
																																																											</VALUE1>
																																																											<VALUE2>
																																																												<EXPRESSION operator="==">
																																																													<VALUE1>
																																																														<MEMBER>
																																																															<PREFIX>
																																																																<IDENTIFIER name="core_sm_state">
																																																																	<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="404"/>
																																																																</IDENTIFIER>
																																																															</PREFIX>
																																																															<INDEX>
																																																																<INTVAL value="3"/>
																																																															</INDEX>
																																																															<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="404"/>
																																																														</MEMBER>
																																																													</VALUE1>
																																																													<VALUE2>
																																																														<BITVAL value="1">
																																																															<TYPE>
																																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																															</TYPE>
																																																														</BITVAL>
																																																													</VALUE2>
																																																													<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="404"/>
																																																												</EXPRESSION>
																																																											</VALUE2>
																																																											<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="404"/>
																																																										</EXPRESSION>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<EXPRESSION operator="==">
																																																											<VALUE1>
																																																												<IDENTIFIER name="core_sm_opcode">
																																																													<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="403"/>
																																																												</IDENTIFIER>
																																																											</VALUE1>
																																																											<VALUE2>
																																																												<BITVECTORVAL VALUE="00100000">
																																																													<TYPE>
																																																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																															<RANGE direction="DOWNTO">
																																																																<LEFTBOUND>
																																																																	<INTVAL value="7"/>
																																																																</LEFTBOUND>
																																																																<RIGHTBOUND>
																																																																	<INTVAL value="0"/>
																																																																</RIGHTBOUND>
																																																															</RANGE>
																																																														</BITVECTOR>
																																																													</TYPE>
																																																												</BITVECTORVAL>
																																																											</VALUE2>
																																																											<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="403"/>
																																																										</EXPRESSION>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="404"/>
																																																								</EXPRESSION>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="404"/>
																																																						</EXPRESSION>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<EXPRESSION operator="&amp;">
																																																							<VALUE1>
																																																								<EXPRESSION operator="==">
																																																									<VALUE1>
																																																										<MEMBER>
																																																											<PREFIX>
																																																												<IDENTIFIER name="core_sm_state">
																																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="405"/>
																																																												</IDENTIFIER>
																																																											</PREFIX>
																																																											<INDEX>
																																																												<INTVAL value="1"/>
																																																											</INDEX>
																																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="405"/>
																																																										</MEMBER>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<BITVAL value="1">
																																																											<TYPE>
																																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																											</TYPE>
																																																										</BITVAL>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="405"/>
																																																								</EXPRESSION>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<EXPRESSION operator="==">
																																																									<VALUE1>
																																																										<IDENTIFIER name="core_sm_opcode">
																																																											<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="404"/>
																																																										</IDENTIFIER>
																																																									</VALUE1>
																																																									<VALUE2>
																																																										<BITVECTORVAL VALUE="10000101">
																																																											<TYPE>
																																																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																													<RANGE direction="DOWNTO">
																																																														<LEFTBOUND>
																																																															<INTVAL value="7"/>
																																																														</LEFTBOUND>
																																																														<RIGHTBOUND>
																																																															<INTVAL value="0"/>
																																																														</RIGHTBOUND>
																																																													</RANGE>
																																																												</BITVECTOR>
																																																											</TYPE>
																																																										</BITVECTORVAL>
																																																									</VALUE2>
																																																									<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="404"/>
																																																								</EXPRESSION>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="405"/>
																																																						</EXPRESSION>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="405"/>
																																																				</EXPRESSION>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<EXPRESSION operator="&amp;">
																																																					<VALUE1>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<MEMBER>
																																																									<PREFIX>
																																																										<IDENTIFIER name="core_sm_state">
																																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="406"/>
																																																										</IDENTIFIER>
																																																									</PREFIX>
																																																									<INDEX>
																																																										<INTVAL value="2"/>
																																																									</INDEX>
																																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="406"/>
																																																								</MEMBER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVAL value="1">
																																																									<TYPE>
																																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																									</TYPE>
																																																								</BITVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="406"/>
																																																						</EXPRESSION>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<EXPRESSION operator="==">
																																																							<VALUE1>
																																																								<IDENTIFIER name="core_sm_opcode">
																																																									<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="405"/>
																																																								</IDENTIFIER>
																																																							</VALUE1>
																																																							<VALUE2>
																																																								<BITVECTORVAL VALUE="10010101">
																																																									<TYPE>
																																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																											<RANGE direction="DOWNTO">
																																																												<LEFTBOUND>
																																																													<INTVAL value="7"/>
																																																												</LEFTBOUND>
																																																												<RIGHTBOUND>
																																																													<INTVAL value="0"/>
																																																												</RIGHTBOUND>
																																																											</RANGE>
																																																										</BITVECTOR>
																																																									</TYPE>
																																																								</BITVECTORVAL>
																																																							</VALUE2>
																																																							<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="405"/>
																																																						</EXPRESSION>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="406"/>
																																																				</EXPRESSION>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="406"/>
																																																		</EXPRESSION>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<EXPRESSION operator="&amp;">
																																																			<VALUE1>
																																																				<EXPRESSION operator="==">
																																																					<VALUE1>
																																																						<MEMBER>
																																																							<PREFIX>
																																																								<IDENTIFIER name="core_sm_state">
																																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="407"/>
																																																								</IDENTIFIER>
																																																							</PREFIX>
																																																							<INDEX>
																																																								<INTVAL value="2"/>
																																																							</INDEX>
																																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="407"/>
																																																						</MEMBER>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<BITVAL value="1">
																																																							<TYPE>
																																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																							</TYPE>
																																																						</BITVAL>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="407"/>
																																																				</EXPRESSION>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<EXPRESSION operator="==">
																																																					<VALUE1>
																																																						<IDENTIFIER name="core_sm_opcode">
																																																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="406"/>
																																																						</IDENTIFIER>
																																																					</VALUE1>
																																																					<VALUE2>
																																																						<BITVECTORVAL VALUE="10001101">
																																																							<TYPE>
																																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																									<RANGE direction="DOWNTO">
																																																										<LEFTBOUND>
																																																											<INTVAL value="7"/>
																																																										</LEFTBOUND>
																																																										<RIGHTBOUND>
																																																											<INTVAL value="0"/>
																																																										</RIGHTBOUND>
																																																									</RANGE>
																																																								</BITVECTOR>
																																																							</TYPE>
																																																						</BITVECTORVAL>
																																																					</VALUE2>
																																																					<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="406"/>
																																																				</EXPRESSION>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="407"/>
																																																		</EXPRESSION>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="407"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="&amp;">
																																																	<VALUE1>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<MEMBER>
																																																					<PREFIX>
																																																						<IDENTIFIER name="core_sm_state">
																																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="408"/>
																																																						</IDENTIFIER>
																																																					</PREFIX>
																																																					<INDEX>
																																																						<INTVAL value="2"/>
																																																					</INDEX>
																																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="408"/>
																																																				</MEMBER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVAL value="1">
																																																					<TYPE>
																																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																					</TYPE>
																																																				</BITVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="408"/>
																																																		</EXPRESSION>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<EXPRESSION operator="==">
																																																			<VALUE1>
																																																				<IDENTIFIER name="core_sm_opcode">
																																																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="407"/>
																																																				</IDENTIFIER>
																																																			</VALUE1>
																																																			<VALUE2>
																																																				<BITVECTORVAL VALUE="10011101">
																																																					<TYPE>
																																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																							<RANGE direction="DOWNTO">
																																																								<LEFTBOUND>
																																																									<INTVAL value="7"/>
																																																								</LEFTBOUND>
																																																								<RIGHTBOUND>
																																																									<INTVAL value="0"/>
																																																								</RIGHTBOUND>
																																																							</RANGE>
																																																						</BITVECTOR>
																																																					</TYPE>
																																																				</BITVECTORVAL>
																																																			</VALUE2>
																																																			<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="407"/>
																																																		</EXPRESSION>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="408"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="408"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="&amp;">
																																															<VALUE1>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<MEMBER>
																																																			<PREFIX>
																																																				<IDENTIFIER name="core_sm_state">
																																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="409"/>
																																																				</IDENTIFIER>
																																																			</PREFIX>
																																																			<INDEX>
																																																				<INTVAL value="2"/>
																																																			</INDEX>
																																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="409"/>
																																																		</MEMBER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVAL value="1">
																																																			<TYPE>
																																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																			</TYPE>
																																																		</BITVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="409"/>
																																																</EXPRESSION>
																																															</VALUE1>
																																															<VALUE2>
																																																<EXPRESSION operator="==">
																																																	<VALUE1>
																																																		<IDENTIFIER name="core_sm_opcode">
																																																			<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="408"/>
																																																		</IDENTIFIER>
																																																	</VALUE1>
																																																	<VALUE2>
																																																		<BITVECTORVAL VALUE="10011001">
																																																			<TYPE>
																																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																					<RANGE direction="DOWNTO">
																																																						<LEFTBOUND>
																																																							<INTVAL value="7"/>
																																																						</LEFTBOUND>
																																																						<RIGHTBOUND>
																																																							<INTVAL value="0"/>
																																																						</RIGHTBOUND>
																																																					</RANGE>
																																																				</BITVECTOR>
																																																			</TYPE>
																																																		</BITVECTORVAL>
																																																	</VALUE2>
																																																	<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="408"/>
																																																</EXPRESSION>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="409"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="409"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="&amp;">
																																													<VALUE1>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<MEMBER>
																																																	<PREFIX>
																																																		<IDENTIFIER name="core_sm_state">
																																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="410"/>
																																																		</IDENTIFIER>
																																																	</PREFIX>
																																																	<INDEX>
																																																		<INTVAL value="3"/>
																																																	</INDEX>
																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="410"/>
																																																</MEMBER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVAL value="1">
																																																	<TYPE>
																																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																	</TYPE>
																																																</BITVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="410"/>
																																														</EXPRESSION>
																																													</VALUE1>
																																													<VALUE2>
																																														<EXPRESSION operator="==">
																																															<VALUE1>
																																																<IDENTIFIER name="core_sm_opcode">
																																																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="409"/>
																																																</IDENTIFIER>
																																															</VALUE1>
																																															<VALUE2>
																																																<BITVECTORVAL VALUE="10010010">
																																																	<TYPE>
																																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																			<RANGE direction="DOWNTO">
																																																				<LEFTBOUND>
																																																					<INTVAL value="7"/>
																																																				</LEFTBOUND>
																																																				<RIGHTBOUND>
																																																					<INTVAL value="0"/>
																																																				</RIGHTBOUND>
																																																			</RANGE>
																																																		</BITVECTOR>
																																																	</TYPE>
																																																</BITVECTORVAL>
																																															</VALUE2>
																																															<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="409"/>
																																														</EXPRESSION>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="410"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="410"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="&amp;">
																																											<VALUE1>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<MEMBER>
																																															<PREFIX>
																																																<IDENTIFIER name="core_sm_state">
																																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="411"/>
																																																</IDENTIFIER>
																																															</PREFIX>
																																															<INDEX>
																																																<INTVAL value="4"/>
																																															</INDEX>
																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="411"/>
																																														</MEMBER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVAL value="1">
																																															<TYPE>
																																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																															</TYPE>
																																														</BITVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="411"/>
																																												</EXPRESSION>
																																											</VALUE1>
																																											<VALUE2>
																																												<EXPRESSION operator="==">
																																													<VALUE1>
																																														<IDENTIFIER name="core_sm_opcode">
																																															<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="410"/>
																																														</IDENTIFIER>
																																													</VALUE1>
																																													<VALUE2>
																																														<BITVECTORVAL VALUE="10000001">
																																															<TYPE>
																																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																																	<RANGE direction="DOWNTO">
																																																		<LEFTBOUND>
																																																			<INTVAL value="7"/>
																																																		</LEFTBOUND>
																																																		<RIGHTBOUND>
																																																			<INTVAL value="0"/>
																																																		</RIGHTBOUND>
																																																	</RANGE>
																																																</BITVECTOR>
																																															</TYPE>
																																														</BITVECTORVAL>
																																													</VALUE2>
																																													<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="410"/>
																																												</EXPRESSION>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="411"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="411"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="&amp;">
																																									<VALUE1>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<MEMBER>
																																													<PREFIX>
																																														<IDENTIFIER name="core_sm_state">
																																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="412"/>
																																														</IDENTIFIER>
																																													</PREFIX>
																																													<INDEX>
																																														<INTVAL value="3"/>
																																													</INDEX>
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="412"/>
																																												</MEMBER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVAL value="1">
																																													<TYPE>
																																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																													</TYPE>
																																												</BITVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="412"/>
																																										</EXPRESSION>
																																									</VALUE1>
																																									<VALUE2>
																																										<EXPRESSION operator="==">
																																											<VALUE1>
																																												<IDENTIFIER name="core_sm_opcode">
																																													<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="411"/>
																																												</IDENTIFIER>
																																											</VALUE1>
																																											<VALUE2>
																																												<BITVECTORVAL VALUE="10010001">
																																													<TYPE>
																																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																															<RANGE direction="DOWNTO">
																																																<LEFTBOUND>
																																																	<INTVAL value="7"/>
																																																</LEFTBOUND>
																																																<RIGHTBOUND>
																																																	<INTVAL value="0"/>
																																																</RIGHTBOUND>
																																															</RANGE>
																																														</BITVECTOR>
																																													</TYPE>
																																												</BITVECTORVAL>
																																											</VALUE2>
																																											<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="411"/>
																																										</EXPRESSION>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="412"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="412"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="&amp;">
																																							<VALUE1>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<MEMBER>
																																											<PREFIX>
																																												<IDENTIFIER name="core_sm_state">
																																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="413"/>
																																												</IDENTIFIER>
																																											</PREFIX>
																																											<INDEX>
																																												<INTVAL value="1"/>
																																											</INDEX>
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="413"/>
																																										</MEMBER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVAL value="1">
																																											<TYPE>
																																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																											</TYPE>
																																										</BITVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="413"/>
																																								</EXPRESSION>
																																							</VALUE1>
																																							<VALUE2>
																																								<EXPRESSION operator="==">
																																									<VALUE1>
																																										<IDENTIFIER name="core_sm_opcode">
																																											<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="412"/>
																																										</IDENTIFIER>
																																									</VALUE1>
																																									<VALUE2>
																																										<BITVECTORVAL VALUE="10000110">
																																											<TYPE>
																																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																													<RANGE direction="DOWNTO">
																																														<LEFTBOUND>
																																															<INTVAL value="7"/>
																																														</LEFTBOUND>
																																														<RIGHTBOUND>
																																															<INTVAL value="0"/>
																																														</RIGHTBOUND>
																																													</RANGE>
																																												</BITVECTOR>
																																											</TYPE>
																																										</BITVECTORVAL>
																																									</VALUE2>
																																									<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="412"/>
																																								</EXPRESSION>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="413"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="413"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="&amp;">
																																					<VALUE1>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<MEMBER>
																																									<PREFIX>
																																										<IDENTIFIER name="core_sm_state">
																																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="414"/>
																																										</IDENTIFIER>
																																									</PREFIX>
																																									<INDEX>
																																										<INTVAL value="2"/>
																																									</INDEX>
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="414"/>
																																								</MEMBER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVAL value="1">
																																									<TYPE>
																																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																									</TYPE>
																																								</BITVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="414"/>
																																						</EXPRESSION>
																																					</VALUE1>
																																					<VALUE2>
																																						<EXPRESSION operator="==">
																																							<VALUE1>
																																								<IDENTIFIER name="core_sm_opcode">
																																									<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="413"/>
																																								</IDENTIFIER>
																																							</VALUE1>
																																							<VALUE2>
																																								<BITVECTORVAL VALUE="10010110">
																																									<TYPE>
																																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																											<RANGE direction="DOWNTO">
																																												<LEFTBOUND>
																																													<INTVAL value="7"/>
																																												</LEFTBOUND>
																																												<RIGHTBOUND>
																																													<INTVAL value="0"/>
																																												</RIGHTBOUND>
																																											</RANGE>
																																										</BITVECTOR>
																																									</TYPE>
																																								</BITVECTORVAL>
																																							</VALUE2>
																																							<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="413"/>
																																						</EXPRESSION>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="414"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="414"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="&amp;">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<MEMBER>
																																							<PREFIX>
																																								<IDENTIFIER name="core_sm_state">
																																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="415"/>
																																								</IDENTIFIER>
																																							</PREFIX>
																																							<INDEX>
																																								<INTVAL value="2"/>
																																							</INDEX>
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="415"/>
																																						</MEMBER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVAL value="1">
																																							<TYPE>
																																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																							</TYPE>
																																						</BITVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="415"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_opcode">
																																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="414"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVECTORVAL VALUE="10001110">
																																							<TYPE>
																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="0"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																								</BITVECTOR>
																																							</TYPE>
																																						</BITVECTORVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="414"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="415"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="415"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="416"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="1"/>
																																					</INDEX>
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="416"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="416"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_opcode">
																																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="415"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVECTORVAL VALUE="10000100">
																																					<TYPE>
																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="0"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																						</BITVECTOR>
																																					</TYPE>
																																				</BITVECTORVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="415"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="416"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="416"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="417"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="2"/>
																																			</INDEX>
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="417"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="417"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="416"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVECTORVAL VALUE="10010100">
																																			<TYPE>
																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																					<RANGE direction="DOWNTO">
																																						<LEFTBOUND>
																																							<INTVAL value="7"/>
																																						</LEFTBOUND>
																																						<RIGHTBOUND>
																																							<INTVAL value="0"/>
																																						</RIGHTBOUND>
																																					</RANGE>
																																				</BITVECTOR>
																																			</TYPE>
																																		</BITVECTORVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="416"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="417"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="417"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="418"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="2"/>
																																	</INDEX>
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="418"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="418"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<IDENTIFIER name="core_sm_opcode">
																																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="417"/>
																																</IDENTIFIER>
																															</VALUE1>
																															<VALUE2>
																																<BITVECTORVAL VALUE="10001100">
																																	<TYPE>
																																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																			<RANGE direction="DOWNTO">
																																				<LEFTBOUND>
																																					<INTVAL value="7"/>
																																				</LEFTBOUND>
																																				<RIGHTBOUND>
																																					<INTVAL value="0"/>
																																				</RIGHTBOUND>
																																			</RANGE>
																																		</BITVECTOR>
																																	</TYPE>
																																</BITVECTORVAL>
																															</VALUE2>
																															<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="417"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="418"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="418"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="419"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="1"/>
																															</INDEX>
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="419"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="419"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="418"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="01100100">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="418"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="419"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="419"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="420"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="2"/>
																													</INDEX>
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="420"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="420"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="419"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="01110100">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="419"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="420"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="420"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<MEMBER>
																											<PREFIX>
																												<IDENTIFIER name="core_sm_state">
																													<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="421"/>
																												</IDENTIFIER>
																											</PREFIX>
																											<INDEX>
																												<INTVAL value="2"/>
																											</INDEX>
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="421"/>
																										</MEMBER>
																									</VALUE1>
																									<VALUE2>
																										<BITVAL value="1">
																											<TYPE>
																												<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																											</TYPE>
																										</BITVAL>
																									</VALUE2>
																									<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="421"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="420"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="10011100">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="420"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="421"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="421"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="422"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="3"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="422"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="422"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="421"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="10011110">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="421"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="422"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="422"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_type2_calc">
																					<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="422"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="422"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="422"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="0">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="423"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="1">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="423"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="423"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sreg_cen" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_state"/>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sreg_cen">
														<CODE_INFO column_number="20" file="verilog/m6502_org.v" line_number="141"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="&amp;">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1067"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="2"/>
																																					</INDEX>
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1067"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1067"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_opcode">
																																					<CODE_INFO column_number="36" file="verilog/op_dcd.v" line_number="1066"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVECTORVAL VALUE="00000000">
																																					<TYPE>
																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="0"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																						</BITVECTOR>
																																					</TYPE>
																																				</BITVECTORVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1066"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1067"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="&amp;">
																																	<VALUE1>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<MEMBER>
																																					<PREFIX>
																																						<IDENTIFIER name="core_sm_state">
																																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1068"/>
																																						</IDENTIFIER>
																																					</PREFIX>
																																					<INDEX>
																																						<INTVAL value="3"/>
																																					</INDEX>
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1068"/>
																																				</MEMBER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVAL value="1">
																																					<TYPE>
																																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																					</TYPE>
																																				</BITVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1068"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_opcode">
																																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1067"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVECTORVAL VALUE="00000000">
																																					<TYPE>
																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="0"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																						</BITVECTOR>
																																					</TYPE>
																																				</BITVECTORVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1067"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1068"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1068"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="&amp;">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1069"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="4"/>
																																			</INDEX>
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1069"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1069"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1068"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVECTORVAL VALUE="00000000">
																																			<TYPE>
																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																					<RANGE direction="DOWNTO">
																																						<LEFTBOUND>
																																							<INTVAL value="7"/>
																																						</LEFTBOUND>
																																						<RIGHTBOUND>
																																							<INTVAL value="0"/>
																																						</RIGHTBOUND>
																																					</RANGE>
																																				</BITVECTOR>
																																			</TYPE>
																																		</BITVECTORVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1068"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1069"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1069"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="&amp;">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="|">
																																	<VALUE1>
																																		<EXPRESSION operator="|">
																																			<VALUE1>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_opcode">
																																							<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1070"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVECTORVAL VALUE="00001000">
																																							<TYPE>
																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="0"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																								</BITVECTOR>
																																							</TYPE>
																																						</BITVECTORVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1070"/>
																																				</EXPRESSION>
																																			</VALUE1>
																																			<VALUE2>
																																				<EXPRESSION operator="==">
																																					<VALUE1>
																																						<IDENTIFIER name="core_sm_opcode">
																																							<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1070"/>
																																						</IDENTIFIER>
																																					</VALUE1>
																																					<VALUE2>
																																						<BITVECTORVAL VALUE="01001000">
																																							<TYPE>
																																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																									<RANGE direction="DOWNTO">
																																										<LEFTBOUND>
																																											<INTVAL value="7"/>
																																										</LEFTBOUND>
																																										<RIGHTBOUND>
																																											<INTVAL value="0"/>
																																										</RIGHTBOUND>
																																									</RANGE>
																																								</BITVECTOR>
																																							</TYPE>
																																						</BITVECTORVAL>
																																					</VALUE2>
																																					<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1070"/>
																																				</EXPRESSION>
																																			</VALUE2>
																																			<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1070"/>
																																		</EXPRESSION>
																																	</VALUE1>
																																	<VALUE2>
																																		<EXPRESSION operator="==">
																																			<VALUE1>
																																				<IDENTIFIER name="core_sm_opcode">
																																					<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1071"/>
																																				</IDENTIFIER>
																																			</VALUE1>
																																			<VALUE2>
																																				<BITVECTORVAL VALUE="11011010">
																																					<TYPE>
																																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																							<RANGE direction="DOWNTO">
																																								<LEFTBOUND>
																																									<INTVAL value="7"/>
																																								</LEFTBOUND>
																																								<RIGHTBOUND>
																																									<INTVAL value="0"/>
																																								</RIGHTBOUND>
																																							</RANGE>
																																						</BITVECTOR>
																																					</TYPE>
																																				</BITVECTORVAL>
																																			</VALUE2>
																																			<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1071"/>
																																		</EXPRESSION>
																																	</VALUE2>
																																	<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1071"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<IDENTIFIER name="core_sm_opcode">
																																			<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="1071"/>
																																		</IDENTIFIER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVECTORVAL VALUE="01011010">
																																			<TYPE>
																																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																					<RANGE direction="DOWNTO">
																																						<LEFTBOUND>
																																							<INTVAL value="7"/>
																																						</LEFTBOUND>
																																						<RIGHTBOUND>
																																							<INTVAL value="0"/>
																																						</RIGHTBOUND>
																																					</RANGE>
																																				</BITVECTOR>
																																			</TYPE>
																																		</BITVECTORVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1071"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1071"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1072"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="2"/>
																																	</INDEX>
																																	<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1072"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1072"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1072"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1072"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="&amp;">
																											<VALUE1>
																												<EXPRESSION operator="|">
																													<VALUE1>
																														<EXPRESSION operator="|">
																															<VALUE1>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1073"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="1"/>
																																			</INDEX>
																																			<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1073"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1073"/>
																																</EXPRESSION>
																															</VALUE1>
																															<VALUE2>
																																<EXPRESSION operator="==">
																																	<VALUE1>
																																		<MEMBER>
																																			<PREFIX>
																																				<IDENTIFIER name="core_sm_state">
																																					<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1073"/>
																																				</IDENTIFIER>
																																			</PREFIX>
																																			<INDEX>
																																				<INTVAL value="2"/>
																																			</INDEX>
																																			<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1073"/>
																																		</MEMBER>
																																	</VALUE1>
																																	<VALUE2>
																																		<BITVAL value="1">
																																			<TYPE>
																																				<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																			</TYPE>
																																		</BITVAL>
																																	</VALUE2>
																																	<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1073"/>
																																</EXPRESSION>
																															</VALUE2>
																															<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1073"/>
																														</EXPRESSION>
																													</VALUE1>
																													<VALUE2>
																														<EXPRESSION operator="==">
																															<VALUE1>
																																<MEMBER>
																																	<PREFIX>
																																		<IDENTIFIER name="core_sm_state">
																																			<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1073"/>
																																		</IDENTIFIER>
																																	</PREFIX>
																																	<INDEX>
																																		<INTVAL value="3"/>
																																	</INDEX>
																																	<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="1073"/>
																																</MEMBER>
																															</VALUE1>
																															<VALUE2>
																																<BITVAL value="1">
																																	<TYPE>
																																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																	</TYPE>
																																</BITVAL>
																															</VALUE2>
																															<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1073"/>
																														</EXPRESSION>
																													</VALUE2>
																													<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1073"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1072"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="01000000">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="1072"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="1073"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="1073"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="&amp;">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1074"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="1"/>
																															</INDEX>
																															<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1074"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1074"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<MEMBER>
																															<PREFIX>
																																<IDENTIFIER name="core_sm_state">
																																	<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1074"/>
																																</IDENTIFIER>
																															</PREFIX>
																															<INDEX>
																																<INTVAL value="2"/>
																															</INDEX>
																															<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1074"/>
																														</MEMBER>
																													</VALUE1>
																													<VALUE2>
																														<BITVAL value="1">
																															<TYPE>
																																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																															</TYPE>
																														</BITVAL>
																													</VALUE2>
																													<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1074"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1074"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="59" file="verilog/op_dcd.v" line_number="1073"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="01100000">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="63" file="verilog/op_dcd.v" line_number="1073"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1074"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1074"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="&amp;">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1075"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="3"/>
																													</INDEX>
																													<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="1075"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1075"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<MEMBER>
																													<PREFIX>
																														<IDENTIFIER name="core_sm_state">
																															<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1075"/>
																														</IDENTIFIER>
																													</PREFIX>
																													<INDEX>
																														<INTVAL value="4"/>
																													</INDEX>
																													<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="1075"/>
																												</MEMBER>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="1">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1075"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1075"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="43" file="verilog/op_dcd.v" line_number="1074"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="00100000">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="1074"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1075"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1075"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="&amp;">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="|">
																											<VALUE1>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1076"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="00101000">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1076"/>
																												</EXPRESSION>
																											</VALUE1>
																											<VALUE2>
																												<EXPRESSION operator="==">
																													<VALUE1>
																														<IDENTIFIER name="core_sm_opcode">
																															<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1076"/>
																														</IDENTIFIER>
																													</VALUE1>
																													<VALUE2>
																														<BITVECTORVAL VALUE="01101000">
																															<TYPE>
																																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																	<RANGE direction="DOWNTO">
																																		<LEFTBOUND>
																																			<INTVAL value="7"/>
																																		</LEFTBOUND>
																																		<RIGHTBOUND>
																																			<INTVAL value="0"/>
																																		</RIGHTBOUND>
																																	</RANGE>
																																</BITVECTOR>
																															</TYPE>
																														</BITVECTORVAL>
																													</VALUE2>
																													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1076"/>
																												</EXPRESSION>
																											</VALUE2>
																											<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1076"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1077"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="11111010">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1077"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1077"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="1077"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="01111010">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1077"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1077"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<MEMBER>
																									<PREFIX>
																										<IDENTIFIER name="core_sm_state">
																											<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1078"/>
																										</IDENTIFIER>
																									</PREFIX>
																									<INDEX>
																										<INTVAL value="1"/>
																									</INDEX>
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1078"/>
																								</MEMBER>
																							</VALUE1>
																							<VALUE2>
																								<BITVAL value="1">
																									<TYPE>
																										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																									</TYPE>
																								</BITVAL>
																							</VALUE2>
																							<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1078"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1078"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1078"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="rdy">
																					<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVAL value="1">
																					<TYPE>
																						<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																					</TYPE>
																				</BITVAL>
																			</VALUE2>
																			<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1066"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="1078"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1079"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1079"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1079"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sreg_up" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_state"/>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sreg_up">
														<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="140"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="|">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="1081"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01000000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1081"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<IDENTIFIER name="core_sm_opcode">
																							<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1081"/>
																						</IDENTIFIER>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="01100000">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="7"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="1081"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="39" file="verilog/op_dcd.v" line_number="1081"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="&amp;">
																			<VALUE1>
																				<EXPRESSION operator="|">
																					<VALUE1>
																						<EXPRESSION operator="|">
																							<VALUE1>
																								<EXPRESSION operator="|">
																									<VALUE1>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="1082"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="00101000">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1082"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<EXPRESSION operator="==">
																											<VALUE1>
																												<IDENTIFIER name="core_sm_opcode">
																													<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="1082"/>
																												</IDENTIFIER>
																											</VALUE1>
																											<VALUE2>
																												<BITVECTORVAL VALUE="01101000">
																													<TYPE>
																														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																															<RANGE direction="DOWNTO">
																																<LEFTBOUND>
																																	<INTVAL value="7"/>
																																</LEFTBOUND>
																																<RIGHTBOUND>
																																	<INTVAL value="0"/>
																																</RIGHTBOUND>
																															</RANGE>
																														</BITVECTOR>
																													</TYPE>
																												</BITVECTORVAL>
																											</VALUE2>
																											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="1082"/>
																										</EXPRESSION>
																									</VALUE2>
																									<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="1082"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<EXPRESSION operator="==">
																									<VALUE1>
																										<IDENTIFIER name="core_sm_opcode">
																											<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="1083"/>
																										</IDENTIFIER>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="11111010">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="7"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1083"/>
																								</EXPRESSION>
																							</VALUE2>
																							<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="1083"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<EXPRESSION operator="==">
																							<VALUE1>
																								<IDENTIFIER name="core_sm_opcode">
																									<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="1083"/>
																								</IDENTIFIER>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="01111010">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="7"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1083"/>
																						</EXPRESSION>
																					</VALUE2>
																					<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="1083"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1084"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="1"/>
																							</INDEX>
																							<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="1084"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1084"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1084"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="1084"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1085"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1085"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1085"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_sregl" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_sregl">
														<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="174"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_srg_dataol">
														<CODE_INFO column_number="20" file="verilog/s_reg.v" line_number="38"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="20" file="verilog/s_reg.v" line_number="38"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_xregl" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_xregl">
														<CODE_INFO column_number="11" file="verilog/m6502_org.v" line_number="183"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_xrg_ido">
														<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="41"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="41"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_core_yregl" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="core_yregl">
														<CODE_INFO column_number="11" file="verilog/m6502_org.v" line_number="188"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_yrg_ido">
														<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="41"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="41"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_oen" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_we_n_out_sig"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="oen">
														<CODE_INFO column_number="11" file="verilog/m6502.v" line_number="26"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="~">
														<VALUE1>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="~">
																		<VALUE1>
																			<IDENTIFIER name="clk">
																				<CODE_INFO column_number="18" file="verilog/m6502.v" line_number="26"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<CODE_INFO column_number="18" file="verilog/m6502.v" line_number="26"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<IDENTIFIER name="we_n_out_sig">
																		<CODE_INFO column_number="23" file="verilog/m6502.v" line_number="26"/>
																	</IDENTIFIER>
																</VALUE2>
																<CODE_INFO column_number="23" file="verilog/m6502.v" line_number="26"/>
															</EXPRESSION>
														</VALUE1>
														<CODE_INFO column_number="23" file="verilog/m6502.v" line_number="26"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="24" file="verilog/m6502.v" line_number="26"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_vpa" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<PCALL name="hif_cone_core_sm_state"/>
											<PCALL name="hif_cone_core_sm_opcode"/>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="vpa">
														<CODE_INFO column_number="20" file="verilog/m6502.v" line_number="34"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<WHEN logicTernary="true">
														<ALT>
															<CONDITION>
																<EXPRESSION operator="&amp;">
																	<VALUE1>
																		<EXPRESSION operator="|">
																			<VALUE1>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1056"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="5"/>
																							</INDEX>
																							<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="1056"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="40" file="verilog/op_dcd.v" line_number="1056"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<EXPRESSION operator="==">
																					<VALUE1>
																						<MEMBER>
																							<PREFIX>
																								<IDENTIFIER name="core_sm_state">
																									<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1056"/>
																								</IDENTIFIER>
																							</PREFIX>
																							<INDEX>
																								<INTVAL value="6"/>
																							</INDEX>
																							<CODE_INFO column_number="50" file="verilog/op_dcd.v" line_number="1056"/>
																						</MEMBER>
																					</VALUE1>
																					<VALUE2>
																						<BITVAL value="1">
																							<TYPE>
																								<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																							</TYPE>
																						</BITVAL>
																					</VALUE2>
																					<CODE_INFO column_number="56" file="verilog/op_dcd.v" line_number="1056"/>
																				</EXPRESSION>
																			</VALUE2>
																			<CODE_INFO column_number="56" file="verilog/op_dcd.v" line_number="1056"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<EXPRESSION operator="==">
																			<VALUE1>
																				<IDENTIFIER name="core_sm_opcode">
																					<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="1056"/>
																				</IDENTIFIER>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="00000000">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="7"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="1056"/>
																		</EXPRESSION>
																	</VALUE2>
																	<CODE_INFO column_number="57" file="verilog/op_dcd.v" line_number="1056"/>
																</EXPRESSION>
															</CONDITION>
															<VALUE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</VALUE>
															<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1057"/>
														</ALT>
														<DEFAULT>
															<BITVAL value="0">
																<TYPE>
																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</BITVAL>
														</DEFAULT>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1057"/>
													</WHEN>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="1057"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_we_n_out_sig" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="we_n_out_sig">
														<CODE_INFO column_number="44" file="verilog/m6502.v" line_number="34"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<IDENTIFIER name="core_sm_wel_n">
														<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="425"/>
													</IDENTIFIER>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="425"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
					</DECLARATIONS>
					<STATETABLES>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="core_drg_ff1" standard="false">
							<SENSITIVITY_POS>
								<IDENTIFIER name="clk"/>
							</SENSITIVITY_POS>
							<STATES>
								<STATE atomic="false" name="ff1" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_core_drg_ld"/>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="core_drg_ld">
																		<CODE_INFO column_number="8" file="verilog/rg8l2.v" line_number="49"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="14" file="verilog/rg8l2.v" line_number="49"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<PCALL name="hif_cone_core_drg_idi"/>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_drg_ido">
															<CODE_INFO column_number="6" file="verilog/rg8l2.v" line_number="51"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_drg_idi">
															<CODE_INFO column_number="10" file="verilog/rg8l2.v" line_number="51"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="10" file="verilog/rg8l2.v" line_number="51"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/rg8l2.v" line_number="49"/>
											</ALT>
											<CODE_INFO column_number="3" file="verilog/rg8l2.v" line_number="49"/>
										</IF>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/rg8l2.v" line_number="47"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/rg8l2.v" line_number="47"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="core_srg_process_0" standard="false">
							<SENSITIVITY_POS>
								<IDENTIFIER name="clk"/>
							</SENSITIVITY_POS>
							<STATES>
								<STATE atomic="false" name="process_0" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_core_reset"/>
										<PCALL name="hif_cone_core_rg_load"/>
										<PCALL name="hif_cone_core_sreg_up"/>
										<PCALL name="hif_cone_core_sreg_cen"/>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="core_reset">
																		<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="178"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="17" file="verilog/s_reg.v" line_number="42"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_srg_dataol">
															<CODE_INFO column_number="9" file="verilog/s_reg.v" line_number="44"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVECTORVAL VALUE="00000000">
															<TYPE>
																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																	<RANGE direction="DOWNTO">
																		<LEFTBOUND>
																			<INTVAL value="7"/>
																		</LEFTBOUND>
																		<RIGHTBOUND>
																			<INTVAL value="0"/>
																		</RIGHTBOUND>
																	</RANGE>
																</BITVECTOR>
															</TYPE>
														</BITVECTORVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="22" file="verilog/s_reg.v" line_number="44"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/s_reg.v" line_number="42"/>
											</ALT>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_rg_load">
																				<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="175"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="3"/>
																		</INDEX>
																		<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="175"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="20" file="verilog/s_reg.v" line_number="46"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_srg_dataol">
															<CODE_INFO column_number="9" file="verilog/s_reg.v" line_number="48"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_dataol">
															<CODE_INFO column_number="24" file="verilog/m6502_org.v" line_number="173"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="15" file="verilog/s_reg.v" line_number="48"/>
												</ASSIGN>
												<CODE_INFO column_number="7" file="verilog/s_reg.v" line_number="46"/>
											</ALT>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<EXPRESSION operator="==">
																		<VALUE1>
																			<IDENTIFIER name="core_sreg_cen">
																				<CODE_INFO column_number="19" file="verilog/m6502_org.v" line_number="177"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<VALUE2>
																			<BITVAL value="1">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</VALUE2>
																		<CODE_INFO column_number="23" file="verilog/s_reg.v" line_number="50"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="==">
																		<VALUE1>
																			<IDENTIFIER name="core_sreg_up">
																				<CODE_INFO column_number="13" file="verilog/m6502_org.v" line_number="176"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<VALUE2>
																			<BITVAL value="1">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</VALUE2>
																		<CODE_INFO column_number="33" file="verilog/s_reg.v" line_number="50"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="33" file="verilog/s_reg.v" line_number="50"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_srg_dataol">
															<CODE_INFO column_number="9" file="verilog/s_reg.v" line_number="52"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<CAST>
															<VALUE>
																<EXPRESSION operator="+">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_srg_dataol">
																					<CODE_INFO column_number="16" file="verilog/s_reg.v" line_number="52"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="31"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00000000000000000000000000000001">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="31"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="18" file="verilog/s_reg.v" line_number="52"/>
																</EXPRESSION>
															</VALUE>
															<TYPE>
																<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																	<RANGE direction="DOWNTO">
																		<LEFTBOUND>
																			<INTVAL value="7"/>
																		</LEFTBOUND>
																		<RIGHTBOUND>
																			<INTVAL value="0"/>
																		</RIGHTBOUND>
																	</RANGE>
																</BITVECTOR>
															</TYPE>
														</CAST>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="18" file="verilog/s_reg.v" line_number="52"/>
												</ASSIGN>
												<CODE_INFO column_number="7" file="verilog/s_reg.v" line_number="50"/>
											</ALT>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<EXPRESSION operator="==">
																		<VALUE1>
																			<IDENTIFIER name="core_sreg_cen">
																				<CODE_INFO column_number="19" file="verilog/m6502_org.v" line_number="177"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<VALUE2>
																			<BITVAL value="1">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</VALUE2>
																		<CODE_INFO column_number="23" file="verilog/s_reg.v" line_number="54"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="==">
																		<VALUE1>
																			<IDENTIFIER name="core_sreg_up">
																				<CODE_INFO column_number="13" file="verilog/m6502_org.v" line_number="176"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<VALUE2>
																			<BITVAL value="0">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</VALUE2>
																		<CODE_INFO column_number="33" file="verilog/s_reg.v" line_number="54"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="33" file="verilog/s_reg.v" line_number="54"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_srg_dataol">
															<CODE_INFO column_number="9" file="verilog/s_reg.v" line_number="56"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<CAST>
															<VALUE>
																<EXPRESSION operator="-">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_srg_dataol">
																					<CODE_INFO column_number="16" file="verilog/s_reg.v" line_number="56"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="31"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00000000000000000000000000000001">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="31"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="18" file="verilog/s_reg.v" line_number="56"/>
																</EXPRESSION>
															</VALUE>
															<TYPE>
																<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																	<RANGE direction="DOWNTO">
																		<LEFTBOUND>
																			<INTVAL value="7"/>
																		</LEFTBOUND>
																		<RIGHTBOUND>
																			<INTVAL value="0"/>
																		</RIGHTBOUND>
																	</RANGE>
																</BITVECTOR>
															</TYPE>
														</CAST>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="18" file="verilog/s_reg.v" line_number="56"/>
												</ASSIGN>
												<CODE_INFO column_number="7" file="verilog/s_reg.v" line_number="54"/>
											</ALT>
											<DEFAULTS>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_srg_dataol">
															<CODE_INFO column_number="9" file="verilog/s_reg.v" line_number="60"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_srg_dataol">
															<CODE_INFO column_number="16" file="verilog/s_reg.v" line_number="60"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="16" file="verilog/s_reg.v" line_number="60"/>
												</ASSIGN>
											</DEFAULTS>
											<CODE_INFO column_number="3" file="verilog/s_reg.v" line_number="42"/>
										</IF>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/s_reg.v" line_number="40"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/s_reg.v" line_number="40"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="core_pc_counter" standard="false">
							<SENSITIVITY_POS>
								<IDENTIFIER name="clk"/>
							</SENSITIVITY_POS>
							<STATES>
								<STATE atomic="false" name="counter" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_core_reset"/>
										<PCALL name="hif_cone_core_pc_ctl"/>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="core_reset">
																		<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="192"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="17" file="verilog/prog_cnt.v" line_number="78"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_pc_pc">
															<CODE_INFO column_number="5" file="verilog/prog_cnt.v" line_number="80"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVECTORVAL VALUE="1111111111111100">
															<TYPE>
																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																	<RANGE direction="DOWNTO">
																		<LEFTBOUND>
																			<INTVAL value="15"/>
																		</LEFTBOUND>
																		<RIGHTBOUND>
																			<INTVAL value="0"/>
																		</RIGHTBOUND>
																	</RANGE>
																</BITVECTOR>
															</TYPE>
														</BITVECTORVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="29" file="verilog/prog_cnt.v" line_number="80"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/prog_cnt.v" line_number="78"/>
											</ALT>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="==">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_pc_ctl">
																						<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="199"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="2"/>
																				</INDEX>
																				<CODE_INFO column_number="21" file="verilog/prog_cnt.v" line_number="82"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<BITVAL value="1">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</VALUE2>
																		<CODE_INFO column_number="27" file="verilog/prog_cnt.v" line_number="82"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="==">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_pc_ctl">
																						<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="199"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="4"/>
																				</INDEX>
																				<CODE_INFO column_number="40" file="verilog/prog_cnt.v" line_number="82"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<BITVAL value="1">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</VALUE2>
																		<CODE_INFO column_number="46" file="verilog/prog_cnt.v" line_number="82"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="46" file="verilog/prog_cnt.v" line_number="82"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<PCALL name="hif_cone_core_pc_cntih"/>
												<PCALL name="hif_cone_core_pc_cntil"/>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_pc_pc">
															<CODE_INFO column_number="5" file="verilog/prog_cnt.v" line_number="84"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<EXPRESSION operator="CONCAT">
															<VALUE1>
																<IDENTIFIER name="core_pc_cntih">
																	<CODE_INFO column_number="12" file="verilog/prog_cnt.v" line_number="84"/>
																</IDENTIFIER>
															</VALUE1>
															<VALUE2>
																<IDENTIFIER name="core_pc_cntil">
																	<CODE_INFO column_number="18" file="verilog/prog_cnt.v" line_number="84"/>
																</IDENTIFIER>
															</VALUE2>
															<CODE_INFO column_number="18" file="verilog/prog_cnt.v" line_number="84"/>
														</EXPRESSION>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="19" file="verilog/prog_cnt.v" line_number="84"/>
												</ASSIGN>
												<CODE_INFO column_number="7" file="verilog/prog_cnt.v" line_number="82"/>
											</ALT>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_pc_ctl">
																				<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="199"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="21" file="verilog/prog_cnt.v" line_number="86"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="27" file="verilog/prog_cnt.v" line_number="86"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_pc_pc">
															<CODE_INFO column_number="5" file="verilog/prog_cnt.v" line_number="88"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<CAST>
															<VALUE>
																<EXPRESSION operator="+">
																	<VALUE1>
																		<CAST>
																			<VALUE>
																				<IDENTIFIER name="core_pc_pc">
																					<CODE_INFO column_number="8" file="verilog/prog_cnt.v" line_number="88"/>
																				</IDENTIFIER>
																			</VALUE>
																			<TYPE>
																				<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="31"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</CAST>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="00000000000000000000000000000001">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="31"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="10" file="verilog/prog_cnt.v" line_number="88"/>
																</EXPRESSION>
															</VALUE>
															<TYPE>
																<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																	<RANGE direction="DOWNTO">
																		<LEFTBOUND>
																			<INTVAL value="15"/>
																		</LEFTBOUND>
																		<RIGHTBOUND>
																			<INTVAL value="0"/>
																		</RIGHTBOUND>
																	</RANGE>
																</BITVECTOR>
															</TYPE>
														</CAST>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="10" file="verilog/prog_cnt.v" line_number="88"/>
												</ASSIGN>
												<CODE_INFO column_number="7" file="verilog/prog_cnt.v" line_number="86"/>
											</ALT>
											<DEFAULTS>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_pc_pc">
															<CODE_INFO column_number="5" file="verilog/prog_cnt.v" line_number="92"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_pc_pc">
															<CODE_INFO column_number="8" file="verilog/prog_cnt.v" line_number="92"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="8" file="verilog/prog_cnt.v" line_number="92"/>
												</ASSIGN>
											</DEFAULTS>
											<CODE_INFO column_number="3" file="verilog/prog_cnt.v" line_number="78"/>
										</IF>
										<PCALL name="hif_cone_core_reset"/>
										<PCALL name="hif_cone_core_pc_ctl"/>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="core_reset">
																		<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="192"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="17" file="verilog/prog_cnt.v" line_number="94"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_pc_hreg">
															<CODE_INFO column_number="7" file="verilog/prog_cnt.v" line_number="97"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVECTORVAL VALUE="11111100">
															<TYPE>
																<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																	<RANGE direction="DOWNTO">
																		<LEFTBOUND>
																			<INTVAL value="7"/>
																		</LEFTBOUND>
																		<RIGHTBOUND>
																			<INTVAL value="0"/>
																		</RIGHTBOUND>
																	</RANGE>
																</BITVECTOR>
															</TYPE>
														</BITVECTORVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="18" file="verilog/prog_cnt.v" line_number="97"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/prog_cnt.v" line_number="94"/>
											</ALT>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_pc_ctl">
																				<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="199"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="1"/>
																		</INDEX>
																		<CODE_INFO column_number="21" file="verilog/prog_cnt.v" line_number="100"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="27" file="verilog/prog_cnt.v" line_number="100"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<PCALL name="hif_cone_core_pc_hreg_in"/>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_pc_hreg">
															<CODE_INFO column_number="7" file="verilog/prog_cnt.v" line_number="103"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_pc_hreg_in">
															<CODE_INFO column_number="15" file="verilog/prog_cnt.v" line_number="103"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="15" file="verilog/prog_cnt.v" line_number="103"/>
												</ASSIGN>
												<CODE_INFO column_number="7" file="verilog/prog_cnt.v" line_number="100"/>
											</ALT>
											<DEFAULTS>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_pc_hreg">
															<CODE_INFO column_number="7" file="verilog/prog_cnt.v" line_number="107"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_pc_hreg">
															<CODE_INFO column_number="12" file="verilog/prog_cnt.v" line_number="107"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="12" file="verilog/prog_cnt.v" line_number="107"/>
												</ASSIGN>
											</DEFAULTS>
											<CODE_INFO column_number="3" file="verilog/prog_cnt.v" line_number="94"/>
										</IF>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/prog_cnt.v" line_number="76"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/prog_cnt.v" line_number="76"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="core_arg_ff1" standard="false">
							<SENSITIVITY_POS>
								<IDENTIFIER name="clk"/>
							</SENSITIVITY_POS>
							<STATES>
								<STATE atomic="false" name="ff1" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_core_rg_load"/>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_rg_load">
																				<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="162"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="0"/>
																		</INDEX>
																		<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="162"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="45"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_arg_ido">
															<CODE_INFO column_number="6" file="verilog/rg8l.v" line_number="47"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_dataol">
															<CODE_INFO column_number="20" file="verilog/m6502_org.v" line_number="161"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="9" file="verilog/rg8l.v" line_number="47"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/rg8l.v" line_number="45"/>
											</ALT>
											<CODE_INFO column_number="3" file="verilog/rg8l.v" line_number="45"/>
										</IF>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/rg8l.v" line_number="43"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/rg8l.v" line_number="43"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="core_xrg_ff1" standard="false">
							<SENSITIVITY_POS>
								<IDENTIFIER name="clk"/>
							</SENSITIVITY_POS>
							<STATES>
								<STATE atomic="false" name="ff1" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_core_rg_load"/>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_rg_load">
																				<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="182"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="4"/>
																		</INDEX>
																		<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="182"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="45"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_xrg_ido">
															<CODE_INFO column_number="6" file="verilog/rg8l.v" line_number="47"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_dataol">
															<CODE_INFO column_number="20" file="verilog/m6502_org.v" line_number="181"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="9" file="verilog/rg8l.v" line_number="47"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/rg8l.v" line_number="45"/>
											</ALT>
											<CODE_INFO column_number="3" file="verilog/rg8l.v" line_number="45"/>
										</IF>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/rg8l.v" line_number="43"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/rg8l.v" line_number="43"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="core_yrg_ff1" standard="false">
							<SENSITIVITY_POS>
								<IDENTIFIER name="clk"/>
							</SENSITIVITY_POS>
							<STATES>
								<STATE atomic="false" name="ff1" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_core_rg_load"/>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_rg_load">
																				<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="187"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="5"/>
																		</INDEX>
																		<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="187"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="45"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_yrg_ido">
															<CODE_INFO column_number="6" file="verilog/rg8l.v" line_number="47"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_dataol">
															<CODE_INFO column_number="20" file="verilog/m6502_org.v" line_number="186"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="9" file="verilog/rg8l.v" line_number="47"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/rg8l.v" line_number="45"/>
											</ALT>
											<CODE_INFO column_number="3" file="verilog/rg8l.v" line_number="45"/>
										</IF>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/rg8l.v" line_number="43"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/rg8l.v" line_number="43"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="core_adlmx_lrg_ff1" standard="false">
							<SENSITIVITY_POS>
								<IDENTIFIER name="clk"/>
							</SENSITIVITY_POS>
							<STATES>
								<STATE atomic="false" name="ff1" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_core_rg_load"/>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_rg_load">
																				<CODE_INFO column_number="21" file="verilog/m6502_org.v" line_number="219"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="6"/>
																		</INDEX>
																		<CODE_INFO column_number="21" file="verilog/m6502_org.v" line_number="219"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="45"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<PCALL name="hif_cone_core_alu_outl"/>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_adlmx_lrg_ido">
															<CODE_INFO column_number="6" file="verilog/rg8l.v" line_number="47"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_alu_outl">
															<CODE_INFO column_number="28" file="verilog/m6502_org.v" line_number="214"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="9" file="verilog/rg8l.v" line_number="47"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/rg8l.v" line_number="45"/>
											</ALT>
											<CODE_INFO column_number="3" file="verilog/rg8l.v" line_number="45"/>
										</IF>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/rg8l.v" line_number="43"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/rg8l.v" line_number="43"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="core_alu_jrg_ff1" standard="false">
							<SENSITIVITY_POS>
								<IDENTIFIER name="clk"/>
							</SENSITIVITY_POS>
							<STATES>
								<STATE atomic="false" name="ff1" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_core_alu_jrg_ld"/>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="core_alu_jrg_ld">
																		<CODE_INFO column_number="8" file="verilog/rg8l2.v" line_number="49"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="14" file="verilog/rg8l2.v" line_number="49"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<PCALL name="hif_cone_core_alu_jrg_idi"/>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_alu_jrg_ido">
															<CODE_INFO column_number="6" file="verilog/rg8l2.v" line_number="51"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_alu_jrg_idi">
															<CODE_INFO column_number="10" file="verilog/rg8l2.v" line_number="51"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="10" file="verilog/rg8l2.v" line_number="51"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/rg8l2.v" line_number="49"/>
											</ALT>
											<CODE_INFO column_number="3" file="verilog/rg8l2.v" line_number="49"/>
										</IF>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/rg8l2.v" line_number="47"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/rg8l2.v" line_number="47"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="core_alu_krg_ff1" standard="false">
							<SENSITIVITY_POS>
								<IDENTIFIER name="clk"/>
							</SENSITIVITY_POS>
							<STATES>
								<STATE atomic="false" name="ff1" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_core_alu_ld"/>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_alu_ld">
																				<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="157"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="2"/>
																		</INDEX>
																		<CODE_INFO column_number="15" file="verilog/m6502alu.v" line_number="112"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="45"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_alu_krg_ido">
															<CODE_INFO column_number="6" file="verilog/rg8l.v" line_number="47"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="datai">
															<CODE_INFO column_number="52" file="verilog/m6502.v" line_number="32"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="9" file="verilog/rg8l.v" line_number="47"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/rg8l.v" line_number="45"/>
											</ALT>
											<CODE_INFO column_number="3" file="verilog/rg8l.v" line_number="45"/>
										</IF>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/rg8l.v" line_number="43"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/rg8l.v" line_number="43"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="core_sm_elr" standard="false">
							<SENSITIVITY_POS>
								<IDENTIFIER name="clk"/>
							</SENSITIVITY_POS>
							<STATES>
								<STATE atomic="false" name="elr" priority="0">
									<ACTIONS>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="core_sm_resetl">
																		<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="435"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="435"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<MEMBER>
															<PREFIX>
																<IDENTIFIER name="core_sm_psrl">
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="438"/>
																</IDENTIFIER>
															</PREFIX>
															<INDEX>
																<INTVAL value="7"/>
															</INDEX>
															<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="438"/>
														</MEMBER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVAL value="0">
															<TYPE>
																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
															</TYPE>
														</BITVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="438"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="435"/>
											</ALT>
											<DEFAULTS>
												<PCALL name="hif_cone_core_sm_type3_read"/>
												<PCALL name="hif_cone_core_sm_adc_op"/>
												<PCALL name="hif_cone_core_sm_lda_op"/>
												<PCALL name="hif_cone_core_sm_cmp_op"/>
												<PCALL name="hif_cone_core_sm_cpx_op"/>
												<PCALL name="hif_cone_core_sm_cpy_op"/>
												<PCALL name="hif_cone_core_sm_ora_op"/>
												<PCALL name="hif_cone_core_sm_and_op"/>
												<PCALL name="hif_cone_core_sm_eor_op"/>
												<PCALL name="hif_cone_core_sm_sbc_op"/>
												<PCALL name="hif_cone_core_sm_asl_op"/>
												<PCALL name="hif_cone_core_sm_state"/>
												<PCALL name="hif_cone_core_sm_lsr_op"/>
												<PCALL name="hif_cone_core_sm_rol_op"/>
												<PCALL name="hif_cone_core_sm_ror_op"/>
												<PCALL name="hif_cone_core_sm_inc_op"/>
												<PCALL name="hif_cone_core_sm_dec_op"/>
												<PCALL name="hif_cone_core_sm_ldx_op"/>
												<PCALL name="hif_cone_core_sm_ldy_op"/>
												<PCALL name="hif_cone_core_sm_bit_op"/>
												<PCALL name="hif_cone_core_sm_opcode"/>
												<PCALL name="hif_cone_core_sm_imp2tx"/>
												<PCALL name="hif_cone_core_sm_imp2inc"/>
												<IF>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="|">
																				<VALUE1>
																					<EXPRESSION operator="&amp;">
																						<VALUE1>
																							<EXPRESSION operator="|">
																								<VALUE1>
																									<EXPRESSION operator="==">
																										<VALUE1>
																											<IDENTIFIER name="core_sm_opcode">
																												<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="443"/>
																											</IDENTIFIER>
																										</VALUE1>
																										<VALUE2>
																											<BITVECTORVAL VALUE="00101000">
																												<TYPE>
																													<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																														<RANGE direction="DOWNTO">
																															<LEFTBOUND>
																																<INTVAL value="7"/>
																															</LEFTBOUND>
																															<RIGHTBOUND>
																																<INTVAL value="0"/>
																															</RIGHTBOUND>
																														</RANGE>
																													</BITVECTOR>
																												</TYPE>
																											</BITVECTORVAL>
																										</VALUE2>
																										<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="443"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<EXPRESSION operator="==">
																										<VALUE1>
																											<IDENTIFIER name="core_sm_opcode">
																												<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="443"/>
																											</IDENTIFIER>
																										</VALUE1>
																										<VALUE2>
																											<BITVECTORVAL VALUE="01000000">
																												<TYPE>
																													<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																														<RANGE direction="DOWNTO">
																															<LEFTBOUND>
																																<INTVAL value="7"/>
																															</LEFTBOUND>
																															<RIGHTBOUND>
																																<INTVAL value="0"/>
																															</RIGHTBOUND>
																														</RANGE>
																													</BITVECTOR>
																												</TYPE>
																											</BITVECTORVAL>
																										</VALUE2>
																										<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="443"/>
																									</EXPRESSION>
																								</VALUE2>
																								<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="443"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<MEMBER>
																										<PREFIX>
																											<IDENTIFIER name="core_sm_state">
																												<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="444"/>
																											</IDENTIFIER>
																										</PREFIX>
																										<INDEX>
																											<INTVAL value="2"/>
																										</INDEX>
																										<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="444"/>
																									</MEMBER>
																								</VALUE1>
																								<VALUE2>
																									<BITVAL value="1">
																										<TYPE>
																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																										</TYPE>
																									</BITVAL>
																								</VALUE2>
																								<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="444"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="444"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="&amp;">
																						<VALUE1>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_bit_op">
																										<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="445"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVAL value="1">
																										<TYPE>
																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																										</TYPE>
																									</BITVAL>
																								</VALUE2>
																								<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="445"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_type3_read">
																										<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="444"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVAL value="1">
																										<TYPE>
																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																										</TYPE>
																									</BITVAL>
																								</VALUE2>
																								<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="444"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="445"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="445"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<IDENTIFIER name="rdy">
																						<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																					</IDENTIFIER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="442"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="445"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="448"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="7"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="448"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="datai">
																			<CODE_INFO column_number="52" file="verilog/m6502.v" line_number="32"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="7"/>
																	</INDEX>
																	<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="448"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="448"/>
														</ASSIGN>
														<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="442"/>
													</ALT>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="|">
																				<VALUE1>
																					<EXPRESSION operator="|">
																						<VALUE1>
																							<EXPRESSION operator="|">
																								<VALUE1>
																									<EXPRESSION operator="|">
																										<VALUE1>
																											<EXPRESSION operator="&amp;">
																												<VALUE1>
																													<EXPRESSION operator="|">
																														<VALUE1>
																															<EXPRESSION operator="|">
																																<VALUE1>
																																	<EXPRESSION operator="|">
																																		<VALUE1>
																																			<EXPRESSION operator="|">
																																				<VALUE1>
																																					<EXPRESSION operator="|">
																																						<VALUE1>
																																							<EXPRESSION operator="|">
																																								<VALUE1>
																																									<EXPRESSION operator="|">
																																										<VALUE1>
																																											<EXPRESSION operator="|">
																																												<VALUE1>
																																													<EXPRESSION operator="|">
																																														<VALUE1>
																																															<EXPRESSION operator="|">
																																																<VALUE1>
																																																	<EXPRESSION operator="==">
																																																		<VALUE1>
																																																			<IDENTIFIER name="core_sm_adc_op">
																																																				<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="451"/>
																																																			</IDENTIFIER>
																																																		</VALUE1>
																																																		<VALUE2>
																																																			<BITVAL value="1">
																																																				<TYPE>
																																																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																				</TYPE>
																																																			</BITVAL>
																																																		</VALUE2>
																																																		<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="451"/>
																																																	</EXPRESSION>
																																																</VALUE1>
																																																<VALUE2>
																																																	<EXPRESSION operator="==">
																																																		<VALUE1>
																																																			<IDENTIFIER name="core_sm_sbc_op">
																																																				<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="451"/>
																																																			</IDENTIFIER>
																																																		</VALUE1>
																																																		<VALUE2>
																																																			<BITVAL value="1">
																																																				<TYPE>
																																																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																				</TYPE>
																																																			</BITVAL>
																																																		</VALUE2>
																																																		<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="451"/>
																																																	</EXPRESSION>
																																																</VALUE2>
																																																<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="451"/>
																																															</EXPRESSION>
																																														</VALUE1>
																																														<VALUE2>
																																															<EXPRESSION operator="==">
																																																<VALUE1>
																																																	<IDENTIFIER name="core_sm_asl_op">
																																																		<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="452"/>
																																																	</IDENTIFIER>
																																																</VALUE1>
																																																<VALUE2>
																																																	<BITVAL value="1">
																																																		<TYPE>
																																																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																		</TYPE>
																																																	</BITVAL>
																																																</VALUE2>
																																																<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="452"/>
																																															</EXPRESSION>
																																														</VALUE2>
																																														<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="452"/>
																																													</EXPRESSION>
																																												</VALUE1>
																																												<VALUE2>
																																													<EXPRESSION operator="==">
																																														<VALUE1>
																																															<IDENTIFIER name="core_sm_lsr_op">
																																																<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="452"/>
																																															</IDENTIFIER>
																																														</VALUE1>
																																														<VALUE2>
																																															<BITVAL value="1">
																																																<TYPE>
																																																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																</TYPE>
																																															</BITVAL>
																																														</VALUE2>
																																														<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="452"/>
																																													</EXPRESSION>
																																												</VALUE2>
																																												<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="452"/>
																																											</EXPRESSION>
																																										</VALUE1>
																																										<VALUE2>
																																											<EXPRESSION operator="==">
																																												<VALUE1>
																																													<IDENTIFIER name="core_sm_ror_op">
																																														<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="453"/>
																																													</IDENTIFIER>
																																												</VALUE1>
																																												<VALUE2>
																																													<BITVAL value="1">
																																														<TYPE>
																																															<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																														</TYPE>
																																													</BITVAL>
																																												</VALUE2>
																																												<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="453"/>
																																											</EXPRESSION>
																																										</VALUE2>
																																										<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="453"/>
																																									</EXPRESSION>
																																								</VALUE1>
																																								<VALUE2>
																																									<EXPRESSION operator="==">
																																										<VALUE1>
																																											<IDENTIFIER name="core_sm_rol_op">
																																												<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="453"/>
																																											</IDENTIFIER>
																																										</VALUE1>
																																										<VALUE2>
																																											<BITVAL value="1">
																																												<TYPE>
																																													<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																												</TYPE>
																																											</BITVAL>
																																										</VALUE2>
																																										<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="453"/>
																																									</EXPRESSION>
																																								</VALUE2>
																																								<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="453"/>
																																							</EXPRESSION>
																																						</VALUE1>
																																						<VALUE2>
																																							<EXPRESSION operator="==">
																																								<VALUE1>
																																									<IDENTIFIER name="core_sm_cmp_op">
																																										<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="454"/>
																																									</IDENTIFIER>
																																								</VALUE1>
																																								<VALUE2>
																																									<BITVAL value="1">
																																										<TYPE>
																																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																										</TYPE>
																																									</BITVAL>
																																								</VALUE2>
																																								<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="454"/>
																																							</EXPRESSION>
																																						</VALUE2>
																																						<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="454"/>
																																					</EXPRESSION>
																																				</VALUE1>
																																				<VALUE2>
																																					<EXPRESSION operator="==">
																																						<VALUE1>
																																							<IDENTIFIER name="core_sm_eor_op">
																																								<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="454"/>
																																							</IDENTIFIER>
																																						</VALUE1>
																																						<VALUE2>
																																							<BITVAL value="1">
																																								<TYPE>
																																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																								</TYPE>
																																							</BITVAL>
																																						</VALUE2>
																																						<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="454"/>
																																					</EXPRESSION>
																																				</VALUE2>
																																				<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="454"/>
																																			</EXPRESSION>
																																		</VALUE1>
																																		<VALUE2>
																																			<EXPRESSION operator="==">
																																				<VALUE1>
																																					<IDENTIFIER name="core_sm_and_op">
																																						<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="455"/>
																																					</IDENTIFIER>
																																				</VALUE1>
																																				<VALUE2>
																																					<BITVAL value="1">
																																						<TYPE>
																																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																						</TYPE>
																																					</BITVAL>
																																				</VALUE2>
																																				<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="455"/>
																																			</EXPRESSION>
																																		</VALUE2>
																																		<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="455"/>
																																	</EXPRESSION>
																																</VALUE1>
																																<VALUE2>
																																	<EXPRESSION operator="==">
																																		<VALUE1>
																																			<IDENTIFIER name="core_sm_ora_op">
																																				<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="455"/>
																																			</IDENTIFIER>
																																		</VALUE1>
																																		<VALUE2>
																																			<BITVAL value="1">
																																				<TYPE>
																																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																				</TYPE>
																																			</BITVAL>
																																		</VALUE2>
																																		<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="455"/>
																																	</EXPRESSION>
																																</VALUE2>
																																<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="455"/>
																															</EXPRESSION>
																														</VALUE1>
																														<VALUE2>
																															<EXPRESSION operator="==">
																																<VALUE1>
																																	<IDENTIFIER name="core_sm_lda_op">
																																		<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="456"/>
																																	</IDENTIFIER>
																																</VALUE1>
																																<VALUE2>
																																	<BITVAL value="1">
																																		<TYPE>
																																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																		</TYPE>
																																	</BITVAL>
																																</VALUE2>
																																<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="456"/>
																															</EXPRESSION>
																														</VALUE2>
																														<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="456"/>
																													</EXPRESSION>
																												</VALUE1>
																												<VALUE2>
																													<EXPRESSION operator="==">
																														<VALUE1>
																															<IDENTIFIER name="core_sm_type1_calc">
																																<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="450"/>
																															</IDENTIFIER>
																														</VALUE1>
																														<VALUE2>
																															<BITVAL value="1">
																																<TYPE>
																																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																</TYPE>
																															</BITVAL>
																														</VALUE2>
																														<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="450"/>
																													</EXPRESSION>
																												</VALUE2>
																												<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="456"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<EXPRESSION operator="&amp;">
																												<VALUE1>
																													<EXPRESSION operator="|">
																														<VALUE1>
																															<EXPRESSION operator="|">
																																<VALUE1>
																																	<EXPRESSION operator="|">
																																		<VALUE1>
																																			<EXPRESSION operator="==">
																																				<VALUE1>
																																					<IDENTIFIER name="core_sm_cpx_op">
																																						<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="457"/>
																																					</IDENTIFIER>
																																				</VALUE1>
																																				<VALUE2>
																																					<BITVAL value="1">
																																						<TYPE>
																																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																						</TYPE>
																																					</BITVAL>
																																				</VALUE2>
																																				<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="457"/>
																																			</EXPRESSION>
																																		</VALUE1>
																																		<VALUE2>
																																			<EXPRESSION operator="==">
																																				<VALUE1>
																																					<IDENTIFIER name="core_sm_cpy_op">
																																						<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="457"/>
																																					</IDENTIFIER>
																																				</VALUE1>
																																				<VALUE2>
																																					<BITVAL value="1">
																																						<TYPE>
																																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																						</TYPE>
																																					</BITVAL>
																																				</VALUE2>
																																				<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="457"/>
																																			</EXPRESSION>
																																		</VALUE2>
																																		<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="457"/>
																																	</EXPRESSION>
																																</VALUE1>
																																<VALUE2>
																																	<EXPRESSION operator="==">
																																		<VALUE1>
																																			<IDENTIFIER name="core_sm_ldx_op">
																																				<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="458"/>
																																			</IDENTIFIER>
																																		</VALUE1>
																																		<VALUE2>
																																			<BITVAL value="1">
																																				<TYPE>
																																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																				</TYPE>
																																			</BITVAL>
																																		</VALUE2>
																																		<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="458"/>
																																	</EXPRESSION>
																																</VALUE2>
																																<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="458"/>
																															</EXPRESSION>
																														</VALUE1>
																														<VALUE2>
																															<EXPRESSION operator="==">
																																<VALUE1>
																																	<IDENTIFIER name="core_sm_ldy_op">
																																		<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="458"/>
																																	</IDENTIFIER>
																																</VALUE1>
																																<VALUE2>
																																	<BITVAL value="1">
																																		<TYPE>
																																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																		</TYPE>
																																	</BITVAL>
																																</VALUE2>
																																<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="458"/>
																															</EXPRESSION>
																														</VALUE2>
																														<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="458"/>
																													</EXPRESSION>
																												</VALUE1>
																												<VALUE2>
																													<EXPRESSION operator="==">
																														<VALUE1>
																															<IDENTIFIER name="core_sm_type3_calc">
																																<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="456"/>
																															</IDENTIFIER>
																														</VALUE1>
																														<VALUE2>
																															<BITVAL value="1">
																																<TYPE>
																																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																</TYPE>
																															</BITVAL>
																														</VALUE2>
																														<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="456"/>
																													</EXPRESSION>
																												</VALUE2>
																												<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="458"/>
																											</EXPRESSION>
																										</VALUE2>
																										<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="458"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<EXPRESSION operator="&amp;">
																										<VALUE1>
																											<EXPRESSION operator="|">
																												<VALUE1>
																													<EXPRESSION operator="|">
																														<VALUE1>
																															<EXPRESSION operator="|">
																																<VALUE1>
																																	<EXPRESSION operator="|">
																																		<VALUE1>
																																			<EXPRESSION operator="|">
																																				<VALUE1>
																																					<EXPRESSION operator="==">
																																						<VALUE1>
																																							<IDENTIFIER name="core_sm_asl_op">
																																								<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="459"/>
																																							</IDENTIFIER>
																																						</VALUE1>
																																						<VALUE2>
																																							<BITVAL value="1">
																																								<TYPE>
																																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																								</TYPE>
																																							</BITVAL>
																																						</VALUE2>
																																						<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="459"/>
																																					</EXPRESSION>
																																				</VALUE1>
																																				<VALUE2>
																																					<EXPRESSION operator="==">
																																						<VALUE1>
																																							<IDENTIFIER name="core_sm_lsr_op">
																																								<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="460"/>
																																							</IDENTIFIER>
																																						</VALUE1>
																																						<VALUE2>
																																							<BITVAL value="1">
																																								<TYPE>
																																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																								</TYPE>
																																							</BITVAL>
																																						</VALUE2>
																																						<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="460"/>
																																					</EXPRESSION>
																																				</VALUE2>
																																				<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="460"/>
																																			</EXPRESSION>
																																		</VALUE1>
																																		<VALUE2>
																																			<EXPRESSION operator="==">
																																				<VALUE1>
																																					<IDENTIFIER name="core_sm_ror_op">
																																						<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="460"/>
																																					</IDENTIFIER>
																																				</VALUE1>
																																				<VALUE2>
																																					<BITVAL value="1">
																																						<TYPE>
																																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																						</TYPE>
																																					</BITVAL>
																																				</VALUE2>
																																				<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="460"/>
																																			</EXPRESSION>
																																		</VALUE2>
																																		<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="460"/>
																																	</EXPRESSION>
																																</VALUE1>
																																<VALUE2>
																																	<EXPRESSION operator="==">
																																		<VALUE1>
																																			<IDENTIFIER name="core_sm_rol_op">
																																				<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="461"/>
																																			</IDENTIFIER>
																																		</VALUE1>
																																		<VALUE2>
																																			<BITVAL value="1">
																																				<TYPE>
																																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																				</TYPE>
																																			</BITVAL>
																																		</VALUE2>
																																		<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="461"/>
																																	</EXPRESSION>
																																</VALUE2>
																																<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="461"/>
																															</EXPRESSION>
																														</VALUE1>
																														<VALUE2>
																															<EXPRESSION operator="==">
																																<VALUE1>
																																	<IDENTIFIER name="core_sm_dec_op">
																																		<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="461"/>
																																	</IDENTIFIER>
																																</VALUE1>
																																<VALUE2>
																																	<BITVAL value="1">
																																		<TYPE>
																																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																		</TYPE>
																																	</BITVAL>
																																</VALUE2>
																																<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="461"/>
																															</EXPRESSION>
																														</VALUE2>
																														<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="461"/>
																													</EXPRESSION>
																												</VALUE1>
																												<VALUE2>
																													<EXPRESSION operator="==">
																														<VALUE1>
																															<IDENTIFIER name="core_sm_inc_op">
																																<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="462"/>
																															</IDENTIFIER>
																														</VALUE1>
																														<VALUE2>
																															<BITVAL value="1">
																																<TYPE>
																																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																</TYPE>
																															</BITVAL>
																														</VALUE2>
																														<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="462"/>
																													</EXPRESSION>
																												</VALUE2>
																												<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="462"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<EXPRESSION operator="==">
																												<VALUE1>
																													<IDENTIFIER name="core_sm_type2_write">
																														<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="459"/>
																													</IDENTIFIER>
																												</VALUE1>
																												<VALUE2>
																													<BITVAL value="1">
																														<TYPE>
																															<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																														</TYPE>
																													</BITVAL>
																												</VALUE2>
																												<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="459"/>
																											</EXPRESSION>
																										</VALUE2>
																										<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="462"/>
																									</EXPRESSION>
																								</VALUE2>
																								<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="462"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="&amp;">
																								<VALUE1>
																									<EXPRESSION operator="|">
																										<VALUE1>
																											<EXPRESSION operator="&amp;">
																												<VALUE1>
																													<EXPRESSION operator="~">
																														<VALUE1>
																															<EXPRESSION operator="==">
																																<VALUE1>
																																	<IDENTIFIER name="core_sm_opcode">
																																		<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="463"/>
																																	</IDENTIFIER>
																																</VALUE1>
																																<VALUE2>
																																	<BITVECTORVAL VALUE="10011010">
																																		<TYPE>
																																			<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																				<RANGE direction="DOWNTO">
																																					<LEFTBOUND>
																																						<INTVAL value="7"/>
																																					</LEFTBOUND>
																																					<RIGHTBOUND>
																																						<INTVAL value="0"/>
																																					</RIGHTBOUND>
																																				</RANGE>
																																			</BITVECTOR>
																																		</TYPE>
																																	</BITVECTORVAL>
																																</VALUE2>
																																<CODE_INFO column_number="5" file="verilog/op_dcd.v" line_number="464"/>
																															</EXPRESSION>
																														</VALUE1>
																														<CODE_INFO column_number="5" file="verilog/op_dcd.v" line_number="464"/>
																													</EXPRESSION>
																												</VALUE1>
																												<VALUE2>
																													<EXPRESSION operator="==">
																														<VALUE1>
																															<IDENTIFIER name="core_sm_imp2tx">
																																<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="463"/>
																															</IDENTIFIER>
																														</VALUE1>
																														<VALUE2>
																															<BITVAL value="1">
																																<TYPE>
																																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																</TYPE>
																															</BITVAL>
																														</VALUE2>
																														<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="463"/>
																													</EXPRESSION>
																												</VALUE2>
																												<CODE_INFO column_number="6" file="verilog/op_dcd.v" line_number="464"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<EXPRESSION operator="==">
																												<VALUE1>
																													<IDENTIFIER name="core_sm_imp2inc">
																														<CODE_INFO column_number="42" file="verilog/op_dcd.v" line_number="462"/>
																													</IDENTIFIER>
																												</VALUE1>
																												<VALUE2>
																													<BITVAL value="1">
																														<TYPE>
																															<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																														</TYPE>
																													</BITVAL>
																												</VALUE2>
																												<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="462"/>
																											</EXPRESSION>
																										</VALUE2>
																										<CODE_INFO column_number="6" file="verilog/op_dcd.v" line_number="464"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<EXPRESSION operator="==">
																										<VALUE1>
																											<MEMBER>
																												<PREFIX>
																													<IDENTIFIER name="core_sm_state">
																														<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="462"/>
																													</IDENTIFIER>
																												</PREFIX>
																												<INDEX>
																													<INTVAL value="2"/>
																												</INDEX>
																												<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="462"/>
																											</MEMBER>
																										</VALUE1>
																										<VALUE2>
																											<BITVAL value="1">
																												<TYPE>
																													<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																												</TYPE>
																											</BITVAL>
																										</VALUE2>
																										<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="462"/>
																									</EXPRESSION>
																								</VALUE2>
																								<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="464"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="464"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="&amp;">
																						<VALUE1>
																							<EXPRESSION operator="|">
																								<VALUE1>
																									<EXPRESSION operator="|">
																										<VALUE1>
																											<EXPRESSION operator="==">
																												<VALUE1>
																													<IDENTIFIER name="core_sm_opcode">
																														<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="464"/>
																													</IDENTIFIER>
																												</VALUE1>
																												<VALUE2>
																													<BITVECTORVAL VALUE="01101000">
																														<TYPE>
																															<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																<RANGE direction="DOWNTO">
																																	<LEFTBOUND>
																																		<INTVAL value="7"/>
																																	</LEFTBOUND>
																																	<RIGHTBOUND>
																																		<INTVAL value="0"/>
																																	</RIGHTBOUND>
																																</RANGE>
																															</BITVECTOR>
																														</TYPE>
																													</BITVECTORVAL>
																												</VALUE2>
																												<CODE_INFO column_number="36" file="verilog/op_dcd.v" line_number="464"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<EXPRESSION operator="==">
																												<VALUE1>
																													<IDENTIFIER name="core_sm_opcode">
																														<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="465"/>
																													</IDENTIFIER>
																												</VALUE1>
																												<VALUE2>
																													<BITVECTORVAL VALUE="11111010">
																														<TYPE>
																															<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																<RANGE direction="DOWNTO">
																																	<LEFTBOUND>
																																		<INTVAL value="7"/>
																																	</LEFTBOUND>
																																	<RIGHTBOUND>
																																		<INTVAL value="0"/>
																																	</RIGHTBOUND>
																																</RANGE>
																															</BITVECTOR>
																														</TYPE>
																													</BITVECTORVAL>
																												</VALUE2>
																												<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="465"/>
																											</EXPRESSION>
																										</VALUE2>
																										<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="465"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<EXPRESSION operator="==">
																										<VALUE1>
																											<IDENTIFIER name="core_sm_opcode">
																												<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="465"/>
																											</IDENTIFIER>
																										</VALUE1>
																										<VALUE2>
																											<BITVECTORVAL VALUE="01111010">
																												<TYPE>
																													<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																														<RANGE direction="DOWNTO">
																															<LEFTBOUND>
																																<INTVAL value="7"/>
																															</LEFTBOUND>
																															<RIGHTBOUND>
																																<INTVAL value="0"/>
																															</RIGHTBOUND>
																														</RANGE>
																													</BITVECTOR>
																												</TYPE>
																											</BITVECTORVAL>
																										</VALUE2>
																										<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="465"/>
																									</EXPRESSION>
																								</VALUE2>
																								<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="465"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<MEMBER>
																										<PREFIX>
																											<IDENTIFIER name="core_sm_state">
																												<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="464"/>
																											</IDENTIFIER>
																										</PREFIX>
																										<INDEX>
																											<INTVAL value="3"/>
																										</INDEX>
																										<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="464"/>
																									</MEMBER>
																								</VALUE1>
																								<VALUE2>
																									<BITVAL value="1">
																										<TYPE>
																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																										</TYPE>
																									</BITVAL>
																								</VALUE2>
																								<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="464"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="465"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="465"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<IDENTIFIER name="rdy">
																						<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																					</IDENTIFIER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="450"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="465"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<PCALL name="hif_cone_core_alu2op"/>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="468"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="7"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="468"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_alu2op">
																			<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="148"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="5"/>
																	</INDEX>
																	<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="468"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="468"/>
														</ASSIGN>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="450"/>
													</ALT>
													<DEFAULTS>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="472"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="7"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="472"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="472"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="7"/>
																	</INDEX>
																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="472"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="472"/>
														</ASSIGN>
													</DEFAULTS>
													<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="442"/>
												</IF>
											</DEFAULTS>
											<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="435"/>
										</IF>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="core_sm_resetl">
																		<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="475"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="475"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<MEMBER>
															<PREFIX>
																<IDENTIFIER name="core_sm_psrl">
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="478"/>
																</IDENTIFIER>
															</PREFIX>
															<INDEX>
																<INTVAL value="6"/>
															</INDEX>
															<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="478"/>
														</MEMBER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVAL value="0">
															<TYPE>
																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
															</TYPE>
														</BITVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="478"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="475"/>
											</ALT>
											<DEFAULTS>
												<PCALL name="hif_cone_core_sm_type3_read"/>
												<PCALL name="hif_cone_core_sm_adc_op"/>
												<PCALL name="hif_cone_core_sm_sbc_op"/>
												<PCALL name="hif_cone_core_sm_state"/>
												<PCALL name="hif_cone_core_sm_bit_op"/>
												<PCALL name="hif_cone_core_sm_opcode"/>
												<IF>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<IDENTIFIER name="core_sm_sob_n_f">
																						<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="482"/>
																					</IDENTIFIER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="482"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<IDENTIFIER name="sob_n">
																						<CODE_INFO column_number="42" file="verilog/m6502.v" line_number="33"/>
																					</IDENTIFIER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="0">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="482"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="482"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="485"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="6"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="485"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="485"/>
														</ASSIGN>
														<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="482"/>
													</ALT>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="|">
																				<VALUE1>
																					<EXPRESSION operator="&amp;">
																						<VALUE1>
																							<EXPRESSION operator="|">
																								<VALUE1>
																									<EXPRESSION operator="==">
																										<VALUE1>
																											<IDENTIFIER name="core_sm_opcode">
																												<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="488"/>
																											</IDENTIFIER>
																										</VALUE1>
																										<VALUE2>
																											<BITVECTORVAL VALUE="00101000">
																												<TYPE>
																													<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																														<RANGE direction="DOWNTO">
																															<LEFTBOUND>
																																<INTVAL value="7"/>
																															</LEFTBOUND>
																															<RIGHTBOUND>
																																<INTVAL value="0"/>
																															</RIGHTBOUND>
																														</RANGE>
																													</BITVECTOR>
																												</TYPE>
																											</BITVECTORVAL>
																										</VALUE2>
																										<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="488"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<EXPRESSION operator="==">
																										<VALUE1>
																											<IDENTIFIER name="core_sm_opcode">
																												<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="488"/>
																											</IDENTIFIER>
																										</VALUE1>
																										<VALUE2>
																											<BITVECTORVAL VALUE="01000000">
																												<TYPE>
																													<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																														<RANGE direction="DOWNTO">
																															<LEFTBOUND>
																																<INTVAL value="7"/>
																															</LEFTBOUND>
																															<RIGHTBOUND>
																																<INTVAL value="0"/>
																															</RIGHTBOUND>
																														</RANGE>
																													</BITVECTOR>
																												</TYPE>
																											</BITVECTORVAL>
																										</VALUE2>
																										<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="488"/>
																									</EXPRESSION>
																								</VALUE2>
																								<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="488"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<MEMBER>
																										<PREFIX>
																											<IDENTIFIER name="core_sm_state">
																												<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="489"/>
																											</IDENTIFIER>
																										</PREFIX>
																										<INDEX>
																											<INTVAL value="2"/>
																										</INDEX>
																										<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="489"/>
																									</MEMBER>
																								</VALUE1>
																								<VALUE2>
																									<BITVAL value="1">
																										<TYPE>
																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																										</TYPE>
																									</BITVAL>
																								</VALUE2>
																								<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="489"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="489"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="&amp;">
																						<VALUE1>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_bit_op">
																										<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="490"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVAL value="1">
																										<TYPE>
																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																										</TYPE>
																									</BITVAL>
																								</VALUE2>
																								<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="490"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_type3_read">
																										<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="489"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVAL value="1">
																										<TYPE>
																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																										</TYPE>
																									</BITVAL>
																								</VALUE2>
																								<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="489"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="490"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="490"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<IDENTIFIER name="rdy">
																						<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																					</IDENTIFIER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="487"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="490"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="493"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="6"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="493"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="datai">
																			<CODE_INFO column_number="52" file="verilog/m6502.v" line_number="32"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="6"/>
																	</INDEX>
																	<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="493"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="493"/>
														</ASSIGN>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="487"/>
													</ALT>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="core_sm_opcode">
																								<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="495"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVECTORVAL VALUE="10111000">
																								<TYPE>
																									<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																										<RANGE direction="DOWNTO">
																											<LEFTBOUND>
																												<INTVAL value="7"/>
																											</LEFTBOUND>
																											<RIGHTBOUND>
																												<INTVAL value="0"/>
																											</RIGHTBOUND>
																										</RANGE>
																									</BITVECTOR>
																								</TYPE>
																							</BITVECTORVAL>
																						</VALUE2>
																						<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="495"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="rdy">
																								<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="495"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="495"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_sm_state">
																								<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="496"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="2"/>
																						</INDEX>
																						<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="496"/>
																					</MEMBER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="496"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="496"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="498"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="6"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="498"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<BITVAL value="0">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="498"/>
														</ASSIGN>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="495"/>
													</ALT>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="|">
																				<VALUE1>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="core_sm_adc_op">
																								<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="501"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="501"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="core_sm_sbc_op">
																								<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="501"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="501"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="501"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="core_sm_type1_calc">
																								<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="500"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="500"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="rdy">
																								<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="500"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="500"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="501"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<PCALL name="hif_cone_core_alu2op"/>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="503"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="6"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="503"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_alu2op">
																			<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="148"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="4"/>
																	</INDEX>
																	<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="503"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="503"/>
														</ASSIGN>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="500"/>
													</ALT>
													<DEFAULTS>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="507"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="6"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="507"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="507"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="6"/>
																	</INDEX>
																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="507"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="507"/>
														</ASSIGN>
													</DEFAULTS>
													<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="482"/>
												</IF>
											</DEFAULTS>
											<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="475"/>
										</IF>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="core_sm_resetl">
																		<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="510"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="510"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<MEMBER>
															<PREFIX>
																<IDENTIFIER name="core_sm_psrl">
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="513"/>
																</IDENTIFIER>
															</PREFIX>
															<INDEX>
																<INTVAL value="5"/>
															</INDEX>
															<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="513"/>
														</MEMBER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVAL value="0">
															<TYPE>
																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
															</TYPE>
														</BITVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="513"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="510"/>
											</ALT>
											<DEFAULTS>
												<PCALL name="hif_cone_core_sm_state"/>
												<PCALL name="hif_cone_core_sm_opcode"/>
												<IF>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<EXPRESSION operator="|">
																						<VALUE1>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_opcode">
																										<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="517"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVECTORVAL VALUE="00101000">
																										<TYPE>
																											<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																												<RANGE direction="DOWNTO">
																													<LEFTBOUND>
																														<INTVAL value="7"/>
																													</LEFTBOUND>
																													<RIGHTBOUND>
																														<INTVAL value="0"/>
																													</RIGHTBOUND>
																												</RANGE>
																											</BITVECTOR>
																										</TYPE>
																									</BITVECTORVAL>
																								</VALUE2>
																								<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="517"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_opcode">
																										<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="518"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVECTORVAL VALUE="01000000">
																										<TYPE>
																											<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																												<RANGE direction="DOWNTO">
																													<LEFTBOUND>
																														<INTVAL value="7"/>
																													</LEFTBOUND>
																													<RIGHTBOUND>
																														<INTVAL value="0"/>
																													</RIGHTBOUND>
																												</RANGE>
																											</BITVECTOR>
																										</TYPE>
																									</BITVECTORVAL>
																								</VALUE2>
																								<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="518"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="518"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="rdy">
																								<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="517"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="518"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_sm_state">
																								<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="518"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="2"/>
																						</INDEX>
																						<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="518"/>
																					</MEMBER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="518"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="518"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="520"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="5"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="520"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="datai">
																			<CODE_INFO column_number="52" file="verilog/m6502.v" line_number="32"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="5"/>
																	</INDEX>
																	<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="520"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="520"/>
														</ASSIGN>
														<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="517"/>
													</ALT>
													<DEFAULTS>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="524"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="5"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="524"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="524"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="5"/>
																	</INDEX>
																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="524"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="524"/>
														</ASSIGN>
													</DEFAULTS>
													<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="517"/>
												</IF>
											</DEFAULTS>
											<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="510"/>
										</IF>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="core_sm_resetl">
																		<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="527"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="527"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<MEMBER>
															<PREFIX>
																<IDENTIFIER name="core_sm_psrl">
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="530"/>
																</IDENTIFIER>
															</PREFIX>
															<INDEX>
																<INTVAL value="4"/>
															</INDEX>
															<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="530"/>
														</MEMBER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVAL value="0">
															<TYPE>
																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
															</TYPE>
														</BITVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="530"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="527"/>
											</ALT>
											<DEFAULTS>
												<PCALL name="hif_cone_core_sm_state"/>
												<PCALL name="hif_cone_core_sm_interrupt"/>
												<PCALL name="hif_cone_core_sm_opcode"/>
												<IF>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="core_sm_opcode">
																								<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="534"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVECTORVAL VALUE="01000000">
																								<TYPE>
																									<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																										<RANGE direction="DOWNTO">
																											<LEFTBOUND>
																												<INTVAL value="7"/>
																											</LEFTBOUND>
																											<RIGHTBOUND>
																												<INTVAL value="0"/>
																											</RIGHTBOUND>
																										</RANGE>
																									</BITVECTOR>
																								</TYPE>
																							</BITVECTORVAL>
																						</VALUE2>
																						<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="534"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="rdy">
																								<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="534"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="534"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_sm_state">
																								<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="535"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="2"/>
																						</INDEX>
																						<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="535"/>
																					</MEMBER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="535"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="535"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="537"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="4"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="537"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<BITVAL value="0">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="537"/>
														</ASSIGN>
														<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="534"/>
													</ALT>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="core_sm_opcode">
																								<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="539"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVECTORVAL VALUE="00101000">
																								<TYPE>
																									<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																										<RANGE direction="DOWNTO">
																											<LEFTBOUND>
																												<INTVAL value="7"/>
																											</LEFTBOUND>
																											<RIGHTBOUND>
																												<INTVAL value="0"/>
																											</RIGHTBOUND>
																										</RANGE>
																									</BITVECTOR>
																								</TYPE>
																							</BITVECTORVAL>
																						</VALUE2>
																						<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="539"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="rdy">
																								<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="539"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="539"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_sm_state">
																								<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="540"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="2"/>
																						</INDEX>
																						<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="540"/>
																					</MEMBER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="540"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="540"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="542"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="4"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="542"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="datai">
																			<CODE_INFO column_number="52" file="verilog/m6502.v" line_number="32"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="4"/>
																	</INDEX>
																	<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="542"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="542"/>
														</ASSIGN>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="539"/>
													</ALT>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<EXPRESSION operator="&amp;">
																						<VALUE1>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_opcode">
																										<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="544"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVECTORVAL VALUE="00000000">
																										<TYPE>
																											<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																												<RANGE direction="DOWNTO">
																													<LEFTBOUND>
																														<INTVAL value="7"/>
																													</LEFTBOUND>
																													<RIGHTBOUND>
																														<INTVAL value="0"/>
																													</RIGHTBOUND>
																												</RANGE>
																											</BITVECTOR>
																										</TYPE>
																									</BITVECTORVAL>
																								</VALUE2>
																								<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="544"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="rdy">
																										<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVAL value="1">
																										<TYPE>
																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																										</TYPE>
																									</BITVAL>
																								</VALUE2>
																								<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="544"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="544"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<MEMBER>
																								<PREFIX>
																									<IDENTIFIER name="core_sm_state">
																										<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="545"/>
																									</IDENTIFIER>
																								</PREFIX>
																								<INDEX>
																									<INTVAL value="1"/>
																								</INDEX>
																								<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="545"/>
																							</MEMBER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="545"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="545"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<IDENTIFIER name="core_sm_interrupt">
																						<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="545"/>
																					</IDENTIFIER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="0">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="545"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="545"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="547"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="4"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="547"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="547"/>
														</ASSIGN>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="544"/>
													</ALT>
													<DEFAULTS>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="551"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="4"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="551"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="551"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="4"/>
																	</INDEX>
																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="551"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="551"/>
														</ASSIGN>
													</DEFAULTS>
													<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="534"/>
												</IF>
											</DEFAULTS>
											<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="527"/>
										</IF>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="core_sm_resetl">
																		<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="554"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="554"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<MEMBER>
															<PREFIX>
																<IDENTIFIER name="core_sm_psrl">
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="557"/>
																</IDENTIFIER>
															</PREFIX>
															<INDEX>
																<INTVAL value="3"/>
															</INDEX>
															<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="557"/>
														</MEMBER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVAL value="0">
															<TYPE>
																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
															</TYPE>
														</BITVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="557"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="554"/>
											</ALT>
											<DEFAULTS>
												<PCALL name="hif_cone_core_sm_state"/>
												<PCALL name="hif_cone_core_sm_opcode"/>
												<IF>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<EXPRESSION operator="|">
																						<VALUE1>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_opcode">
																										<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="561"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVECTORVAL VALUE="00101000">
																										<TYPE>
																											<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																												<RANGE direction="DOWNTO">
																													<LEFTBOUND>
																														<INTVAL value="7"/>
																													</LEFTBOUND>
																													<RIGHTBOUND>
																														<INTVAL value="0"/>
																													</RIGHTBOUND>
																												</RANGE>
																											</BITVECTOR>
																										</TYPE>
																									</BITVECTORVAL>
																								</VALUE2>
																								<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="561"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_opcode">
																										<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="562"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVECTORVAL VALUE="01000000">
																										<TYPE>
																											<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																												<RANGE direction="DOWNTO">
																													<LEFTBOUND>
																														<INTVAL value="7"/>
																													</LEFTBOUND>
																													<RIGHTBOUND>
																														<INTVAL value="0"/>
																													</RIGHTBOUND>
																												</RANGE>
																											</BITVECTOR>
																										</TYPE>
																									</BITVECTORVAL>
																								</VALUE2>
																								<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="562"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="562"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="rdy">
																								<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="561"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="562"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_sm_state">
																								<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="562"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="2"/>
																						</INDEX>
																						<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="562"/>
																					</MEMBER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="562"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="562"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="564"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="3"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="564"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="datai">
																			<CODE_INFO column_number="52" file="verilog/m6502.v" line_number="32"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="3"/>
																	</INDEX>
																	<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="564"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="564"/>
														</ASSIGN>
														<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="561"/>
													</ALT>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="core_sm_opcode">
																								<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="566"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVECTORVAL VALUE="11011000">
																								<TYPE>
																									<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																										<RANGE direction="DOWNTO">
																											<LEFTBOUND>
																												<INTVAL value="7"/>
																											</LEFTBOUND>
																											<RIGHTBOUND>
																												<INTVAL value="0"/>
																											</RIGHTBOUND>
																										</RANGE>
																									</BITVECTOR>
																								</TYPE>
																							</BITVECTORVAL>
																						</VALUE2>
																						<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="566"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="rdy">
																								<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="566"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="566"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_sm_state">
																								<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="567"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="2"/>
																						</INDEX>
																						<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="567"/>
																					</MEMBER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="567"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="567"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="569"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="3"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="569"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<BITVAL value="0">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="569"/>
														</ASSIGN>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="566"/>
													</ALT>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="core_sm_opcode">
																								<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="571"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVECTORVAL VALUE="11111000">
																								<TYPE>
																									<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																										<RANGE direction="DOWNTO">
																											<LEFTBOUND>
																												<INTVAL value="7"/>
																											</LEFTBOUND>
																											<RIGHTBOUND>
																												<INTVAL value="0"/>
																											</RIGHTBOUND>
																										</RANGE>
																									</BITVECTOR>
																								</TYPE>
																							</BITVECTORVAL>
																						</VALUE2>
																						<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="571"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="rdy">
																								<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="571"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="571"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_sm_state">
																								<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="572"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="2"/>
																						</INDEX>
																						<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="572"/>
																					</MEMBER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="572"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="572"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="574"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="3"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="574"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="574"/>
														</ASSIGN>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="571"/>
													</ALT>
													<DEFAULTS>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="578"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="3"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="578"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="578"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="3"/>
																	</INDEX>
																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="578"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="578"/>
														</ASSIGN>
													</DEFAULTS>
													<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="561"/>
												</IF>
											</DEFAULTS>
											<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="554"/>
										</IF>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="core_sm_resetl">
																		<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="581"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="581"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<MEMBER>
															<PREFIX>
																<IDENTIFIER name="core_sm_psrl">
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="584"/>
																</IDENTIFIER>
															</PREFIX>
															<INDEX>
																<INTVAL value="2"/>
															</INDEX>
															<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="584"/>
														</MEMBER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVAL value="1">
															<TYPE>
																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
															</TYPE>
														</BITVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="584"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="581"/>
											</ALT>
											<DEFAULTS>
												<PCALL name="hif_cone_core_sm_state"/>
												<PCALL name="hif_cone_core_sm_opcode"/>
												<IF>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<EXPRESSION operator="|">
																						<VALUE1>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_opcode">
																										<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="588"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVECTORVAL VALUE="00101000">
																										<TYPE>
																											<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																												<RANGE direction="DOWNTO">
																													<LEFTBOUND>
																														<INTVAL value="7"/>
																													</LEFTBOUND>
																													<RIGHTBOUND>
																														<INTVAL value="0"/>
																													</RIGHTBOUND>
																												</RANGE>
																											</BITVECTOR>
																										</TYPE>
																									</BITVECTORVAL>
																								</VALUE2>
																								<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="588"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_opcode">
																										<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="589"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVECTORVAL VALUE="01000000">
																										<TYPE>
																											<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																												<RANGE direction="DOWNTO">
																													<LEFTBOUND>
																														<INTVAL value="7"/>
																													</LEFTBOUND>
																													<RIGHTBOUND>
																														<INTVAL value="0"/>
																													</RIGHTBOUND>
																												</RANGE>
																											</BITVECTOR>
																										</TYPE>
																									</BITVECTORVAL>
																								</VALUE2>
																								<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="589"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="589"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="rdy">
																								<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="588"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="589"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_sm_state">
																								<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="589"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="2"/>
																						</INDEX>
																						<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="589"/>
																					</MEMBER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="589"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="589"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="591"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="2"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="591"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="datai">
																			<CODE_INFO column_number="52" file="verilog/m6502.v" line_number="32"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="2"/>
																	</INDEX>
																	<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="591"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="591"/>
														</ASSIGN>
														<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="588"/>
													</ALT>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="|">
																				<VALUE1>
																					<EXPRESSION operator="&amp;">
																						<VALUE1>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<MEMBER>
																										<PREFIX>
																											<IDENTIFIER name="core_sm_state">
																												<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="594"/>
																											</IDENTIFIER>
																										</PREFIX>
																										<INDEX>
																											<INTVAL value="2"/>
																										</INDEX>
																										<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="594"/>
																									</MEMBER>
																								</VALUE1>
																								<VALUE2>
																									<BITVAL value="1">
																										<TYPE>
																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																										</TYPE>
																									</BITVAL>
																								</VALUE2>
																								<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="594"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_opcode">
																										<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="594"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVECTORVAL VALUE="01111000">
																										<TYPE>
																											<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																												<RANGE direction="DOWNTO">
																													<LEFTBOUND>
																														<INTVAL value="7"/>
																													</LEFTBOUND>
																													<RIGHTBOUND>
																														<INTVAL value="0"/>
																													</RIGHTBOUND>
																												</RANGE>
																											</BITVECTOR>
																										</TYPE>
																									</BITVECTORVAL>
																								</VALUE2>
																								<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="594"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="594"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="&amp;">
																						<VALUE1>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<MEMBER>
																										<PREFIX>
																											<IDENTIFIER name="core_sm_state">
																												<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="593"/>
																											</IDENTIFIER>
																										</PREFIX>
																										<INDEX>
																											<INTVAL value="5"/>
																										</INDEX>
																										<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="593"/>
																									</MEMBER>
																								</VALUE1>
																								<VALUE2>
																									<BITVAL value="1">
																										<TYPE>
																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																										</TYPE>
																									</BITVAL>
																								</VALUE2>
																								<CODE_INFO column_number="36" file="verilog/op_dcd.v" line_number="593"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_opcode">
																										<CODE_INFO column_number="44" file="verilog/op_dcd.v" line_number="593"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVECTORVAL VALUE="00000000">
																										<TYPE>
																											<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																												<RANGE direction="DOWNTO">
																													<LEFTBOUND>
																														<INTVAL value="7"/>
																													</LEFTBOUND>
																													<RIGHTBOUND>
																														<INTVAL value="0"/>
																													</RIGHTBOUND>
																												</RANGE>
																											</BITVECTOR>
																										</TYPE>
																									</BITVECTORVAL>
																								</VALUE2>
																								<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="593"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="593"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="594"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<IDENTIFIER name="rdy">
																						<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																					</IDENTIFIER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="593"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="594"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="596"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="2"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="596"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="596"/>
														</ASSIGN>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="593"/>
													</ALT>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="core_sm_opcode">
																								<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="598"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVECTORVAL VALUE="01011000">
																								<TYPE>
																									<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																										<RANGE direction="DOWNTO">
																											<LEFTBOUND>
																												<INTVAL value="7"/>
																											</LEFTBOUND>
																											<RIGHTBOUND>
																												<INTVAL value="0"/>
																											</RIGHTBOUND>
																										</RANGE>
																									</BITVECTOR>
																								</TYPE>
																							</BITVECTORVAL>
																						</VALUE2>
																						<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="598"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="rdy">
																								<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="598"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="598"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_sm_state">
																								<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="599"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="2"/>
																						</INDEX>
																						<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="599"/>
																					</MEMBER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="599"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="599"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="601"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="2"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="601"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<BITVAL value="0">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="601"/>
														</ASSIGN>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="598"/>
													</ALT>
													<DEFAULTS>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="605"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="2"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="605"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="605"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="2"/>
																	</INDEX>
																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="605"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="605"/>
														</ASSIGN>
													</DEFAULTS>
													<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="588"/>
												</IF>
											</DEFAULTS>
											<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="581"/>
										</IF>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="core_sm_resetl">
																		<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="608"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="608"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<MEMBER>
															<PREFIX>
																<IDENTIFIER name="core_sm_psrl">
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="611"/>
																</IDENTIFIER>
															</PREFIX>
															<INDEX>
																<INTVAL value="1"/>
															</INDEX>
															<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="611"/>
														</MEMBER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVAL value="0">
															<TYPE>
																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
															</TYPE>
														</BITVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="611"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="608"/>
											</ALT>
											<DEFAULTS>
												<PCALL name="hif_cone_core_sm_adc_op"/>
												<PCALL name="hif_cone_core_sm_lda_op"/>
												<PCALL name="hif_cone_core_sm_cmp_op"/>
												<PCALL name="hif_cone_core_sm_cpx_op"/>
												<PCALL name="hif_cone_core_sm_cpy_op"/>
												<PCALL name="hif_cone_core_sm_ora_op"/>
												<PCALL name="hif_cone_core_sm_and_op"/>
												<PCALL name="hif_cone_core_sm_eor_op"/>
												<PCALL name="hif_cone_core_sm_sbc_op"/>
												<PCALL name="hif_cone_core_sm_asl_op"/>
												<PCALL name="hif_cone_core_sm_state"/>
												<PCALL name="hif_cone_core_sm_lsr_op"/>
												<PCALL name="hif_cone_core_sm_rol_op"/>
												<PCALL name="hif_cone_core_sm_ror_op"/>
												<PCALL name="hif_cone_core_sm_inc_op"/>
												<PCALL name="hif_cone_core_sm_dec_op"/>
												<PCALL name="hif_cone_core_sm_ldx_op"/>
												<PCALL name="hif_cone_core_sm_ldy_op"/>
												<PCALL name="hif_cone_core_sm_bit_op"/>
												<PCALL name="hif_cone_core_sm_trb_op"/>
												<PCALL name="hif_cone_core_sm_tsb_op"/>
												<PCALL name="hif_cone_core_sm_opcode"/>
												<PCALL name="hif_cone_core_sm_imp2tx"/>
												<PCALL name="hif_cone_core_sm_imp2inc"/>
												<IF>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<EXPRESSION operator="|">
																						<VALUE1>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_opcode">
																										<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="615"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVECTORVAL VALUE="00101000">
																										<TYPE>
																											<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																												<RANGE direction="DOWNTO">
																													<LEFTBOUND>
																														<INTVAL value="7"/>
																													</LEFTBOUND>
																													<RIGHTBOUND>
																														<INTVAL value="0"/>
																													</RIGHTBOUND>
																												</RANGE>
																											</BITVECTOR>
																										</TYPE>
																									</BITVECTORVAL>
																								</VALUE2>
																								<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="615"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_opcode">
																										<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="616"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVECTORVAL VALUE="01000000">
																										<TYPE>
																											<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																												<RANGE direction="DOWNTO">
																													<LEFTBOUND>
																														<INTVAL value="7"/>
																													</LEFTBOUND>
																													<RIGHTBOUND>
																														<INTVAL value="0"/>
																													</RIGHTBOUND>
																												</RANGE>
																											</BITVECTOR>
																										</TYPE>
																									</BITVECTORVAL>
																								</VALUE2>
																								<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="616"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="616"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="rdy">
																								<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="615"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="616"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_sm_state">
																								<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="616"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="2"/>
																						</INDEX>
																						<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="616"/>
																					</MEMBER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="616"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="616"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="618"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="1"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="618"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="datai">
																			<CODE_INFO column_number="52" file="verilog/m6502.v" line_number="32"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="1"/>
																	</INDEX>
																	<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="618"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="618"/>
														</ASSIGN>
														<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="615"/>
													</ALT>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="|">
																				<VALUE1>
																					<EXPRESSION operator="|">
																						<VALUE1>
																							<EXPRESSION operator="|">
																								<VALUE1>
																									<EXPRESSION operator="|">
																										<VALUE1>
																											<EXPRESSION operator="|">
																												<VALUE1>
																													<EXPRESSION operator="|">
																														<VALUE1>
																															<EXPRESSION operator="&amp;">
																																<VALUE1>
																																	<EXPRESSION operator="|">
																																		<VALUE1>
																																			<EXPRESSION operator="|">
																																				<VALUE1>
																																					<EXPRESSION operator="|">
																																						<VALUE1>
																																							<EXPRESSION operator="|">
																																								<VALUE1>
																																									<EXPRESSION operator="|">
																																										<VALUE1>
																																											<EXPRESSION operator="|">
																																												<VALUE1>
																																													<EXPRESSION operator="|">
																																														<VALUE1>
																																															<EXPRESSION operator="|">
																																																<VALUE1>
																																																	<EXPRESSION operator="|">
																																																		<VALUE1>
																																																			<EXPRESSION operator="|">
																																																				<VALUE1>
																																																					<EXPRESSION operator="==">
																																																						<VALUE1>
																																																							<IDENTIFIER name="core_sm_adc_op">
																																																								<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="621"/>
																																																							</IDENTIFIER>
																																																						</VALUE1>
																																																						<VALUE2>
																																																							<BITVAL value="1">
																																																								<TYPE>
																																																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																								</TYPE>
																																																							</BITVAL>
																																																						</VALUE2>
																																																						<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="621"/>
																																																					</EXPRESSION>
																																																				</VALUE1>
																																																				<VALUE2>
																																																					<EXPRESSION operator="==">
																																																						<VALUE1>
																																																							<IDENTIFIER name="core_sm_sbc_op">
																																																								<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="621"/>
																																																							</IDENTIFIER>
																																																						</VALUE1>
																																																						<VALUE2>
																																																							<BITVAL value="1">
																																																								<TYPE>
																																																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																								</TYPE>
																																																							</BITVAL>
																																																						</VALUE2>
																																																						<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="621"/>
																																																					</EXPRESSION>
																																																				</VALUE2>
																																																				<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="621"/>
																																																			</EXPRESSION>
																																																		</VALUE1>
																																																		<VALUE2>
																																																			<EXPRESSION operator="==">
																																																				<VALUE1>
																																																					<IDENTIFIER name="core_sm_asl_op">
																																																						<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="622"/>
																																																					</IDENTIFIER>
																																																				</VALUE1>
																																																				<VALUE2>
																																																					<BITVAL value="1">
																																																						<TYPE>
																																																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																						</TYPE>
																																																					</BITVAL>
																																																				</VALUE2>
																																																				<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="622"/>
																																																			</EXPRESSION>
																																																		</VALUE2>
																																																		<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="622"/>
																																																	</EXPRESSION>
																																																</VALUE1>
																																																<VALUE2>
																																																	<EXPRESSION operator="==">
																																																		<VALUE1>
																																																			<IDENTIFIER name="core_sm_lsr_op">
																																																				<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="622"/>
																																																			</IDENTIFIER>
																																																		</VALUE1>
																																																		<VALUE2>
																																																			<BITVAL value="1">
																																																				<TYPE>
																																																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																				</TYPE>
																																																			</BITVAL>
																																																		</VALUE2>
																																																		<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="622"/>
																																																	</EXPRESSION>
																																																</VALUE2>
																																																<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="622"/>
																																															</EXPRESSION>
																																														</VALUE1>
																																														<VALUE2>
																																															<EXPRESSION operator="==">
																																																<VALUE1>
																																																	<IDENTIFIER name="core_sm_ror_op">
																																																		<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="623"/>
																																																	</IDENTIFIER>
																																																</VALUE1>
																																																<VALUE2>
																																																	<BITVAL value="1">
																																																		<TYPE>
																																																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																		</TYPE>
																																																	</BITVAL>
																																																</VALUE2>
																																																<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="623"/>
																																															</EXPRESSION>
																																														</VALUE2>
																																														<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="623"/>
																																													</EXPRESSION>
																																												</VALUE1>
																																												<VALUE2>
																																													<EXPRESSION operator="==">
																																														<VALUE1>
																																															<IDENTIFIER name="core_sm_rol_op">
																																																<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="623"/>
																																															</IDENTIFIER>
																																														</VALUE1>
																																														<VALUE2>
																																															<BITVAL value="1">
																																																<TYPE>
																																																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																																</TYPE>
																																															</BITVAL>
																																														</VALUE2>
																																														<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="623"/>
																																													</EXPRESSION>
																																												</VALUE2>
																																												<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="623"/>
																																											</EXPRESSION>
																																										</VALUE1>
																																										<VALUE2>
																																											<EXPRESSION operator="==">
																																												<VALUE1>
																																													<IDENTIFIER name="core_sm_cmp_op">
																																														<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="624"/>
																																													</IDENTIFIER>
																																												</VALUE1>
																																												<VALUE2>
																																													<BITVAL value="1">
																																														<TYPE>
																																															<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																														</TYPE>
																																													</BITVAL>
																																												</VALUE2>
																																												<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="624"/>
																																											</EXPRESSION>
																																										</VALUE2>
																																										<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="624"/>
																																									</EXPRESSION>
																																								</VALUE1>
																																								<VALUE2>
																																									<EXPRESSION operator="==">
																																										<VALUE1>
																																											<IDENTIFIER name="core_sm_eor_op">
																																												<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="624"/>
																																											</IDENTIFIER>
																																										</VALUE1>
																																										<VALUE2>
																																											<BITVAL value="1">
																																												<TYPE>
																																													<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																												</TYPE>
																																											</BITVAL>
																																										</VALUE2>
																																										<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="624"/>
																																									</EXPRESSION>
																																								</VALUE2>
																																								<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="624"/>
																																							</EXPRESSION>
																																						</VALUE1>
																																						<VALUE2>
																																							<EXPRESSION operator="==">
																																								<VALUE1>
																																									<IDENTIFIER name="core_sm_and_op">
																																										<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="625"/>
																																									</IDENTIFIER>
																																								</VALUE1>
																																								<VALUE2>
																																									<BITVAL value="1">
																																										<TYPE>
																																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																										</TYPE>
																																									</BITVAL>
																																								</VALUE2>
																																								<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="625"/>
																																							</EXPRESSION>
																																						</VALUE2>
																																						<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="625"/>
																																					</EXPRESSION>
																																				</VALUE1>
																																				<VALUE2>
																																					<EXPRESSION operator="==">
																																						<VALUE1>
																																							<IDENTIFIER name="core_sm_ora_op">
																																								<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="625"/>
																																							</IDENTIFIER>
																																						</VALUE1>
																																						<VALUE2>
																																							<BITVAL value="1">
																																								<TYPE>
																																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																								</TYPE>
																																							</BITVAL>
																																						</VALUE2>
																																						<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="625"/>
																																					</EXPRESSION>
																																				</VALUE2>
																																				<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="625"/>
																																			</EXPRESSION>
																																		</VALUE1>
																																		<VALUE2>
																																			<EXPRESSION operator="==">
																																				<VALUE1>
																																					<IDENTIFIER name="core_sm_lda_op">
																																						<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="626"/>
																																					</IDENTIFIER>
																																				</VALUE1>
																																				<VALUE2>
																																					<BITVAL value="1">
																																						<TYPE>
																																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																						</TYPE>
																																					</BITVAL>
																																				</VALUE2>
																																				<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="626"/>
																																			</EXPRESSION>
																																		</VALUE2>
																																		<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="626"/>
																																	</EXPRESSION>
																																</VALUE1>
																																<VALUE2>
																																	<EXPRESSION operator="==">
																																		<VALUE1>
																																			<IDENTIFIER name="core_sm_type1_calc">
																																				<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="620"/>
																																			</IDENTIFIER>
																																		</VALUE1>
																																		<VALUE2>
																																			<BITVAL value="1">
																																				<TYPE>
																																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																				</TYPE>
																																			</BITVAL>
																																		</VALUE2>
																																		<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="620"/>
																																	</EXPRESSION>
																																</VALUE2>
																																<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="626"/>
																															</EXPRESSION>
																														</VALUE1>
																														<VALUE2>
																															<EXPRESSION operator="&amp;">
																																<VALUE1>
																																	<EXPRESSION operator="|">
																																		<VALUE1>
																																			<EXPRESSION operator="|">
																																				<VALUE1>
																																					<EXPRESSION operator="|">
																																						<VALUE1>
																																							<EXPRESSION operator="==">
																																								<VALUE1>
																																									<IDENTIFIER name="core_sm_cpx_op">
																																										<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="627"/>
																																									</IDENTIFIER>
																																								</VALUE1>
																																								<VALUE2>
																																									<BITVAL value="1">
																																										<TYPE>
																																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																										</TYPE>
																																									</BITVAL>
																																								</VALUE2>
																																								<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="627"/>
																																							</EXPRESSION>
																																						</VALUE1>
																																						<VALUE2>
																																							<EXPRESSION operator="==">
																																								<VALUE1>
																																									<IDENTIFIER name="core_sm_cpy_op">
																																										<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="627"/>
																																									</IDENTIFIER>
																																								</VALUE1>
																																								<VALUE2>
																																									<BITVAL value="1">
																																										<TYPE>
																																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																										</TYPE>
																																									</BITVAL>
																																								</VALUE2>
																																								<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="627"/>
																																							</EXPRESSION>
																																						</VALUE2>
																																						<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="627"/>
																																					</EXPRESSION>
																																				</VALUE1>
																																				<VALUE2>
																																					<EXPRESSION operator="==">
																																						<VALUE1>
																																							<IDENTIFIER name="core_sm_ldx_op">
																																								<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="628"/>
																																							</IDENTIFIER>
																																						</VALUE1>
																																						<VALUE2>
																																							<BITVAL value="1">
																																								<TYPE>
																																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																								</TYPE>
																																							</BITVAL>
																																						</VALUE2>
																																						<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="628"/>
																																					</EXPRESSION>
																																				</VALUE2>
																																				<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="628"/>
																																			</EXPRESSION>
																																		</VALUE1>
																																		<VALUE2>
																																			<EXPRESSION operator="==">
																																				<VALUE1>
																																					<IDENTIFIER name="core_sm_ldy_op">
																																						<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="628"/>
																																					</IDENTIFIER>
																																				</VALUE1>
																																				<VALUE2>
																																					<BITVAL value="1">
																																						<TYPE>
																																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																						</TYPE>
																																					</BITVAL>
																																				</VALUE2>
																																				<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="628"/>
																																			</EXPRESSION>
																																		</VALUE2>
																																		<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="628"/>
																																	</EXPRESSION>
																																</VALUE1>
																																<VALUE2>
																																	<EXPRESSION operator="==">
																																		<VALUE1>
																																			<IDENTIFIER name="core_sm_type3_calc">
																																				<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="626"/>
																																			</IDENTIFIER>
																																		</VALUE1>
																																		<VALUE2>
																																			<BITVAL value="1">
																																				<TYPE>
																																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																				</TYPE>
																																			</BITVAL>
																																		</VALUE2>
																																		<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="626"/>
																																	</EXPRESSION>
																																</VALUE2>
																																<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="628"/>
																															</EXPRESSION>
																														</VALUE2>
																														<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="628"/>
																													</EXPRESSION>
																												</VALUE1>
																												<VALUE2>
																													<EXPRESSION operator="&amp;">
																														<VALUE1>
																															<EXPRESSION operator="|">
																																<VALUE1>
																																	<EXPRESSION operator="|">
																																		<VALUE1>
																																			<EXPRESSION operator="|">
																																				<VALUE1>
																																					<EXPRESSION operator="|">
																																						<VALUE1>
																																							<EXPRESSION operator="|">
																																								<VALUE1>
																																									<EXPRESSION operator="==">
																																										<VALUE1>
																																											<IDENTIFIER name="core_sm_asl_op">
																																												<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="629"/>
																																											</IDENTIFIER>
																																										</VALUE1>
																																										<VALUE2>
																																											<BITVAL value="1">
																																												<TYPE>
																																													<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																												</TYPE>
																																											</BITVAL>
																																										</VALUE2>
																																										<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="629"/>
																																									</EXPRESSION>
																																								</VALUE1>
																																								<VALUE2>
																																									<EXPRESSION operator="==">
																																										<VALUE1>
																																											<IDENTIFIER name="core_sm_lsr_op">
																																												<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="630"/>
																																											</IDENTIFIER>
																																										</VALUE1>
																																										<VALUE2>
																																											<BITVAL value="1">
																																												<TYPE>
																																													<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																												</TYPE>
																																											</BITVAL>
																																										</VALUE2>
																																										<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="630"/>
																																									</EXPRESSION>
																																								</VALUE2>
																																								<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="630"/>
																																							</EXPRESSION>
																																						</VALUE1>
																																						<VALUE2>
																																							<EXPRESSION operator="==">
																																								<VALUE1>
																																									<IDENTIFIER name="core_sm_ror_op">
																																										<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="630"/>
																																									</IDENTIFIER>
																																								</VALUE1>
																																								<VALUE2>
																																									<BITVAL value="1">
																																										<TYPE>
																																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																										</TYPE>
																																									</BITVAL>
																																								</VALUE2>
																																								<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="630"/>
																																							</EXPRESSION>
																																						</VALUE2>
																																						<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="630"/>
																																					</EXPRESSION>
																																				</VALUE1>
																																				<VALUE2>
																																					<EXPRESSION operator="==">
																																						<VALUE1>
																																							<IDENTIFIER name="core_sm_rol_op">
																																								<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="631"/>
																																							</IDENTIFIER>
																																						</VALUE1>
																																						<VALUE2>
																																							<BITVAL value="1">
																																								<TYPE>
																																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																								</TYPE>
																																							</BITVAL>
																																						</VALUE2>
																																						<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="631"/>
																																					</EXPRESSION>
																																				</VALUE2>
																																				<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="631"/>
																																			</EXPRESSION>
																																		</VALUE1>
																																		<VALUE2>
																																			<EXPRESSION operator="==">
																																				<VALUE1>
																																					<IDENTIFIER name="core_sm_dec_op">
																																						<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="631"/>
																																					</IDENTIFIER>
																																				</VALUE1>
																																				<VALUE2>
																																					<BITVAL value="1">
																																						<TYPE>
																																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																						</TYPE>
																																					</BITVAL>
																																				</VALUE2>
																																				<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="631"/>
																																			</EXPRESSION>
																																		</VALUE2>
																																		<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="631"/>
																																	</EXPRESSION>
																																</VALUE1>
																																<VALUE2>
																																	<EXPRESSION operator="==">
																																		<VALUE1>
																																			<IDENTIFIER name="core_sm_inc_op">
																																				<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="632"/>
																																			</IDENTIFIER>
																																		</VALUE1>
																																		<VALUE2>
																																			<BITVAL value="1">
																																				<TYPE>
																																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																				</TYPE>
																																			</BITVAL>
																																		</VALUE2>
																																		<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="632"/>
																																	</EXPRESSION>
																																</VALUE2>
																																<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="632"/>
																															</EXPRESSION>
																														</VALUE1>
																														<VALUE2>
																															<EXPRESSION operator="==">
																																<VALUE1>
																																	<IDENTIFIER name="core_sm_type2_write">
																																		<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="629"/>
																																	</IDENTIFIER>
																																</VALUE1>
																																<VALUE2>
																																	<BITVAL value="1">
																																		<TYPE>
																																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																		</TYPE>
																																	</BITVAL>
																																</VALUE2>
																																<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="629"/>
																															</EXPRESSION>
																														</VALUE2>
																														<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="632"/>
																													</EXPRESSION>
																												</VALUE2>
																												<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="632"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<EXPRESSION operator="&amp;">
																												<VALUE1>
																													<EXPRESSION operator="|">
																														<VALUE1>
																															<EXPRESSION operator="&amp;">
																																<VALUE1>
																																	<EXPRESSION operator="~">
																																		<VALUE1>
																																			<EXPRESSION operator="==">
																																				<VALUE1>
																																					<IDENTIFIER name="core_sm_opcode">
																																						<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="633"/>
																																					</IDENTIFIER>
																																				</VALUE1>
																																				<VALUE2>
																																					<BITVECTORVAL VALUE="10011010">
																																						<TYPE>
																																							<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																								<RANGE direction="DOWNTO">
																																									<LEFTBOUND>
																																										<INTVAL value="7"/>
																																									</LEFTBOUND>
																																									<RIGHTBOUND>
																																										<INTVAL value="0"/>
																																									</RIGHTBOUND>
																																								</RANGE>
																																							</BITVECTOR>
																																						</TYPE>
																																					</BITVECTORVAL>
																																				</VALUE2>
																																				<CODE_INFO column_number="5" file="verilog/op_dcd.v" line_number="634"/>
																																			</EXPRESSION>
																																		</VALUE1>
																																		<CODE_INFO column_number="5" file="verilog/op_dcd.v" line_number="634"/>
																																	</EXPRESSION>
																																</VALUE1>
																																<VALUE2>
																																	<EXPRESSION operator="==">
																																		<VALUE1>
																																			<IDENTIFIER name="core_sm_imp2tx">
																																				<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="633"/>
																																			</IDENTIFIER>
																																		</VALUE1>
																																		<VALUE2>
																																			<BITVAL value="1">
																																				<TYPE>
																																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																				</TYPE>
																																			</BITVAL>
																																		</VALUE2>
																																		<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="633"/>
																																	</EXPRESSION>
																																</VALUE2>
																																<CODE_INFO column_number="6" file="verilog/op_dcd.v" line_number="634"/>
																															</EXPRESSION>
																														</VALUE1>
																														<VALUE2>
																															<EXPRESSION operator="==">
																																<VALUE1>
																																	<IDENTIFIER name="core_sm_imp2inc">
																																		<CODE_INFO column_number="42" file="verilog/op_dcd.v" line_number="632"/>
																																	</IDENTIFIER>
																																</VALUE1>
																																<VALUE2>
																																	<BITVAL value="1">
																																		<TYPE>
																																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																		</TYPE>
																																	</BITVAL>
																																</VALUE2>
																																<CODE_INFO column_number="48" file="verilog/op_dcd.v" line_number="632"/>
																															</EXPRESSION>
																														</VALUE2>
																														<CODE_INFO column_number="6" file="verilog/op_dcd.v" line_number="634"/>
																													</EXPRESSION>
																												</VALUE1>
																												<VALUE2>
																													<EXPRESSION operator="==">
																														<VALUE1>
																															<MEMBER>
																																<PREFIX>
																																	<IDENTIFIER name="core_sm_state">
																																		<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="632"/>
																																	</IDENTIFIER>
																																</PREFIX>
																																<INDEX>
																																	<INTVAL value="2"/>
																																</INDEX>
																																<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="632"/>
																															</MEMBER>
																														</VALUE1>
																														<VALUE2>
																															<BITVAL value="1">
																																<TYPE>
																																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																</TYPE>
																															</BITVAL>
																														</VALUE2>
																														<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="632"/>
																													</EXPRESSION>
																												</VALUE2>
																												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="634"/>
																											</EXPRESSION>
																										</VALUE2>
																										<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="634"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<EXPRESSION operator="&amp;">
																										<VALUE1>
																											<EXPRESSION operator="==">
																												<VALUE1>
																													<IDENTIFIER name="core_sm_bit_op">
																														<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="634"/>
																													</IDENTIFIER>
																												</VALUE1>
																												<VALUE2>
																													<BITVAL value="1">
																														<TYPE>
																															<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																														</TYPE>
																													</BITVAL>
																												</VALUE2>
																												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="635"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<EXPRESSION operator="==">
																												<VALUE1>
																													<IDENTIFIER name="core_sm_type3_calc">
																														<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="634"/>
																													</IDENTIFIER>
																												</VALUE1>
																												<VALUE2>
																													<BITVAL value="1">
																														<TYPE>
																															<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																														</TYPE>
																													</BITVAL>
																												</VALUE2>
																												<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="634"/>
																											</EXPRESSION>
																										</VALUE2>
																										<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="635"/>
																									</EXPRESSION>
																								</VALUE2>
																								<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="635"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="&amp;">
																								<VALUE1>
																									<EXPRESSION operator="|">
																										<VALUE1>
																											<EXPRESSION operator="==">
																												<VALUE1>
																													<IDENTIFIER name="core_sm_trb_op">
																														<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="636"/>
																													</IDENTIFIER>
																												</VALUE1>
																												<VALUE2>
																													<BITVAL value="1">
																														<TYPE>
																															<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																														</TYPE>
																													</BITVAL>
																												</VALUE2>
																												<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="636"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<EXPRESSION operator="==">
																												<VALUE1>
																													<IDENTIFIER name="core_sm_tsb_op">
																														<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="635"/>
																													</IDENTIFIER>
																												</VALUE1>
																												<VALUE2>
																													<BITVAL value="1">
																														<TYPE>
																															<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																														</TYPE>
																													</BITVAL>
																												</VALUE2>
																												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="636"/>
																											</EXPRESSION>
																										</VALUE2>
																										<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="636"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<EXPRESSION operator="==">
																										<VALUE1>
																											<IDENTIFIER name="core_sm_type2_done">
																												<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="635"/>
																											</IDENTIFIER>
																										</VALUE1>
																										<VALUE2>
																											<BITVAL value="1">
																												<TYPE>
																													<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																												</TYPE>
																											</BITVAL>
																										</VALUE2>
																										<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="635"/>
																									</EXPRESSION>
																								</VALUE2>
																								<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="636"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="636"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="&amp;">
																						<VALUE1>
																							<EXPRESSION operator="|">
																								<VALUE1>
																									<EXPRESSION operator="|">
																										<VALUE1>
																											<EXPRESSION operator="==">
																												<VALUE1>
																													<IDENTIFIER name="core_sm_opcode">
																														<CODE_INFO column_number="47" file="verilog/op_dcd.v" line_number="636"/>
																													</IDENTIFIER>
																												</VALUE1>
																												<VALUE2>
																													<BITVECTORVAL VALUE="01101000">
																														<TYPE>
																															<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																<RANGE direction="DOWNTO">
																																	<LEFTBOUND>
																																		<INTVAL value="7"/>
																																	</LEFTBOUND>
																																	<RIGHTBOUND>
																																		<INTVAL value="0"/>
																																	</RIGHTBOUND>
																																</RANGE>
																															</BITVECTOR>
																														</TYPE>
																													</BITVECTORVAL>
																												</VALUE2>
																												<CODE_INFO column_number="51" file="verilog/op_dcd.v" line_number="636"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<EXPRESSION operator="==">
																												<VALUE1>
																													<IDENTIFIER name="core_sm_opcode">
																														<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="637"/>
																													</IDENTIFIER>
																												</VALUE1>
																												<VALUE2>
																													<BITVECTORVAL VALUE="11111010">
																														<TYPE>
																															<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																<RANGE direction="DOWNTO">
																																	<LEFTBOUND>
																																		<INTVAL value="7"/>
																																	</LEFTBOUND>
																																	<RIGHTBOUND>
																																		<INTVAL value="0"/>
																																	</RIGHTBOUND>
																																</RANGE>
																															</BITVECTOR>
																														</TYPE>
																													</BITVECTORVAL>
																												</VALUE2>
																												<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="637"/>
																											</EXPRESSION>
																										</VALUE2>
																										<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="637"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<EXPRESSION operator="==">
																										<VALUE1>
																											<IDENTIFIER name="core_sm_opcode">
																												<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="637"/>
																											</IDENTIFIER>
																										</VALUE1>
																										<VALUE2>
																											<BITVECTORVAL VALUE="01111010">
																												<TYPE>
																													<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																														<RANGE direction="DOWNTO">
																															<LEFTBOUND>
																																<INTVAL value="7"/>
																															</LEFTBOUND>
																															<RIGHTBOUND>
																																<INTVAL value="0"/>
																															</RIGHTBOUND>
																														</RANGE>
																													</BITVECTOR>
																												</TYPE>
																											</BITVECTORVAL>
																										</VALUE2>
																										<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="637"/>
																									</EXPRESSION>
																								</VALUE2>
																								<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="637"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<MEMBER>
																										<PREFIX>
																											<IDENTIFIER name="core_sm_state">
																												<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="636"/>
																											</IDENTIFIER>
																										</PREFIX>
																										<INDEX>
																											<INTVAL value="3"/>
																										</INDEX>
																										<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="636"/>
																									</MEMBER>
																								</VALUE1>
																								<VALUE2>
																									<BITVAL value="1">
																										<TYPE>
																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																										</TYPE>
																									</BITVAL>
																								</VALUE2>
																								<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="636"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="637"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="26" file="verilog/op_dcd.v" line_number="637"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<IDENTIFIER name="rdy">
																						<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																					</IDENTIFIER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="620"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="637"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<PCALL name="hif_cone_core_alu2op"/>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="640"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="1"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="640"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_alu2op">
																			<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="148"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="1"/>
																	</INDEX>
																	<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="640"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="640"/>
														</ASSIGN>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="620"/>
													</ALT>
													<DEFAULTS>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="644"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="1"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="644"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="644"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="1"/>
																	</INDEX>
																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="644"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="644"/>
														</ASSIGN>
													</DEFAULTS>
													<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="615"/>
												</IF>
											</DEFAULTS>
											<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="608"/>
										</IF>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="core_sm_resetl">
																		<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="647"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="647"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<MEMBER>
															<PREFIX>
																<IDENTIFIER name="core_sm_psrl">
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="650"/>
																</IDENTIFIER>
															</PREFIX>
															<INDEX>
																<INTVAL value="0"/>
															</INDEX>
															<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="650"/>
														</MEMBER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVAL value="0">
															<TYPE>
																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
															</TYPE>
														</BITVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="650"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="647"/>
											</ALT>
											<DEFAULTS>
												<PCALL name="hif_cone_core_sm_adc_op"/>
												<PCALL name="hif_cone_core_sm_cmp_op"/>
												<PCALL name="hif_cone_core_sm_cpx_op"/>
												<PCALL name="hif_cone_core_sm_cpy_op"/>
												<PCALL name="hif_cone_core_sm_sbc_op"/>
												<PCALL name="hif_cone_core_sm_asl_op"/>
												<PCALL name="hif_cone_core_sm_state"/>
												<PCALL name="hif_cone_core_sm_lsr_op"/>
												<PCALL name="hif_cone_core_sm_rol_op"/>
												<PCALL name="hif_cone_core_sm_ror_op"/>
												<PCALL name="hif_cone_core_sm_opcode"/>
												<IF>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="core_sm_opcode">
																								<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="654"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVECTORVAL VALUE="00011000">
																								<TYPE>
																									<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																										<RANGE direction="DOWNTO">
																											<LEFTBOUND>
																												<INTVAL value="7"/>
																											</LEFTBOUND>
																											<RIGHTBOUND>
																												<INTVAL value="0"/>
																											</RIGHTBOUND>
																										</RANGE>
																									</BITVECTOR>
																								</TYPE>
																							</BITVECTORVAL>
																						</VALUE2>
																						<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="654"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="rdy">
																								<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="654"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="654"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_sm_state">
																								<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="655"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="2"/>
																						</INDEX>
																						<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="655"/>
																					</MEMBER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="655"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="655"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="657"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="0"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="657"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<BITVAL value="0">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="657"/>
														</ASSIGN>
														<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="654"/>
													</ALT>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="core_sm_opcode">
																								<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="659"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVECTORVAL VALUE="00111000">
																								<TYPE>
																									<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																										<RANGE direction="DOWNTO">
																											<LEFTBOUND>
																												<INTVAL value="7"/>
																											</LEFTBOUND>
																											<RIGHTBOUND>
																												<INTVAL value="0"/>
																											</RIGHTBOUND>
																										</RANGE>
																									</BITVECTOR>
																								</TYPE>
																							</BITVECTORVAL>
																						</VALUE2>
																						<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="659"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="rdy">
																								<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="659"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="659"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_sm_state">
																								<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="660"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="2"/>
																						</INDEX>
																						<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="660"/>
																					</MEMBER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="660"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="660"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="662"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="0"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="662"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<BITVAL value="1">
																	<TYPE>
																		<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																	</TYPE>
																</BITVAL>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="662"/>
														</ASSIGN>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="659"/>
													</ALT>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<EXPRESSION operator="|">
																						<VALUE1>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_opcode">
																										<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="664"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVECTORVAL VALUE="00101000">
																										<TYPE>
																											<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																												<RANGE direction="DOWNTO">
																													<LEFTBOUND>
																														<INTVAL value="7"/>
																													</LEFTBOUND>
																													<RIGHTBOUND>
																														<INTVAL value="0"/>
																													</RIGHTBOUND>
																												</RANGE>
																											</BITVECTOR>
																										</TYPE>
																									</BITVECTORVAL>
																								</VALUE2>
																								<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="664"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_opcode">
																										<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="665"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVECTORVAL VALUE="01000000">
																										<TYPE>
																											<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																												<RANGE direction="DOWNTO">
																													<LEFTBOUND>
																														<INTVAL value="7"/>
																													</LEFTBOUND>
																													<RIGHTBOUND>
																														<INTVAL value="0"/>
																													</RIGHTBOUND>
																												</RANGE>
																											</BITVECTOR>
																										</TYPE>
																									</BITVECTORVAL>
																								</VALUE2>
																								<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="665"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="665"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="rdy">
																								<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="664"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="665"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<MEMBER>
																						<PREFIX>
																							<IDENTIFIER name="core_sm_state">
																								<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="665"/>
																							</IDENTIFIER>
																						</PREFIX>
																						<INDEX>
																							<INTVAL value="2"/>
																						</INDEX>
																						<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="665"/>
																					</MEMBER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="665"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="665"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="667"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="0"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="667"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="datai">
																			<CODE_INFO column_number="52" file="verilog/m6502.v" line_number="32"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="0"/>
																	</INDEX>
																	<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="667"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="667"/>
														</ASSIGN>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="664"/>
													</ALT>
													<ALT>
														<CONDITION>
															<CAST>
																<VALUE>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="|">
																				<VALUE1>
																					<EXPRESSION operator="|">
																						<VALUE1>
																							<EXPRESSION operator="&amp;">
																								<VALUE1>
																									<EXPRESSION operator="|">
																										<VALUE1>
																											<EXPRESSION operator="|">
																												<VALUE1>
																													<EXPRESSION operator="|">
																														<VALUE1>
																															<EXPRESSION operator="|">
																																<VALUE1>
																																	<EXPRESSION operator="|">
																																		<VALUE1>
																																			<EXPRESSION operator="|">
																																				<VALUE1>
																																					<EXPRESSION operator="==">
																																						<VALUE1>
																																							<IDENTIFIER name="core_sm_adc_op">
																																								<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="670"/>
																																							</IDENTIFIER>
																																						</VALUE1>
																																						<VALUE2>
																																							<BITVAL value="1">
																																								<TYPE>
																																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																								</TYPE>
																																							</BITVAL>
																																						</VALUE2>
																																						<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="670"/>
																																					</EXPRESSION>
																																				</VALUE1>
																																				<VALUE2>
																																					<EXPRESSION operator="==">
																																						<VALUE1>
																																							<IDENTIFIER name="core_sm_sbc_op">
																																								<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="670"/>
																																							</IDENTIFIER>
																																						</VALUE1>
																																						<VALUE2>
																																							<BITVAL value="1">
																																								<TYPE>
																																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																								</TYPE>
																																							</BITVAL>
																																						</VALUE2>
																																						<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="670"/>
																																					</EXPRESSION>
																																				</VALUE2>
																																				<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="670"/>
																																			</EXPRESSION>
																																		</VALUE1>
																																		<VALUE2>
																																			<EXPRESSION operator="==">
																																				<VALUE1>
																																					<IDENTIFIER name="core_sm_asl_op">
																																						<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="671"/>
																																					</IDENTIFIER>
																																				</VALUE1>
																																				<VALUE2>
																																					<BITVAL value="1">
																																						<TYPE>
																																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																						</TYPE>
																																					</BITVAL>
																																				</VALUE2>
																																				<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="671"/>
																																			</EXPRESSION>
																																		</VALUE2>
																																		<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="671"/>
																																	</EXPRESSION>
																																</VALUE1>
																																<VALUE2>
																																	<EXPRESSION operator="==">
																																		<VALUE1>
																																			<IDENTIFIER name="core_sm_lsr_op">
																																				<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="671"/>
																																			</IDENTIFIER>
																																		</VALUE1>
																																		<VALUE2>
																																			<BITVAL value="1">
																																				<TYPE>
																																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																				</TYPE>
																																			</BITVAL>
																																		</VALUE2>
																																		<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="671"/>
																																	</EXPRESSION>
																																</VALUE2>
																																<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="671"/>
																															</EXPRESSION>
																														</VALUE1>
																														<VALUE2>
																															<EXPRESSION operator="==">
																																<VALUE1>
																																	<IDENTIFIER name="core_sm_ror_op">
																																		<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="672"/>
																																	</IDENTIFIER>
																																</VALUE1>
																																<VALUE2>
																																	<BITVAL value="1">
																																		<TYPE>
																																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																		</TYPE>
																																	</BITVAL>
																																</VALUE2>
																																<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="672"/>
																															</EXPRESSION>
																														</VALUE2>
																														<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="672"/>
																													</EXPRESSION>
																												</VALUE1>
																												<VALUE2>
																													<EXPRESSION operator="==">
																														<VALUE1>
																															<IDENTIFIER name="core_sm_rol_op">
																																<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="672"/>
																															</IDENTIFIER>
																														</VALUE1>
																														<VALUE2>
																															<BITVAL value="1">
																																<TYPE>
																																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																</TYPE>
																															</BITVAL>
																														</VALUE2>
																														<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="672"/>
																													</EXPRESSION>
																												</VALUE2>
																												<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="672"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<EXPRESSION operator="==">
																												<VALUE1>
																													<IDENTIFIER name="core_sm_cmp_op">
																														<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="673"/>
																													</IDENTIFIER>
																												</VALUE1>
																												<VALUE2>
																													<BITVAL value="1">
																														<TYPE>
																															<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																														</TYPE>
																													</BITVAL>
																												</VALUE2>
																												<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="673"/>
																											</EXPRESSION>
																										</VALUE2>
																										<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="673"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<EXPRESSION operator="==">
																										<VALUE1>
																											<IDENTIFIER name="core_sm_type1_calc">
																												<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="669"/>
																											</IDENTIFIER>
																										</VALUE1>
																										<VALUE2>
																											<BITVAL value="1">
																												<TYPE>
																													<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																												</TYPE>
																											</BITVAL>
																										</VALUE2>
																										<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="669"/>
																									</EXPRESSION>
																								</VALUE2>
																								<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="673"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="&amp;">
																								<VALUE1>
																									<EXPRESSION operator="|">
																										<VALUE1>
																											<EXPRESSION operator="==">
																												<VALUE1>
																													<IDENTIFIER name="core_sm_cpx_op">
																														<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="674"/>
																													</IDENTIFIER>
																												</VALUE1>
																												<VALUE2>
																													<BITVAL value="1">
																														<TYPE>
																															<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																														</TYPE>
																													</BITVAL>
																												</VALUE2>
																												<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="674"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<EXPRESSION operator="==">
																												<VALUE1>
																													<IDENTIFIER name="core_sm_cpy_op">
																														<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="674"/>
																													</IDENTIFIER>
																												</VALUE1>
																												<VALUE2>
																													<BITVAL value="1">
																														<TYPE>
																															<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																														</TYPE>
																													</BITVAL>
																												</VALUE2>
																												<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="674"/>
																											</EXPRESSION>
																										</VALUE2>
																										<CODE_INFO column_number="30" file="verilog/op_dcd.v" line_number="674"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<EXPRESSION operator="==">
																										<VALUE1>
																											<IDENTIFIER name="core_sm_type3_calc">
																												<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="673"/>
																											</IDENTIFIER>
																										</VALUE1>
																										<VALUE2>
																											<BITVAL value="1">
																												<TYPE>
																													<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																												</TYPE>
																											</BITVAL>
																										</VALUE2>
																										<CODE_INFO column_number="34" file="verilog/op_dcd.v" line_number="673"/>
																									</EXPRESSION>
																								</VALUE2>
																								<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="674"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="674"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="&amp;">
																						<VALUE1>
																							<EXPRESSION operator="|">
																								<VALUE1>
																									<EXPRESSION operator="|">
																										<VALUE1>
																											<EXPRESSION operator="|">
																												<VALUE1>
																													<EXPRESSION operator="==">
																														<VALUE1>
																															<IDENTIFIER name="core_sm_asl_op">
																																<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="675"/>
																															</IDENTIFIER>
																														</VALUE1>
																														<VALUE2>
																															<BITVAL value="1">
																																<TYPE>
																																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																</TYPE>
																															</BITVAL>
																														</VALUE2>
																														<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="675"/>
																													</EXPRESSION>
																												</VALUE1>
																												<VALUE2>
																													<EXPRESSION operator="==">
																														<VALUE1>
																															<IDENTIFIER name="core_sm_lsr_op">
																																<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="676"/>
																															</IDENTIFIER>
																														</VALUE1>
																														<VALUE2>
																															<BITVAL value="1">
																																<TYPE>
																																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																</TYPE>
																															</BITVAL>
																														</VALUE2>
																														<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="676"/>
																													</EXPRESSION>
																												</VALUE2>
																												<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="676"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<EXPRESSION operator="==">
																												<VALUE1>
																													<IDENTIFIER name="core_sm_ror_op">
																														<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="676"/>
																													</IDENTIFIER>
																												</VALUE1>
																												<VALUE2>
																													<BITVAL value="1">
																														<TYPE>
																															<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																														</TYPE>
																													</BITVAL>
																												</VALUE2>
																												<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="676"/>
																											</EXPRESSION>
																										</VALUE2>
																										<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="676"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<EXPRESSION operator="==">
																										<VALUE1>
																											<IDENTIFIER name="core_sm_rol_op">
																												<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="677"/>
																											</IDENTIFIER>
																										</VALUE1>
																										<VALUE2>
																											<BITVAL value="1">
																												<TYPE>
																													<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																												</TYPE>
																											</BITVAL>
																										</VALUE2>
																										<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="677"/>
																									</EXPRESSION>
																								</VALUE2>
																								<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="677"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_type2_write">
																										<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="675"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVAL value="1">
																										<TYPE>
																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																										</TYPE>
																									</BITVAL>
																								</VALUE2>
																								<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="675"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="677"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="677"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<IDENTIFIER name="rdy">
																						<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																					</IDENTIFIER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="669"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="677"/>
																	</EXPRESSION>
																</VALUE>
																<TYPE>
																	<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
																</TYPE>
															</CAST>
														</CONDITION>
														<PCALL name="hif_cone_core_alu2op"/>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="679"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="0"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="679"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_alu2op">
																			<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="148"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="0"/>
																	</INDEX>
																	<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="679"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="679"/>
														</ASSIGN>
														<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="669"/>
													</ALT>
													<DEFAULTS>
														<ASSIGN>
															<LEFTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="683"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="0"/>
																	</INDEX>
																	<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="683"/>
																</MEMBER>
															</LEFTHANDSIDE>
															<RIGHTHANDSIDE>
																<MEMBER>
																	<PREFIX>
																		<IDENTIFIER name="core_sm_psrl">
																			<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="683"/>
																		</IDENTIFIER>
																	</PREFIX>
																	<INDEX>
																		<INTVAL value="0"/>
																	</INDEX>
																	<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="683"/>
																</MEMBER>
															</RIGHTHANDSIDE>
															<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="683"/>
														</ASSIGN>
													</DEFAULTS>
													<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="654"/>
												</IF>
											</DEFAULTS>
											<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="647"/>
										</IF>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="433"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="433"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="core_sm_misc" standard="false">
							<SENSITIVITY_POS>
								<IDENTIFIER name="clk"/>
							</SENSITIVITY_POS>
							<STATES>
								<STATE atomic="false" name="misc" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_core_sm_state"/>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="core_sm_resetl">
																		<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="695"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="695"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_reset_proc">
															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="697"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVAL value="1">
															<TYPE>
																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
															</TYPE>
														</BITVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="697"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="695"/>
											</ALT>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<MEMBER>
																		<PREFIX>
																			<IDENTIFIER name="core_sm_state">
																				<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="699"/>
																			</IDENTIFIER>
																		</PREFIX>
																		<INDEX>
																			<INTVAL value="6"/>
																		</INDEX>
																		<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="699"/>
																	</MEMBER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="699"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_reset_proc">
															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="702"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVAL value="0">
															<TYPE>
																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
															</TYPE>
														</BITVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="702"/>
												</ASSIGN>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="699"/>
											</ALT>
											<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="695"/>
										</IF>
										<PCALL name="hif_cone_core_sm_state"/>
										<PCALL name="hif_cone_core_sm_syncl"/>
										<PCALL name="hif_cone_core_sm_irq_pend"/>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<IDENTIFIER name="core_sm_irq_pend">
																						<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="704"/>
																					</IDENTIFIER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="704"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<IDENTIFIER name="core_sm_syncl">
																						<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="704"/>
																					</IDENTIFIER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="704"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="704"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="==">
																		<VALUE1>
																			<IDENTIFIER name="rdy">
																				<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<VALUE2>
																			<BITVAL value="1">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</VALUE2>
																		<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="705"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="705"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_irq_proc">
															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="707"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVAL value="1">
															<TYPE>
																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
															</TYPE>
														</BITVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="707"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="704"/>
											</ALT>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="==">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_sm_state">
																						<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="709"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="6"/>
																				</INDEX>
																				<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="709"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<BITVAL value="1">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="709"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="==">
																		<VALUE1>
																			<IDENTIFIER name="core_sm_resetl">
																				<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="709"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<VALUE2>
																			<BITVAL value="1">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</VALUE2>
																		<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="709"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="709"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_irq_proc">
															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="712"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVAL value="0">
															<TYPE>
																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
															</TYPE>
														</BITVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="712"/>
												</ASSIGN>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="709"/>
											</ALT>
											<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="704"/>
										</IF>
										<PCALL name="hif_cone_core_sm_state"/>
										<PCALL name="hif_cone_core_sm_syncl"/>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<EXPRESSION operator="&amp;">
																		<VALUE1>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<IDENTIFIER name="core_sm_nmi_pend">
																						<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="714"/>
																					</IDENTIFIER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="714"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="==">
																				<VALUE1>
																					<IDENTIFIER name="core_sm_syncl">
																						<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="714"/>
																					</IDENTIFIER>
																				</VALUE1>
																				<VALUE2>
																					<BITVAL value="1">
																						<TYPE>
																							<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																						</TYPE>
																					</BITVAL>
																				</VALUE2>
																				<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="714"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="33" file="verilog/op_dcd.v" line_number="714"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="==">
																		<VALUE1>
																			<IDENTIFIER name="rdy">
																				<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<VALUE2>
																			<BITVAL value="1">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</VALUE2>
																		<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="715"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="715"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_nmi_proc">
															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="717"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVAL value="1">
															<TYPE>
																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
															</TYPE>
														</BITVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="717"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="714"/>
											</ALT>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="==">
																		<VALUE1>
																			<MEMBER>
																				<PREFIX>
																					<IDENTIFIER name="core_sm_state">
																						<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="719"/>
																					</IDENTIFIER>
																				</PREFIX>
																				<INDEX>
																					<INTVAL value="6"/>
																				</INDEX>
																				<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="719"/>
																			</MEMBER>
																		</VALUE1>
																		<VALUE2>
																			<BITVAL value="1">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="719"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="==">
																		<VALUE1>
																			<IDENTIFIER name="core_sm_resetl">
																				<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="719"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<VALUE2>
																			<BITVAL value="1">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</VALUE2>
																		<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="719"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="719"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_nmi_proc">
															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="722"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVAL value="0">
															<TYPE>
																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
															</TYPE>
														</BITVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="722"/>
												</ASSIGN>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="719"/>
											</ALT>
											<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="714"/>
										</IF>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="core_sm_resetl">
													<CODE_INFO column_number="9" file="verilog/op_dcd.v" line_number="724"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<EXPRESSION operator="~">
													<VALUE1>
														<IDENTIFIER name="res_n">
															<CODE_INFO column_number="56" file="verilog/m6502.v" line_number="33"/>
														</IDENTIFIER>
													</VALUE1>
													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="724"/>
												</EXPRESSION>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="724"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="core_sm_irq">
													<CODE_INFO column_number="6" file="verilog/op_dcd.v" line_number="727"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<EXPRESSION operator="~">
													<VALUE1>
														<IDENTIFIER name="irq_n">
															<CODE_INFO column_number="14" file="verilog/m6502.v" line_number="33"/>
														</IDENTIFIER>
													</VALUE1>
													<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="727"/>
												</EXPRESSION>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="727"/>
										</ASSIGN>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<EXPRESSION operator="==">
																		<VALUE1>
																			<IDENTIFIER name="core_sm_nmi1">
																				<CODE_INFO column_number="22" file="verilog/op_dcd.v" line_number="729"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<VALUE2>
																			<BITVAL value="1">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</VALUE2>
																		<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="729"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="==">
																		<VALUE1>
																			<IDENTIFIER name="core_sm_nmi2">
																				<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="729"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<VALUE2>
																			<BITVAL value="0">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</VALUE2>
																		<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="729"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="729"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_nmi_pend">
															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="732"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVAL value="1">
															<TYPE>
																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
															</TYPE>
														</BITVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="732"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="729"/>
											</ALT>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="|">
																<VALUE1>
																	<EXPRESSION operator="==">
																		<VALUE1>
																			<IDENTIFIER name="core_sm_nmi_proc">
																				<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="734"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<VALUE2>
																			<BITVAL value="1">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</VALUE2>
																		<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="734"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="==">
																		<VALUE1>
																			<IDENTIFIER name="core_sm_resetl">
																				<CODE_INFO column_number="32" file="verilog/op_dcd.v" line_number="734"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<VALUE2>
																			<BITVAL value="1">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</VALUE2>
																		<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="734"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="38" file="verilog/op_dcd.v" line_number="734"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_nmi_pend">
															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="736"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVAL value="0">
															<TYPE>
																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
															</TYPE>
														</BITVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="736"/>
												</ASSIGN>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="734"/>
											</ALT>
											<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="729"/>
										</IF>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="core_sm_nmi2">
													<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="739"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<IDENTIFIER name="core_sm_nmi1">
													<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="739"/>
												</IDENTIFIER>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="739"/>
										</ASSIGN>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="core_sm_nmi1">
													<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="741"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<EXPRESSION operator="~">
													<VALUE1>
														<IDENTIFIER name="nmi_n">
															<CODE_INFO column_number="28" file="verilog/m6502.v" line_number="33"/>
														</IDENTIFIER>
													</VALUE1>
													<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="741"/>
												</EXPRESSION>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="741"/>
										</ASSIGN>
										<PCALL name="hif_cone_core_sm_abx_3_addr"/>
										<PCALL name="hif_cone_core_sm_abx_rmw_addr"/>
										<PCALL name="hif_cone_core_sm_state"/>
										<PCALL name="hif_cone_core_sm_opcode"/>
										<PCALL name="hif_cone_core_sm_abx_1_addr"/>
										<PCALL name="hif_cone_core_sm_aby_1_addr"/>
										<PCALL name="hif_cone_core_sm_iny_1_addr"/>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="core_sm_resetl">
																		<CODE_INFO column_number="12" file="verilog/op_dcd.v" line_number="743"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="743"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_addr_carry">
															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="746"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<BITVAL value="0">
															<TYPE>
																<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
															</TYPE>
														</BITVAL>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="746"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="743"/>
											</ALT>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="&amp;">
																<VALUE1>
																	<EXPRESSION operator="|">
																		<VALUE1>
																			<EXPRESSION operator="|">
																				<VALUE1>
																					<EXPRESSION operator="|">
																						<VALUE1>
																							<EXPRESSION operator="|">
																								<VALUE1>
																									<EXPRESSION operator="|">
																										<VALUE1>
																											<EXPRESSION operator="&amp;">
																												<VALUE1>
																													<EXPRESSION operator="==">
																														<VALUE1>
																															<MEMBER>
																																<PREFIX>
																																	<IDENTIFIER name="core_sm_state">
																																		<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="749"/>
																																	</IDENTIFIER>
																																</PREFIX>
																																<INDEX>
																																	<INTVAL value="1"/>
																																</INDEX>
																																<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="749"/>
																															</MEMBER>
																														</VALUE1>
																														<VALUE2>
																															<BITVAL value="1">
																																<TYPE>
																																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																</TYPE>
																															</BITVAL>
																														</VALUE2>
																														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="749"/>
																													</EXPRESSION>
																												</VALUE1>
																												<VALUE2>
																													<EXPRESSION operator="==">
																														<VALUE1>
																															<IDENTIFIER name="core_sm_opcode">
																																<CODE_INFO column_number="28" file="verilog/op_dcd.v" line_number="748"/>
																															</IDENTIFIER>
																														</VALUE1>
																														<VALUE2>
																															<BITVECTORVAL VALUE="01111100">
																																<TYPE>
																																	<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																																		<RANGE direction="DOWNTO">
																																			<LEFTBOUND>
																																				<INTVAL value="7"/>
																																			</LEFTBOUND>
																																			<RIGHTBOUND>
																																				<INTVAL value="0"/>
																																			</RIGHTBOUND>
																																		</RANGE>
																																	</BITVECTOR>
																																</TYPE>
																															</BITVECTORVAL>
																														</VALUE2>
																														<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="748"/>
																													</EXPRESSION>
																												</VALUE2>
																												<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="749"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<EXPRESSION operator="&amp;">
																												<VALUE1>
																													<EXPRESSION operator="==">
																														<VALUE1>
																															<MEMBER>
																																<PREFIX>
																																	<IDENTIFIER name="core_sm_state">
																																		<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="750"/>
																																	</IDENTIFIER>
																																</PREFIX>
																																<INDEX>
																																	<INTVAL value="2"/>
																																</INDEX>
																																<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="750"/>
																															</MEMBER>
																														</VALUE1>
																														<VALUE2>
																															<BITVAL value="1">
																																<TYPE>
																																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																</TYPE>
																															</BITVAL>
																														</VALUE2>
																														<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="750"/>
																													</EXPRESSION>
																												</VALUE1>
																												<VALUE2>
																													<EXPRESSION operator="==">
																														<VALUE1>
																															<IDENTIFIER name="core_sm_iny_1_addr">
																																<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="749"/>
																															</IDENTIFIER>
																														</VALUE1>
																														<VALUE2>
																															<BITVAL value="1">
																																<TYPE>
																																	<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																																</TYPE>
																															</BITVAL>
																														</VALUE2>
																														<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="749"/>
																													</EXPRESSION>
																												</VALUE2>
																												<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="750"/>
																											</EXPRESSION>
																										</VALUE2>
																										<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="750"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<EXPRESSION operator="&amp;">
																										<VALUE1>
																											<EXPRESSION operator="==">
																												<VALUE1>
																													<MEMBER>
																														<PREFIX>
																															<IDENTIFIER name="core_sm_state">
																																<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="751"/>
																															</IDENTIFIER>
																														</PREFIX>
																														<INDEX>
																															<INTVAL value="1"/>
																														</INDEX>
																														<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="751"/>
																													</MEMBER>
																												</VALUE1>
																												<VALUE2>
																													<BITVAL value="1">
																														<TYPE>
																															<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																														</TYPE>
																													</BITVAL>
																												</VALUE2>
																												<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="751"/>
																											</EXPRESSION>
																										</VALUE1>
																										<VALUE2>
																											<EXPRESSION operator="==">
																												<VALUE1>
																													<IDENTIFIER name="core_sm_abx_rmw_addr">
																														<CODE_INFO column_number="31" file="verilog/op_dcd.v" line_number="750"/>
																													</IDENTIFIER>
																												</VALUE1>
																												<VALUE2>
																													<BITVAL value="1">
																														<TYPE>
																															<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																														</TYPE>
																													</BITVAL>
																												</VALUE2>
																												<CODE_INFO column_number="37" file="verilog/op_dcd.v" line_number="750"/>
																											</EXPRESSION>
																										</VALUE2>
																										<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="751"/>
																									</EXPRESSION>
																								</VALUE2>
																								<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="751"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="&amp;">
																								<VALUE1>
																									<EXPRESSION operator="==">
																										<VALUE1>
																											<MEMBER>
																												<PREFIX>
																													<IDENTIFIER name="core_sm_state">
																														<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="752"/>
																													</IDENTIFIER>
																												</PREFIX>
																												<INDEX>
																													<INTVAL value="1"/>
																												</INDEX>
																												<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="752"/>
																											</MEMBER>
																										</VALUE1>
																										<VALUE2>
																											<BITVAL value="1">
																												<TYPE>
																													<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																												</TYPE>
																											</BITVAL>
																										</VALUE2>
																										<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="752"/>
																									</EXPRESSION>
																								</VALUE1>
																								<VALUE2>
																									<EXPRESSION operator="==">
																										<VALUE1>
																											<IDENTIFIER name="core_sm_abx_1_addr">
																												<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="751"/>
																											</IDENTIFIER>
																										</VALUE1>
																										<VALUE2>
																											<BITVAL value="1">
																												<TYPE>
																													<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																												</TYPE>
																											</BITVAL>
																										</VALUE2>
																										<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="751"/>
																									</EXPRESSION>
																								</VALUE2>
																								<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="752"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="752"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="&amp;">
																						<VALUE1>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<MEMBER>
																										<PREFIX>
																											<IDENTIFIER name="core_sm_state">
																												<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="753"/>
																											</IDENTIFIER>
																										</PREFIX>
																										<INDEX>
																											<INTVAL value="1"/>
																										</INDEX>
																										<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="753"/>
																									</MEMBER>
																								</VALUE1>
																								<VALUE2>
																									<BITVAL value="1">
																										<TYPE>
																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																										</TYPE>
																									</BITVAL>
																								</VALUE2>
																								<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="753"/>
																							</EXPRESSION>
																						</VALUE1>
																						<VALUE2>
																							<EXPRESSION operator="==">
																								<VALUE1>
																									<IDENTIFIER name="core_sm_abx_3_addr">
																										<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="752"/>
																									</IDENTIFIER>
																								</VALUE1>
																								<VALUE2>
																									<BITVAL value="1">
																										<TYPE>
																											<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																										</TYPE>
																									</BITVAL>
																								</VALUE2>
																								<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="752"/>
																							</EXPRESSION>
																						</VALUE2>
																						<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="753"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="753"/>
																			</EXPRESSION>
																		</VALUE1>
																		<VALUE2>
																			<EXPRESSION operator="&amp;">
																				<VALUE1>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<MEMBER>
																								<PREFIX>
																									<IDENTIFIER name="core_sm_state">
																										<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="754"/>
																									</IDENTIFIER>
																								</PREFIX>
																								<INDEX>
																									<INTVAL value="1"/>
																								</INDEX>
																								<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="754"/>
																							</MEMBER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="754"/>
																					</EXPRESSION>
																				</VALUE1>
																				<VALUE2>
																					<EXPRESSION operator="==">
																						<VALUE1>
																							<IDENTIFIER name="core_sm_aby_1_addr">
																								<CODE_INFO column_number="29" file="verilog/op_dcd.v" line_number="753"/>
																							</IDENTIFIER>
																						</VALUE1>
																						<VALUE2>
																							<BITVAL value="1">
																								<TYPE>
																									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																								</TYPE>
																							</BITVAL>
																						</VALUE2>
																						<CODE_INFO column_number="35" file="verilog/op_dcd.v" line_number="753"/>
																					</EXPRESSION>
																				</VALUE2>
																				<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="754"/>
																			</EXPRESSION>
																		</VALUE2>
																		<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="754"/>
																	</EXPRESSION>
																</VALUE1>
																<VALUE2>
																	<EXPRESSION operator="==">
																		<VALUE1>
																			<IDENTIFIER name="rdy">
																				<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																			</IDENTIFIER>
																		</VALUE1>
																		<VALUE2>
																			<BITVAL value="1">
																				<TYPE>
																					<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																				</TYPE>
																			</BITVAL>
																		</VALUE2>
																		<CODE_INFO column_number="19" file="verilog/op_dcd.v" line_number="748"/>
																	</EXPRESSION>
																</VALUE2>
																<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="754"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<PCALL name="hif_cone_core_alu2op"/>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_addr_carry">
															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="757"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<MEMBER>
															<PREFIX>
																<IDENTIFIER name="core_alu2op">
																	<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="148"/>
																</IDENTIFIER>
															</PREFIX>
															<INDEX>
																<INTVAL value="3"/>
															</INDEX>
															<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="757"/>
														</MEMBER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="23" file="verilog/op_dcd.v" line_number="757"/>
												</ASSIGN>
												<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="748"/>
											</ALT>
											<DEFAULTS>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_addr_carry">
															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="761"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_sm_addr_carry">
															<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="761"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="761"/>
												</ASSIGN>
											</DEFAULTS>
											<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="743"/>
										</IF>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="693"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="693"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="core_sm_pipe" standard="false">
							<SENSITIVITY_POS>
								<IDENTIFIER name="clk"/>
							</SENSITIVITY_POS>
							<STATES>
								<STATE atomic="false" name="pipe" priority="0">
									<ACTIONS>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="rdy">
																		<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="767"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<PCALL name="hif_cone_core_sm_alu_ctl_d"/>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_alu_ctl">
															<CODE_INFO column_number="18" file="verilog/m6502_org.v" line_number="138"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_sm_alu_ctl_d">
															<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="770"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="20" file="verilog/op_dcd.v" line_number="770"/>
												</ASSIGN>
												<PCALL name="hif_cone_core_sm_we_d_n"/>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_wel_n">
															<CODE_INFO column_number="8" file="verilog/op_dcd.v" line_number="772"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_sm_we_d_n">
															<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="772"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="772"/>
												</ASSIGN>
												<PCALL name="hif_cone_core_alu2op"/>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_z_flag_f">
															<CODE_INFO column_number="11" file="verilog/op_dcd.v" line_number="774"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<MEMBER>
															<PREFIX>
																<IDENTIFIER name="core_alu2op">
																	<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="148"/>
																</IDENTIFIER>
															</PREFIX>
															<INDEX>
																<INTVAL value="1"/>
															</INDEX>
															<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="774"/>
														</MEMBER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="21" file="verilog/op_dcd.v" line_number="774"/>
												</ASSIGN>
												<PCALL name="hif_cone_core_alu2op"/>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_branch_carry_f">
															<CODE_INFO column_number="17" file="verilog/op_dcd.v" line_number="776"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<MEMBER>
															<PREFIX>
																<IDENTIFIER name="core_alu2op">
																	<CODE_INFO column_number="16" file="verilog/m6502_org.v" line_number="148"/>
																</IDENTIFIER>
															</PREFIX>
															<INDEX>
																<INTVAL value="2"/>
															</INDEX>
															<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="776"/>
														</MEMBER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="27" file="verilog/op_dcd.v" line_number="776"/>
												</ASSIGN>
												<PCALL name="hif_cone_core_sm_type1_read"/>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_type1_calc">
															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="778"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_sm_type1_read">
															<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="778"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="778"/>
												</ASSIGN>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_type2_done">
															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="780"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_sm_type2_write">
															<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="780"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="780"/>
												</ASSIGN>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_type2_write">
															<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="782"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_sm_type2_calc">
															<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="782"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="25" file="verilog/op_dcd.v" line_number="782"/>
												</ASSIGN>
												<PCALL name="hif_cone_core_sm_type2_read"/>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_type2_calc">
															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="784"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_sm_type2_read">
															<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="784"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="784"/>
												</ASSIGN>
												<PCALL name="hif_cone_core_sm_type3_read"/>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_type3_calc">
															<CODE_INFO column_number="13" file="verilog/op_dcd.v" line_number="786"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_sm_type3_read">
															<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="786"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="786"/>
												</ASSIGN>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_sob_n_f">
															<CODE_INFO column_number="10" file="verilog/op_dcd.v" line_number="788"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="sob_n">
															<CODE_INFO column_number="42" file="verilog/m6502.v" line_number="33"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="16" file="verilog/op_dcd.v" line_number="788"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="767"/>
											</ALT>
											<CODE_INFO column_number="3" file="verilog/op_dcd.v" line_number="767"/>
										</IF>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="765"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/op_dcd.v" line_number="765"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="core_sm_opcd_ff1" standard="false">
							<SENSITIVITY_POS>
								<IDENTIFIER name="clk"/>
							</SENSITIVITY_POS>
							<STATES>
								<STATE atomic="false" name="ff1" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_core_sm_opcode_ld"/>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="core_sm_opcode_ld">
																		<CODE_INFO column_number="15" file="verilog/op_dcd.v" line_number="793"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="45"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<PCALL name="hif_cone_core_sm_opcode_in"/>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_opcd_ido">
															<CODE_INFO column_number="6" file="verilog/rg8l.v" line_number="47"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<IDENTIFIER name="core_sm_opcode_in">
															<CODE_INFO column_number="24" file="verilog/op_dcd.v" line_number="792"/>
														</IDENTIFIER>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="9" file="verilog/rg8l.v" line_number="47"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/rg8l.v" line_number="45"/>
											</ALT>
											<CODE_INFO column_number="3" file="verilog/rg8l.v" line_number="45"/>
										</IF>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/rg8l.v" line_number="43"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/rg8l.v" line_number="43"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="core_sm_st_ff1" standard="false">
							<SENSITIVITY_POS>
								<IDENTIFIER name="clk"/>
							</SENSITIVITY_POS>
							<STATES>
								<STATE atomic="false" name="ff1" priority="0">
									<ACTIONS>
										<IF>
											<ALT>
												<CONDITION>
													<CAST>
														<VALUE>
															<EXPRESSION operator="==">
																<VALUE1>
																	<IDENTIFIER name="rdy">
																		<CODE_INFO column_number="10" file="verilog/m6502.v" line_number="34"/>
																	</IDENTIFIER>
																</VALUE1>
																<VALUE2>
																	<BITVAL value="1">
																		<TYPE>
																			<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																		</TYPE>
																	</BITVAL>
																</VALUE2>
																<CODE_INFO column_number="14" file="verilog/rg8l.v" line_number="45"/>
															</EXPRESSION>
														</VALUE>
														<TYPE>
															<BOOLEAN constexpr="false" typeVariant="NATIVE_TYPE"/>
														</TYPE>
													</CAST>
												</CONDITION>
												<PCALL name="hif_cone_core_sm_state_in"/>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_sm_st_ido">
															<CODE_INFO column_number="6" file="verilog/rg8l.v" line_number="47"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<CAST>
															<VALUE>
																<IDENTIFIER name="core_sm_state_in">
																	<CODE_INFO column_number="14" file="verilog/op_dcd.v" line_number="807"/>
																</IDENTIFIER>
															</VALUE>
															<TYPE>
																<BITVECTOR constexpr="false" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																	<RANGE direction="DOWNTO">
																		<LEFTBOUND>
																			<INTVAL value="7"/>
																		</LEFTBOUND>
																		<RIGHTBOUND>
																			<INTVAL value="0"/>
																		</RIGHTBOUND>
																	</RANGE>
																</BITVECTOR>
															</TYPE>
														</CAST>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="9" file="verilog/rg8l.v" line_number="47"/>
												</ASSIGN>
												<CODE_INFO column_number="3" file="verilog/rg8l.v" line_number="45"/>
											</ALT>
											<CODE_INFO column_number="3" file="verilog/rg8l.v" line_number="45"/>
										</IF>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/rg8l.v" line_number="43"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/rg8l.v" line_number="43"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="core_domx_process" standard="false">
							<SENSITIVITY>
								<IDENTIFIER name="core_xrg_ido"/>
								<IDENTIFIER name="core_yrg_ido"/>
								<IDENTIFIER name="core_srg_dataol"/>
								<IDENTIFIER name="core_arg_ido"/>
								<IDENTIFIER name="core_alu_ctl"/>
								<IDENTIFIER name="core_alu_bcd_addl_cry_partial0_0"/>
								<IDENTIFIER name="core_alu_jrg_ido"/>
								<IDENTIFIER name="core_alu_krg_ido"/>
								<IDENTIFIER name="core_pc_pc"/>
								<IDENTIFIER name="core_sm_psrl"/>
								<IDENTIFIER name="core_sm_st_ido"/>
								<IDENTIFIER name="core_sm_opcd_ido"/>
							</SENSITIVITY>
							<STATES>
								<STATE atomic="false" name="process" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_core_domux_sel"/>
										<SWITCH caseSemantics="CASE_LITERAL">
											<CONDITION>
												<IDENTIFIER name="core_domux_sel">
													<CODE_INFO column_number="14" file="verilog/m6502_org.v" line_number="211"/>
												</IDENTIFIER>
											</CONDITION>
											<ALT>
												<BITVECTORVAL VALUE="000">
													<TYPE>
														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
															<RANGE direction="DOWNTO">
																<LEFTBOUND>
																	<INTVAL value="2"/>
																</LEFTBOUND>
																<RIGHTBOUND>
																	<INTVAL value="0"/>
																</RIGHTBOUND>
															</RANGE>
														</BITVECTOR>
													</TYPE>
												</BITVECTORVAL>
												<ACTIONS>
													<PCALL name="hif_cone_core_alu_outl"/>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="core_dataol">
																<CODE_INFO column_number="11" file="verilog/m6502_org.v" line_number="213"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<IDENTIFIER name="core_alu_outl">
																<CODE_INFO column_number="13" file="verilog/m6502_org.v" line_number="201"/>
															</IDENTIFIER>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="6" file="verilog/mx81_8.v" line_number="47"/>
													</ASSIGN>
												</ACTIONS>
												<CODE_INFO column_number="4" file="verilog/mx81_8.v" line_number="48"/>
											</ALT>
											<ALT>
												<BITVECTORVAL VALUE="001">
													<TYPE>
														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
															<RANGE direction="DOWNTO">
																<LEFTBOUND>
																	<INTVAL value="2"/>
																</LEFTBOUND>
																<RIGHTBOUND>
																	<INTVAL value="0"/>
																</RIGHTBOUND>
															</RANGE>
														</BITVECTOR>
													</TYPE>
												</BITVECTORVAL>
												<ACTIONS>
													<PCALL name="hif_cone_core_aregl"/>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="core_dataol">
																<CODE_INFO column_number="11" file="verilog/m6502_org.v" line_number="213"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<IDENTIFIER name="core_aregl">
																<CODE_INFO column_number="10" file="verilog/m6502_org.v" line_number="203"/>
															</IDENTIFIER>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="6" file="verilog/mx81_8.v" line_number="51"/>
													</ASSIGN>
												</ACTIONS>
												<CODE_INFO column_number="4" file="verilog/mx81_8.v" line_number="52"/>
											</ALT>
											<ALT>
												<BITVECTORVAL VALUE="010">
													<TYPE>
														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
															<RANGE direction="DOWNTO">
																<LEFTBOUND>
																	<INTVAL value="2"/>
																</LEFTBOUND>
																<RIGHTBOUND>
																	<INTVAL value="0"/>
																</RIGHTBOUND>
															</RANGE>
														</BITVECTOR>
													</TYPE>
												</BITVECTORVAL>
												<ACTIONS>
													<PCALL name="hif_cone_core_psrl"/>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="core_dataol">
																<CODE_INFO column_number="11" file="verilog/m6502_org.v" line_number="213"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<IDENTIFIER name="core_psrl">
																<CODE_INFO column_number="9" file="verilog/m6502_org.v" line_number="205"/>
															</IDENTIFIER>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="6" file="verilog/mx81_8.v" line_number="55"/>
													</ASSIGN>
												</ACTIONS>
												<CODE_INFO column_number="4" file="verilog/mx81_8.v" line_number="56"/>
											</ALT>
											<ALT>
												<BITVECTORVAL VALUE="011">
													<TYPE>
														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
															<RANGE direction="DOWNTO">
																<LEFTBOUND>
																	<INTVAL value="2"/>
																</LEFTBOUND>
																<RIGHTBOUND>
																	<INTVAL value="0"/>
																</RIGHTBOUND>
															</RANGE>
														</BITVECTOR>
													</TYPE>
												</BITVECTORVAL>
												<ACTIONS>
													<PCALL name="hif_cone_core_sregl"/>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="core_dataol">
																<CODE_INFO column_number="11" file="verilog/m6502_org.v" line_number="213"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<IDENTIFIER name="core_sregl">
																<CODE_INFO column_number="10" file="verilog/m6502_org.v" line_number="206"/>
															</IDENTIFIER>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="6" file="verilog/mx81_8.v" line_number="59"/>
													</ASSIGN>
												</ACTIONS>
												<CODE_INFO column_number="4" file="verilog/mx81_8.v" line_number="60"/>
											</ALT>
											<ALT>
												<BITVECTORVAL VALUE="100">
													<TYPE>
														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
															<RANGE direction="DOWNTO">
																<LEFTBOUND>
																	<INTVAL value="2"/>
																</LEFTBOUND>
																<RIGHTBOUND>
																	<INTVAL value="0"/>
																</RIGHTBOUND>
															</RANGE>
														</BITVECTOR>
													</TYPE>
												</BITVECTORVAL>
												<ACTIONS>
													<PCALL name="hif_cone_core_xregl"/>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="core_dataol">
																<CODE_INFO column_number="11" file="verilog/m6502_org.v" line_number="213"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<IDENTIFIER name="core_xregl">
																<CODE_INFO column_number="10" file="verilog/m6502_org.v" line_number="207"/>
															</IDENTIFIER>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="6" file="verilog/mx81_8.v" line_number="63"/>
													</ASSIGN>
												</ACTIONS>
												<CODE_INFO column_number="4" file="verilog/mx81_8.v" line_number="64"/>
											</ALT>
											<ALT>
												<BITVECTORVAL VALUE="101">
													<TYPE>
														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
															<RANGE direction="DOWNTO">
																<LEFTBOUND>
																	<INTVAL value="2"/>
																</LEFTBOUND>
																<RIGHTBOUND>
																	<INTVAL value="0"/>
																</RIGHTBOUND>
															</RANGE>
														</BITVECTOR>
													</TYPE>
												</BITVECTORVAL>
												<ACTIONS>
													<PCALL name="hif_cone_core_yregl"/>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="core_dataol">
																<CODE_INFO column_number="11" file="verilog/m6502_org.v" line_number="213"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<IDENTIFIER name="core_yregl">
																<CODE_INFO column_number="10" file="verilog/m6502_org.v" line_number="208"/>
															</IDENTIFIER>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="6" file="verilog/mx81_8.v" line_number="67"/>
													</ASSIGN>
												</ACTIONS>
												<CODE_INFO column_number="4" file="verilog/mx81_8.v" line_number="68"/>
											</ALT>
											<ALT>
												<BITVECTORVAL VALUE="110">
													<TYPE>
														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
															<RANGE direction="DOWNTO">
																<LEFTBOUND>
																	<INTVAL value="2"/>
																</LEFTBOUND>
																<RIGHTBOUND>
																	<INTVAL value="0"/>
																</RIGHTBOUND>
															</RANGE>
														</BITVECTOR>
													</TYPE>
												</BITVECTORVAL>
												<ACTIONS>
													<PCALL name="hif_cone_core_pchl"/>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="core_dataol">
																<CODE_INFO column_number="11" file="verilog/m6502_org.v" line_number="213"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<IDENTIFIER name="core_pchl">
																<CODE_INFO column_number="9" file="verilog/m6502_org.v" line_number="209"/>
															</IDENTIFIER>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="6" file="verilog/mx81_8.v" line_number="71"/>
													</ASSIGN>
												</ACTIONS>
												<CODE_INFO column_number="4" file="verilog/mx81_8.v" line_number="72"/>
											</ALT>
											<ALT>
												<BITVECTORVAL VALUE="111">
													<TYPE>
														<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
															<RANGE direction="DOWNTO">
																<LEFTBOUND>
																	<INTVAL value="2"/>
																</LEFTBOUND>
																<RIGHTBOUND>
																	<INTVAL value="0"/>
																</RIGHTBOUND>
															</RANGE>
														</BITVECTOR>
													</TYPE>
												</BITVECTORVAL>
												<ACTIONS>
													<PCALL name="hif_cone_core_pcll"/>
													<ASSIGN>
														<LEFTHANDSIDE>
															<IDENTIFIER name="core_dataol">
																<CODE_INFO column_number="11" file="verilog/m6502_org.v" line_number="213"/>
															</IDENTIFIER>
														</LEFTHANDSIDE>
														<RIGHTHANDSIDE>
															<IDENTIFIER name="core_pcll">
																<CODE_INFO column_number="9" file="verilog/m6502_org.v" line_number="210"/>
															</IDENTIFIER>
														</RIGHTHANDSIDE>
														<CODE_INFO column_number="6" file="verilog/mx81_8.v" line_number="75"/>
													</ASSIGN>
												</ACTIONS>
												<CODE_INFO column_number="4" file="verilog/mx81_8.v" line_number="76"/>
											</ALT>
											<DEFAULTS>
												<ASSIGN>
													<LEFTHANDSIDE>
														<IDENTIFIER name="core_dataol">
															<CODE_INFO column_number="11" file="verilog/m6502_org.v" line_number="213"/>
														</IDENTIFIER>
													</LEFTHANDSIDE>
													<RIGHTHANDSIDE>
														<EXPRESSION operator="CONCAT">
															<VALUE1>
																<EXPRESSION operator="CONCAT">
																	<VALUE1>
																		<EXPRESSION operator="CONCAT">
																			<VALUE1>
																				<EXPRESSION operator="CONCAT">
																					<VALUE1>
																						<EXPRESSION operator="CONCAT">
																							<VALUE1>
																								<EXPRESSION operator="CONCAT">
																									<VALUE1>
																										<EXPRESSION operator="CONCAT">
																											<VALUE1>
																												<BITVAL value="X">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE1>
																											<VALUE2>
																												<BITVAL value="X">
																													<TYPE>
																														<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
																													</TYPE>
																												</BITVAL>
																											</VALUE2>
																											<CODE_INFO column_number="23" file="verilog/mx81_8.v" line_number="79"/>
																										</EXPRESSION>
																									</VALUE1>
																									<VALUE2>
																										<BITVECTORVAL VALUE="X">
																											<TYPE>
																												<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																													<RANGE direction="DOWNTO">
																														<LEFTBOUND>
																															<INTVAL value="0"/>
																														</LEFTBOUND>
																														<RIGHTBOUND>
																															<INTVAL value="0"/>
																														</RIGHTBOUND>
																													</RANGE>
																												</BITVECTOR>
																											</TYPE>
																										</BITVECTORVAL>
																									</VALUE2>
																									<CODE_INFO column_number="30" file="verilog/mx81_8.v" line_number="79"/>
																								</EXPRESSION>
																							</VALUE1>
																							<VALUE2>
																								<BITVECTORVAL VALUE="X">
																									<TYPE>
																										<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																											<RANGE direction="DOWNTO">
																												<LEFTBOUND>
																													<INTVAL value="0"/>
																												</LEFTBOUND>
																												<RIGHTBOUND>
																													<INTVAL value="0"/>
																												</RIGHTBOUND>
																											</RANGE>
																										</BITVECTOR>
																									</TYPE>
																								</BITVECTORVAL>
																							</VALUE2>
																							<CODE_INFO column_number="37" file="verilog/mx81_8.v" line_number="79"/>
																						</EXPRESSION>
																					</VALUE1>
																					<VALUE2>
																						<BITVECTORVAL VALUE="X">
																							<TYPE>
																								<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																									<RANGE direction="DOWNTO">
																										<LEFTBOUND>
																											<INTVAL value="0"/>
																										</LEFTBOUND>
																										<RIGHTBOUND>
																											<INTVAL value="0"/>
																										</RIGHTBOUND>
																									</RANGE>
																								</BITVECTOR>
																							</TYPE>
																						</BITVECTORVAL>
																					</VALUE2>
																					<CODE_INFO column_number="44" file="verilog/mx81_8.v" line_number="79"/>
																				</EXPRESSION>
																			</VALUE1>
																			<VALUE2>
																				<BITVECTORVAL VALUE="X">
																					<TYPE>
																						<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																							<RANGE direction="DOWNTO">
																								<LEFTBOUND>
																									<INTVAL value="0"/>
																								</LEFTBOUND>
																								<RIGHTBOUND>
																									<INTVAL value="0"/>
																								</RIGHTBOUND>
																							</RANGE>
																						</BITVECTOR>
																					</TYPE>
																				</BITVECTORVAL>
																			</VALUE2>
																			<CODE_INFO column_number="51" file="verilog/mx81_8.v" line_number="79"/>
																		</EXPRESSION>
																	</VALUE1>
																	<VALUE2>
																		<BITVECTORVAL VALUE="X">
																			<TYPE>
																				<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																					<RANGE direction="DOWNTO">
																						<LEFTBOUND>
																							<INTVAL value="0"/>
																						</LEFTBOUND>
																						<RIGHTBOUND>
																							<INTVAL value="0"/>
																						</RIGHTBOUND>
																					</RANGE>
																				</BITVECTOR>
																			</TYPE>
																		</BITVECTORVAL>
																	</VALUE2>
																	<CODE_INFO column_number="58" file="verilog/mx81_8.v" line_number="79"/>
																</EXPRESSION>
															</VALUE1>
															<VALUE2>
																<BITVECTORVAL VALUE="X">
																	<TYPE>
																		<BITVECTOR constexpr="true" logic="true" resolved="true" signed="false" typeVariant="NATIVE_TYPE">
																			<RANGE direction="DOWNTO">
																				<LEFTBOUND>
																					<INTVAL value="0"/>
																				</LEFTBOUND>
																				<RIGHTBOUND>
																					<INTVAL value="0"/>
																				</RIGHTBOUND>
																			</RANGE>
																		</BITVECTOR>
																	</TYPE>
																</BITVECTORVAL>
															</VALUE2>
															<CODE_INFO column_number="65" file="verilog/mx81_8.v" line_number="79"/>
														</EXPRESSION>
													</RIGHTHANDSIDE>
													<CODE_INFO column_number="66" file="verilog/mx81_8.v" line_number="79"/>
												</ASSIGN>
											</DEFAULTS>
											<CODE_INFO column_number="5" file="verilog/mx81_8.v" line_number="44"/>
										</SWITCH>
									</ACTIONS>
									<CODE_INFO column_number="7" file="verilog/mx81_8.v" line_number="41"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="verilog/mx81_8.v" line_number="41"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="globact_process" standard="false">
							<SENSITIVITY>
								<IDENTIFIER name="core_alu_ctl"/>
								<IDENTIFIER name="core_drg_ido"/>
								<IDENTIFIER name="core_sm_st_ido"/>
								<IDENTIFIER name="core_alu_bcd_addl_cry_partial0_0"/>
								<IDENTIFIER name="core_alu_jrg_ido"/>
								<IDENTIFIER name="core_pc_pc"/>
								<IDENTIFIER name="core_sm_opcd_ido"/>
								<IDENTIFIER name="core_alu_krg_ido"/>
								<IDENTIFIER name="core_sm_type2_calc"/>
								<IDENTIFIER name="core_sm_type2_write"/>
								<IDENTIFIER name="core_adlmx_lrg_ido"/>
								<IDENTIFIER name="core_srg_dataol"/>
							</SENSITIVITY>
							<STATES>
								<STATE atomic="false" name="state_0" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_core_addrh"/>
										<PCALL name="hif_cone_core_addrl"/>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="addr">
													<CODE_INFO column_number="38" file="verilog/m6502.v" line_number="32"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<EXPRESSION operator="CONCAT">
													<VALUE1>
														<IDENTIFIER name="core_addrh">
															<CODE_INFO column_number="19" file="verilog/m6502_org.v" line_number="124"/>
														</IDENTIFIER>
													</VALUE1>
													<VALUE2>
														<IDENTIFIER name="core_addrl">
															<CODE_INFO column_number="25" file="verilog/m6502_org.v" line_number="124"/>
														</IDENTIFIER>
													</VALUE2>
													<CODE_INFO column_number="25" file="verilog/m6502_org.v" line_number="124"/>
												</EXPRESSION>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="26" file="verilog/m6502_org.v" line_number="124"/>
										</ASSIGN>
									</ACTIONS>
								</STATE>
							</STATES>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="globact_process_0" standard="false">
							<SENSITIVITY>
								<IDENTIFIER name="core_dataol">
									<CODE_INFO column_number="20" file="verilog/m6502_org.v" line_number="121"/>
								</IDENTIFIER>
							</SENSITIVITY>
							<STATES>
								<STATE atomic="false" name="state_1" priority="0">
									<ACTIONS>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="datao">
													<CODE_INFO column_number="66" file="verilog/m6502.v" line_number="32"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<IDENTIFIER name="core_dataol">
													<CODE_INFO column_number="20" file="verilog/m6502_org.v" line_number="121"/>
												</IDENTIFIER>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="20" file="verilog/m6502_org.v" line_number="121"/>
										</ASSIGN>
									</ACTIONS>
								</STATE>
							</STATES>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="globact_process_1" standard="false">
							<SENSITIVITY>
								<IDENTIFIER name="clk"/>
								<IDENTIFIER name="core_sm_wel_n"/>
							</SENSITIVITY>
							<STATES>
								<STATE atomic="false" name="state_2" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_oen"/>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="oeb">
													<CODE_INFO column_number="11" file="verilog/m6502.v" line_number="28"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<EXPRESSION operator="~">
													<VALUE1>
														<IDENTIFIER name="oen">
															<CODE_INFO column_number="16" file="verilog/m6502.v" line_number="28"/>
														</IDENTIFIER>
													</VALUE1>
													<CODE_INFO column_number="16" file="verilog/m6502.v" line_number="28"/>
												</EXPRESSION>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="16" file="verilog/m6502.v" line_number="28"/>
										</ASSIGN>
									</ACTIONS>
								</STATE>
							</STATES>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="globact_process_2" standard="false">
							<SENSITIVITY>
								<IDENTIFIER name="core_sm_type1_calc"/>
								<IDENTIFIER name="core_sm_type2_done"/>
								<IDENTIFIER name="core_sm_psrl"/>
								<IDENTIFIER name="core_sm_type3_calc"/>
								<IDENTIFIER name="core_sm_z_flag_f"/>
								<IDENTIFIER name="core_sm_branch_carry_f"/>
								<IDENTIFIER name="core_sm_st_ido"/>
								<IDENTIFIER name="core_sm_opcd_ido"/>
							</SENSITIVITY>
							<STATES>
								<STATE atomic="false" name="state_3" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_core_sm_syncl"/>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="sync">
													<CODE_INFO column_number="32" file="verilog/m6502.v" line_number="34"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<IDENTIFIER name="core_sm_syncl">
													<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="375"/>
												</IDENTIFIER>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="18" file="verilog/op_dcd.v" line_number="375"/>
										</ASSIGN>
									</ACTIONS>
								</STATE>
							</STATES>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="globact_process_3" standard="false">
							<SENSITIVITY>
								<IDENTIFIER name="core_sm_st_ido"/>
								<IDENTIFIER name="core_sm_opcd_ido"/>
							</SENSITIVITY>
							<STATES>
								<STATE atomic="false" name="state_4" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_vpa"/>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="vpab">
													<CODE_INFO column_number="12" file="verilog/m6502.v" line_number="24"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<EXPRESSION operator="~">
													<VALUE1>
														<IDENTIFIER name="vpa">
															<CODE_INFO column_number="17" file="verilog/m6502.v" line_number="24"/>
														</IDENTIFIER>
													</VALUE1>
													<CODE_INFO column_number="17" file="verilog/m6502.v" line_number="24"/>
												</EXPRESSION>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="17" file="verilog/m6502.v" line_number="24"/>
										</ASSIGN>
									</ACTIONS>
								</STATE>
							</STATES>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="we_n_update_process" standard="false">
							<SENSITIVITY>
								<IDENTIFIER name="core_sm_wel_n"/>
							</SENSITIVITY>
							<STATES>
								<STATE atomic="false" name="we_n_update_process" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_we_n_out_sig"/>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="we_n"/>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<IDENTIFIER name="we_n_out_sig"/>
											</RIGHTHANDSIDE>
										</ASSIGN>
									</ACTIONS>
								</STATE>
							</STATES>
						</STATETABLE>
					</STATETABLES>
					<GLOBALACTION>
						<ASSIGN>
							<LEFTHANDSIDE>
								<IDENTIFIER name="core_alu_bcd_addl_cry_partial0_0"/>
							</LEFTHANDSIDE>
							<RIGHTHANDSIDE>
								<IDENTIFIER name="core_alu_bcd_gnd">
									<CODE_INFO column_number="10" file="verilog/bcd_adj.v" line_number="80"/>
								</IDENTIFIER>
							</RIGHTHANDSIDE>
							<CODE_INFO column_number="18" file="verilog/add4rpl.v" line_number="27"/>
						</ASSIGN>
					</GLOBALACTION>
					<CODE_INFO column_number="7" file="verilog/m6502.v" line_number="3"/>
				</CONTENTS>
				<CODE_INFO column_number="7" file="verilog/m6502.v" line_number="3"/>
			</VIEW>
			<CODE_INFO column_number="7" file="verilog/m6502.v" line_number="3"/>
		</DESIGNUNIT>
	</DESIGNUNITS>
</SYSTEM>
