<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/unnamed_altclkctrl_0.v"
   type="VERILOG"
   library="altclkctrl_0" />
 <file path="simulation/unnamed.vhd" type="VHDL" />
 <topLevel name="unnamed" />
 <deviceFamily name="cycloneive" />
</simPackage>
