
Systeme_a_microcontroleur.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004364  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  080044ec  080044ec  000054ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004550  08004550  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  08004550  08004550  00005550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004558  08004558  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004558  08004558  00005558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800455c  0800455c  0000555c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004560  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  20000068  080045c8  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  080045c8  000062c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c5b2  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c99  00000000  00000000  0001264a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b70  00000000  00000000  000142e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008c5  00000000  00000000  00014e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026aef  00000000  00000000  0001571d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d81d  00000000  00000000  0003c20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eb810  00000000  00000000  00049a29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00135239  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034d0  00000000  00000000  0013527c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000ab  00000000  00000000  0013874c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080044d4 	.word	0x080044d4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	080044d4 	.word	0x080044d4

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int chr)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 80004c0:	1d39      	adds	r1, r7, #4
 80004c2:	f04f 33ff 	mov.w	r3, #4294967295
 80004c6:	2201      	movs	r2, #1
 80004c8:	4803      	ldr	r0, [pc, #12]	@ (80004d8 <__io_putchar+0x20>)
 80004ca:	f002 fdf9 	bl	80030c0 <HAL_UART_Transmit>
	return chr;
 80004ce:	687b      	ldr	r3, [r7, #4]
}
 80004d0:	4618      	mov	r0, r3
 80004d2:	3708      	adds	r7, #8
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	200000e8 	.word	0x200000e8

080004dc <MCP23S17_WriteRegister>:

// Fonction d'envoi SPI au MCP23S17
void MCP23S17_WriteRegister(uint8_t reg, uint8_t value) {
 80004dc:	b580      	push	{r7, lr}
 80004de:	b084      	sub	sp, #16
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	4603      	mov	r3, r0
 80004e4:	460a      	mov	r2, r1
 80004e6:	71fb      	strb	r3, [r7, #7]
 80004e8:	4613      	mov	r3, r2
 80004ea:	71bb      	strb	r3, [r7, #6]
    uint8_t data[3] = { MCP23S17_ADDRESS, reg, value };
 80004ec:	2340      	movs	r3, #64	@ 0x40
 80004ee:	733b      	strb	r3, [r7, #12]
 80004f0:	79fb      	ldrb	r3, [r7, #7]
 80004f2:	737b      	strb	r3, [r7, #13]
 80004f4:	79bb      	ldrb	r3, [r7, #6]
 80004f6:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET); // CS LOW
 80004f8:	2200      	movs	r2, #0
 80004fa:	2180      	movs	r1, #128	@ 0x80
 80004fc:	4809      	ldr	r0, [pc, #36]	@ (8000524 <MCP23S17_WriteRegister+0x48>)
 80004fe:	f000 fedb 	bl	80012b8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, data, 3, HAL_MAX_DELAY);
 8000502:	f107 010c 	add.w	r1, r7, #12
 8000506:	f04f 33ff 	mov.w	r3, #4294967295
 800050a:	2203      	movs	r2, #3
 800050c:	4806      	ldr	r0, [pc, #24]	@ (8000528 <MCP23S17_WriteRegister+0x4c>)
 800050e:	f002 faae 	bl	8002a6e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);   // CS HIGH
 8000512:	2201      	movs	r2, #1
 8000514:	2180      	movs	r1, #128	@ 0x80
 8000516:	4803      	ldr	r0, [pc, #12]	@ (8000524 <MCP23S17_WriteRegister+0x48>)
 8000518:	f000 fece 	bl	80012b8 <HAL_GPIO_WritePin>
}
 800051c:	bf00      	nop
 800051e:	3710      	adds	r7, #16
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}
 8000524:	48000400 	.word	0x48000400
 8000528:	20000084 	.word	0x20000084

0800052c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000532:	f000 fb91 	bl	8000c58 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000536:	f000 f85d 	bl	80005f4 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800053a:	f000 f91b 	bl	8000774 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800053e:	f000 f8e9 	bl	8000714 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8000542:	f000 f8a9 	bl	8000698 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  printf("\r\n==== Systeme micro ====\r\n");
 8000546:	482a      	ldr	r0, [pc, #168]	@ (80005f0 <main+0xc4>)
 8000548:	f003 fc30 	bl	8003dac <puts>

  // RESET du MCP23S17 via PA0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 800054c:	2200      	movs	r2, #0
 800054e:	2101      	movs	r1, #1
 8000550:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000554:	f000 feb0 	bl	80012b8 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000558:	200a      	movs	r0, #10
 800055a:	f000 fbf9 	bl	8000d50 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 800055e:	2201      	movs	r2, #1
 8000560:	2101      	movs	r1, #1
 8000562:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000566:	f000 fea7 	bl	80012b8 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800056a:	200a      	movs	r0, #10
 800056c:	f000 fbf0 	bl	8000d50 <HAL_Delay>

    // Initialisation du MCP23S17
   MCP23S17_WriteRegister(MCP23S17_IOCON, 0x08);  // Mode SPI hardware
 8000570:	2108      	movs	r1, #8
 8000572:	200a      	movs	r0, #10
 8000574:	f7ff ffb2 	bl	80004dc <MCP23S17_WriteRegister>
   MCP23S17_WriteRegister(MCP23S17_IODIRA, 0x00); // PORTA en sortie
 8000578:	2100      	movs	r1, #0
 800057a:	2000      	movs	r0, #0
 800057c:	f7ff ffae 	bl	80004dc <MCP23S17_WriteRegister>
   MCP23S17_WriteRegister(MCP23S17_IODIRB, 0x00); // PORTB en sortie
 8000580:	2100      	movs	r1, #0
 8000582:	2001      	movs	r0, #1
 8000584:	f7ff ffaa 	bl	80004dc <MCP23S17_WriteRegister>
   MCP23S17_WriteRegister(MCP23S17_GPIOA, 0x00);  // LEDs éteintes
 8000588:	2100      	movs	r1, #0
 800058a:	2012      	movs	r0, #18
 800058c:	f7ff ffa6 	bl	80004dc <MCP23S17_WriteRegister>
   MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);  // LEDs éteintes
 8000590:	2100      	movs	r1, #0
 8000592:	2013      	movs	r0, #19
 8000594:	f7ff ffa2 	bl	80004dc <MCP23S17_WriteRegister>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

   while (1) {
           for (uint8_t i = 0; i < 16; i++) {
 8000598:	2300      	movs	r3, #0
 800059a:	71fb      	strb	r3, [r7, #7]
 800059c:	e024      	b.n	80005e8 <main+0xbc>
               if (i < 8) {
 800059e:	79fb      	ldrb	r3, [r7, #7]
 80005a0:	2b07      	cmp	r3, #7
 80005a2:	d80d      	bhi.n	80005c0 <main+0x94>
                   MCP23S17_WriteRegister(MCP23S17_GPIOA, (1 << i)); // LED sur PORTA
 80005a4:	79fb      	ldrb	r3, [r7, #7]
 80005a6:	2201      	movs	r2, #1
 80005a8:	fa02 f303 	lsl.w	r3, r2, r3
 80005ac:	b2db      	uxtb	r3, r3
 80005ae:	4619      	mov	r1, r3
 80005b0:	2012      	movs	r0, #18
 80005b2:	f7ff ff93 	bl	80004dc <MCP23S17_WriteRegister>
                   MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);      // PORTB éteint
 80005b6:	2100      	movs	r1, #0
 80005b8:	2013      	movs	r0, #19
 80005ba:	f7ff ff8f 	bl	80004dc <MCP23S17_WriteRegister>
 80005be:	e00d      	b.n	80005dc <main+0xb0>
               } else {
                   MCP23S17_WriteRegister(MCP23S17_GPIOA, 0x00);      // PORTA éteint
 80005c0:	2100      	movs	r1, #0
 80005c2:	2012      	movs	r0, #18
 80005c4:	f7ff ff8a 	bl	80004dc <MCP23S17_WriteRegister>
                   MCP23S17_WriteRegister(MCP23S17_GPIOB, (1 << (i - 8))); // LED sur PORTB
 80005c8:	79fb      	ldrb	r3, [r7, #7]
 80005ca:	3b08      	subs	r3, #8
 80005cc:	2201      	movs	r2, #1
 80005ce:	fa02 f303 	lsl.w	r3, r2, r3
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	4619      	mov	r1, r3
 80005d6:	2013      	movs	r0, #19
 80005d8:	f7ff ff80 	bl	80004dc <MCP23S17_WriteRegister>
               }
               HAL_Delay(200); // Pause pour l'effet chenillard
 80005dc:	20c8      	movs	r0, #200	@ 0xc8
 80005de:	f000 fbb7 	bl	8000d50 <HAL_Delay>
           for (uint8_t i = 0; i < 16; i++) {
 80005e2:	79fb      	ldrb	r3, [r7, #7]
 80005e4:	3301      	adds	r3, #1
 80005e6:	71fb      	strb	r3, [r7, #7]
 80005e8:	79fb      	ldrb	r3, [r7, #7]
 80005ea:	2b0f      	cmp	r3, #15
 80005ec:	d9d7      	bls.n	800059e <main+0x72>
 80005ee:	e7d3      	b.n	8000598 <main+0x6c>
 80005f0:	080044ec 	.word	0x080044ec

080005f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b096      	sub	sp, #88	@ 0x58
 80005f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fa:	f107 0314 	add.w	r3, r7, #20
 80005fe:	2244      	movs	r2, #68	@ 0x44
 8000600:	2100      	movs	r1, #0
 8000602:	4618      	mov	r0, r3
 8000604:	f003 fcb2 	bl	8003f6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000608:	463b      	mov	r3, r7
 800060a:	2200      	movs	r2, #0
 800060c:	601a      	str	r2, [r3, #0]
 800060e:	605a      	str	r2, [r3, #4]
 8000610:	609a      	str	r2, [r3, #8]
 8000612:	60da      	str	r2, [r3, #12]
 8000614:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000616:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800061a:	f000 fe73 	bl	8001304 <HAL_PWREx_ControlVoltageScaling>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000624:	f000 f922 	bl	800086c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000628:	2302      	movs	r3, #2
 800062a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800062c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000630:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000632:	2310      	movs	r3, #16
 8000634:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000636:	2302      	movs	r3, #2
 8000638:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800063a:	2302      	movs	r3, #2
 800063c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800063e:	2301      	movs	r3, #1
 8000640:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000642:	230a      	movs	r3, #10
 8000644:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000646:	2307      	movs	r3, #7
 8000648:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800064a:	2302      	movs	r3, #2
 800064c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800064e:	2302      	movs	r3, #2
 8000650:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000652:	f107 0314 	add.w	r3, r7, #20
 8000656:	4618      	mov	r0, r3
 8000658:	f000 feaa 	bl	80013b0 <HAL_RCC_OscConfig>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000662:	f000 f903 	bl	800086c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000666:	230f      	movs	r3, #15
 8000668:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800066a:	2303      	movs	r3, #3
 800066c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066e:	2300      	movs	r3, #0
 8000670:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000672:	2300      	movs	r3, #0
 8000674:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000676:	2300      	movs	r3, #0
 8000678:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800067a:	463b      	mov	r3, r7
 800067c:	2104      	movs	r1, #4
 800067e:	4618      	mov	r0, r3
 8000680:	f001 fa72 	bl	8001b68 <HAL_RCC_ClockConfig>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800068a:	f000 f8ef 	bl	800086c <Error_Handler>
  }
}
 800068e:	bf00      	nop
 8000690:	3758      	adds	r7, #88	@ 0x58
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
	...

08000698 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800069c:	4b1b      	ldr	r3, [pc, #108]	@ (800070c <MX_SPI3_Init+0x74>)
 800069e:	4a1c      	ldr	r2, [pc, #112]	@ (8000710 <MX_SPI3_Init+0x78>)
 80006a0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80006a2:	4b1a      	ldr	r3, [pc, #104]	@ (800070c <MX_SPI3_Init+0x74>)
 80006a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80006a8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80006aa:	4b18      	ldr	r3, [pc, #96]	@ (800070c <MX_SPI3_Init+0x74>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80006b0:	4b16      	ldr	r3, [pc, #88]	@ (800070c <MX_SPI3_Init+0x74>)
 80006b2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80006b6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006b8:	4b14      	ldr	r3, [pc, #80]	@ (800070c <MX_SPI3_Init+0x74>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006be:	4b13      	ldr	r3, [pc, #76]	@ (800070c <MX_SPI3_Init+0x74>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80006c4:	4b11      	ldr	r3, [pc, #68]	@ (800070c <MX_SPI3_Init+0x74>)
 80006c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006ca:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80006cc:	4b0f      	ldr	r3, [pc, #60]	@ (800070c <MX_SPI3_Init+0x74>)
 80006ce:	2228      	movs	r2, #40	@ 0x28
 80006d0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006d2:	4b0e      	ldr	r3, [pc, #56]	@ (800070c <MX_SPI3_Init+0x74>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80006d8:	4b0c      	ldr	r3, [pc, #48]	@ (800070c <MX_SPI3_Init+0x74>)
 80006da:	2200      	movs	r2, #0
 80006dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006de:	4b0b      	ldr	r3, [pc, #44]	@ (800070c <MX_SPI3_Init+0x74>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80006e4:	4b09      	ldr	r3, [pc, #36]	@ (800070c <MX_SPI3_Init+0x74>)
 80006e6:	2207      	movs	r2, #7
 80006e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80006ea:	4b08      	ldr	r3, [pc, #32]	@ (800070c <MX_SPI3_Init+0x74>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80006f0:	4b06      	ldr	r3, [pc, #24]	@ (800070c <MX_SPI3_Init+0x74>)
 80006f2:	2208      	movs	r2, #8
 80006f4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80006f6:	4805      	ldr	r0, [pc, #20]	@ (800070c <MX_SPI3_Init+0x74>)
 80006f8:	f002 f916 	bl	8002928 <HAL_SPI_Init>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000702:	f000 f8b3 	bl	800086c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000706:	bf00      	nop
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	20000084 	.word	0x20000084
 8000710:	40003c00 	.word	0x40003c00

08000714 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_Init 1 */



  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000718:	4b14      	ldr	r3, [pc, #80]	@ (800076c <MX_USART2_UART_Init+0x58>)
 800071a:	4a15      	ldr	r2, [pc, #84]	@ (8000770 <MX_USART2_UART_Init+0x5c>)
 800071c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800071e:	4b13      	ldr	r3, [pc, #76]	@ (800076c <MX_USART2_UART_Init+0x58>)
 8000720:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000724:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000726:	4b11      	ldr	r3, [pc, #68]	@ (800076c <MX_USART2_UART_Init+0x58>)
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800072c:	4b0f      	ldr	r3, [pc, #60]	@ (800076c <MX_USART2_UART_Init+0x58>)
 800072e:	2200      	movs	r2, #0
 8000730:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000732:	4b0e      	ldr	r3, [pc, #56]	@ (800076c <MX_USART2_UART_Init+0x58>)
 8000734:	2200      	movs	r2, #0
 8000736:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000738:	4b0c      	ldr	r3, [pc, #48]	@ (800076c <MX_USART2_UART_Init+0x58>)
 800073a:	220c      	movs	r2, #12
 800073c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800073e:	4b0b      	ldr	r3, [pc, #44]	@ (800076c <MX_USART2_UART_Init+0x58>)
 8000740:	2200      	movs	r2, #0
 8000742:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000744:	4b09      	ldr	r3, [pc, #36]	@ (800076c <MX_USART2_UART_Init+0x58>)
 8000746:	2200      	movs	r2, #0
 8000748:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800074a:	4b08      	ldr	r3, [pc, #32]	@ (800076c <MX_USART2_UART_Init+0x58>)
 800074c:	2200      	movs	r2, #0
 800074e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000750:	4b06      	ldr	r3, [pc, #24]	@ (800076c <MX_USART2_UART_Init+0x58>)
 8000752:	2200      	movs	r2, #0
 8000754:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000756:	4805      	ldr	r0, [pc, #20]	@ (800076c <MX_USART2_UART_Init+0x58>)
 8000758:	f002 fc64 	bl	8003024 <HAL_UART_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000762:	f000 f883 	bl	800086c <Error_Handler>



  /* USER CODE END USART2_Init 2 */

}
 8000766:	bf00      	nop
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	200000e8 	.word	0x200000e8
 8000770:	40004400 	.word	0x40004400

08000774 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b08a      	sub	sp, #40	@ 0x28
 8000778:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800077a:	f107 0314 	add.w	r3, r7, #20
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	609a      	str	r2, [r3, #8]
 8000786:	60da      	str	r2, [r3, #12]
 8000788:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */

/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800078a:	4b35      	ldr	r3, [pc, #212]	@ (8000860 <MX_GPIO_Init+0xec>)
 800078c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800078e:	4a34      	ldr	r2, [pc, #208]	@ (8000860 <MX_GPIO_Init+0xec>)
 8000790:	f043 0304 	orr.w	r3, r3, #4
 8000794:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000796:	4b32      	ldr	r3, [pc, #200]	@ (8000860 <MX_GPIO_Init+0xec>)
 8000798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800079a:	f003 0304 	and.w	r3, r3, #4
 800079e:	613b      	str	r3, [r7, #16]
 80007a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007a2:	4b2f      	ldr	r3, [pc, #188]	@ (8000860 <MX_GPIO_Init+0xec>)
 80007a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007a6:	4a2e      	ldr	r2, [pc, #184]	@ (8000860 <MX_GPIO_Init+0xec>)
 80007a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007ae:	4b2c      	ldr	r3, [pc, #176]	@ (8000860 <MX_GPIO_Init+0xec>)
 80007b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007b6:	60fb      	str	r3, [r7, #12]
 80007b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ba:	4b29      	ldr	r3, [pc, #164]	@ (8000860 <MX_GPIO_Init+0xec>)
 80007bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007be:	4a28      	ldr	r2, [pc, #160]	@ (8000860 <MX_GPIO_Init+0xec>)
 80007c0:	f043 0301 	orr.w	r3, r3, #1
 80007c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007c6:	4b26      	ldr	r3, [pc, #152]	@ (8000860 <MX_GPIO_Init+0xec>)
 80007c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ca:	f003 0301 	and.w	r3, r3, #1
 80007ce:	60bb      	str	r3, [r7, #8]
 80007d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d2:	4b23      	ldr	r3, [pc, #140]	@ (8000860 <MX_GPIO_Init+0xec>)
 80007d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007d6:	4a22      	ldr	r2, [pc, #136]	@ (8000860 <MX_GPIO_Init+0xec>)
 80007d8:	f043 0302 	orr.w	r3, r3, #2
 80007dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007de:	4b20      	ldr	r3, [pc, #128]	@ (8000860 <MX_GPIO_Init+0xec>)
 80007e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007e2:	f003 0302 	and.w	r3, r3, #2
 80007e6:	607b      	str	r3, [r7, #4]
 80007e8:	687b      	ldr	r3, [r7, #4]


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VU_nRESET_Pin|LD2_Pin, GPIO_PIN_RESET);
 80007ea:	2200      	movs	r2, #0
 80007ec:	2121      	movs	r1, #33	@ 0x21
 80007ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007f2:	f000 fd61 	bl	80012b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 80007f6:	2200      	movs	r2, #0
 80007f8:	2180      	movs	r1, #128	@ 0x80
 80007fa:	481a      	ldr	r0, [pc, #104]	@ (8000864 <MX_GPIO_Init+0xf0>)
 80007fc:	f000 fd5c 	bl	80012b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000800:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000804:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000806:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800080a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080c:	2300      	movs	r3, #0
 800080e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000810:	f107 0314 	add.w	r3, r7, #20
 8000814:	4619      	mov	r1, r3
 8000816:	4814      	ldr	r0, [pc, #80]	@ (8000868 <MX_GPIO_Init+0xf4>)
 8000818:	f000 fba4 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : VU_nRESET_Pin LD2_Pin */
  GPIO_InitStruct.Pin = VU_nRESET_Pin|LD2_Pin;
 800081c:	2321      	movs	r3, #33	@ 0x21
 800081e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000820:	2301      	movs	r3, #1
 8000822:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000824:	2300      	movs	r3, #0
 8000826:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000828:	2300      	movs	r3, #0
 800082a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800082c:	f107 0314 	add.w	r3, r7, #20
 8000830:	4619      	mov	r1, r3
 8000832:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000836:	f000 fb95 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 800083a:	2380      	movs	r3, #128	@ 0x80
 800083c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800083e:	2301      	movs	r3, #1
 8000840:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000842:	2300      	movs	r3, #0
 8000844:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000846:	2300      	movs	r3, #0
 8000848:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 800084a:	f107 0314 	add.w	r3, r7, #20
 800084e:	4619      	mov	r1, r3
 8000850:	4804      	ldr	r0, [pc, #16]	@ (8000864 <MX_GPIO_Init+0xf0>)
 8000852:	f000 fb87 	bl	8000f64 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */

/* USER CODE END MX_GPIO_Init_2 */
}
 8000856:	bf00      	nop
 8000858:	3728      	adds	r7, #40	@ 0x28
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40021000 	.word	0x40021000
 8000864:	48000400 	.word	0x48000400
 8000868:	48000800 	.word	0x48000800

0800086c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000870:	b672      	cpsid	i
}
 8000872:	bf00      	nop

  /* User can add his own implementation to report the HAL error return state */

  __disable_irq();

  while (1)
 8000874:	bf00      	nop
 8000876:	e7fd      	b.n	8000874 <Error_Handler+0x8>

08000878 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000878:	b480      	push	{r7}
 800087a:	b083      	sub	sp, #12
 800087c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800087e:	4b0f      	ldr	r3, [pc, #60]	@ (80008bc <HAL_MspInit+0x44>)
 8000880:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000882:	4a0e      	ldr	r2, [pc, #56]	@ (80008bc <HAL_MspInit+0x44>)
 8000884:	f043 0301 	orr.w	r3, r3, #1
 8000888:	6613      	str	r3, [r2, #96]	@ 0x60
 800088a:	4b0c      	ldr	r3, [pc, #48]	@ (80008bc <HAL_MspInit+0x44>)
 800088c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800088e:	f003 0301 	and.w	r3, r3, #1
 8000892:	607b      	str	r3, [r7, #4]
 8000894:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000896:	4b09      	ldr	r3, [pc, #36]	@ (80008bc <HAL_MspInit+0x44>)
 8000898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800089a:	4a08      	ldr	r2, [pc, #32]	@ (80008bc <HAL_MspInit+0x44>)
 800089c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80008a2:	4b06      	ldr	r3, [pc, #24]	@ (80008bc <HAL_MspInit+0x44>)
 80008a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008aa:	603b      	str	r3, [r7, #0]
 80008ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ae:	bf00      	nop
 80008b0:	370c      	adds	r7, #12
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	40021000 	.word	0x40021000

080008c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b08a      	sub	sp, #40	@ 0x28
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c8:	f107 0314 	add.w	r3, r7, #20
 80008cc:	2200      	movs	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
 80008d0:	605a      	str	r2, [r3, #4]
 80008d2:	609a      	str	r2, [r3, #8]
 80008d4:	60da      	str	r2, [r3, #12]
 80008d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a25      	ldr	r2, [pc, #148]	@ (8000974 <HAL_SPI_MspInit+0xb4>)
 80008de:	4293      	cmp	r3, r2
 80008e0:	d144      	bne.n	800096c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80008e2:	4b25      	ldr	r3, [pc, #148]	@ (8000978 <HAL_SPI_MspInit+0xb8>)
 80008e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008e6:	4a24      	ldr	r2, [pc, #144]	@ (8000978 <HAL_SPI_MspInit+0xb8>)
 80008e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80008ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80008ee:	4b22      	ldr	r3, [pc, #136]	@ (8000978 <HAL_SPI_MspInit+0xb8>)
 80008f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80008f6:	613b      	str	r3, [r7, #16]
 80008f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008fa:	4b1f      	ldr	r3, [pc, #124]	@ (8000978 <HAL_SPI_MspInit+0xb8>)
 80008fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008fe:	4a1e      	ldr	r2, [pc, #120]	@ (8000978 <HAL_SPI_MspInit+0xb8>)
 8000900:	f043 0304 	orr.w	r3, r3, #4
 8000904:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000906:	4b1c      	ldr	r3, [pc, #112]	@ (8000978 <HAL_SPI_MspInit+0xb8>)
 8000908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090a:	f003 0304 	and.w	r3, r3, #4
 800090e:	60fb      	str	r3, [r7, #12]
 8000910:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000912:	4b19      	ldr	r3, [pc, #100]	@ (8000978 <HAL_SPI_MspInit+0xb8>)
 8000914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000916:	4a18      	ldr	r2, [pc, #96]	@ (8000978 <HAL_SPI_MspInit+0xb8>)
 8000918:	f043 0302 	orr.w	r3, r3, #2
 800091c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800091e:	4b16      	ldr	r3, [pc, #88]	@ (8000978 <HAL_SPI_MspInit+0xb8>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000922:	f003 0302 	and.w	r3, r3, #2
 8000926:	60bb      	str	r3, [r7, #8]
 8000928:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800092a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800092e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000930:	2302      	movs	r3, #2
 8000932:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000934:	2300      	movs	r3, #0
 8000936:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000938:	2303      	movs	r3, #3
 800093a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800093c:	2306      	movs	r3, #6
 800093e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000940:	f107 0314 	add.w	r3, r7, #20
 8000944:	4619      	mov	r1, r3
 8000946:	480d      	ldr	r0, [pc, #52]	@ (800097c <HAL_SPI_MspInit+0xbc>)
 8000948:	f000 fb0c 	bl	8000f64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800094c:	2320      	movs	r3, #32
 800094e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000950:	2302      	movs	r3, #2
 8000952:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000954:	2300      	movs	r3, #0
 8000956:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000958:	2303      	movs	r3, #3
 800095a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800095c:	2306      	movs	r3, #6
 800095e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000960:	f107 0314 	add.w	r3, r7, #20
 8000964:	4619      	mov	r1, r3
 8000966:	4806      	ldr	r0, [pc, #24]	@ (8000980 <HAL_SPI_MspInit+0xc0>)
 8000968:	f000 fafc 	bl	8000f64 <HAL_GPIO_Init>

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 800096c:	bf00      	nop
 800096e:	3728      	adds	r7, #40	@ 0x28
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	40003c00 	.word	0x40003c00
 8000978:	40021000 	.word	0x40021000
 800097c:	48000800 	.word	0x48000800
 8000980:	48000400 	.word	0x48000400

08000984 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b0ac      	sub	sp, #176	@ 0xb0
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
 8000994:	605a      	str	r2, [r3, #4]
 8000996:	609a      	str	r2, [r3, #8]
 8000998:	60da      	str	r2, [r3, #12]
 800099a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800099c:	f107 0314 	add.w	r3, r7, #20
 80009a0:	2288      	movs	r2, #136	@ 0x88
 80009a2:	2100      	movs	r1, #0
 80009a4:	4618      	mov	r0, r3
 80009a6:	f003 fae1 	bl	8003f6c <memset>
  if(huart->Instance==USART2)
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4a21      	ldr	r2, [pc, #132]	@ (8000a34 <HAL_UART_MspInit+0xb0>)
 80009b0:	4293      	cmp	r3, r2
 80009b2:	d13b      	bne.n	8000a2c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80009b4:	2302      	movs	r3, #2
 80009b6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80009b8:	2300      	movs	r3, #0
 80009ba:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009bc:	f107 0314 	add.w	r3, r7, #20
 80009c0:	4618      	mov	r0, r3
 80009c2:	f001 faf5 	bl	8001fb0 <HAL_RCCEx_PeriphCLKConfig>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80009cc:	f7ff ff4e 	bl	800086c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009d0:	4b19      	ldr	r3, [pc, #100]	@ (8000a38 <HAL_UART_MspInit+0xb4>)
 80009d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009d4:	4a18      	ldr	r2, [pc, #96]	@ (8000a38 <HAL_UART_MspInit+0xb4>)
 80009d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009da:	6593      	str	r3, [r2, #88]	@ 0x58
 80009dc:	4b16      	ldr	r3, [pc, #88]	@ (8000a38 <HAL_UART_MspInit+0xb4>)
 80009de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009e4:	613b      	str	r3, [r7, #16]
 80009e6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e8:	4b13      	ldr	r3, [pc, #76]	@ (8000a38 <HAL_UART_MspInit+0xb4>)
 80009ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ec:	4a12      	ldr	r2, [pc, #72]	@ (8000a38 <HAL_UART_MspInit+0xb4>)
 80009ee:	f043 0301 	orr.w	r3, r3, #1
 80009f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009f4:	4b10      	ldr	r3, [pc, #64]	@ (8000a38 <HAL_UART_MspInit+0xb4>)
 80009f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009f8:	f003 0301 	and.w	r3, r3, #1
 80009fc:	60fb      	str	r3, [r7, #12]
 80009fe:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a00:	230c      	movs	r3, #12
 8000a02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a06:	2302      	movs	r3, #2
 8000a08:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a12:	2303      	movs	r3, #3
 8000a14:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a18:	2307      	movs	r3, #7
 8000a1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a1e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a22:	4619      	mov	r1, r3
 8000a24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a28:	f000 fa9c 	bl	8000f64 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a2c:	bf00      	nop
 8000a2e:	37b0      	adds	r7, #176	@ 0xb0
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	40004400 	.word	0x40004400
 8000a38:	40021000 	.word	0x40021000

08000a3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a40:	bf00      	nop
 8000a42:	e7fd      	b.n	8000a40 <NMI_Handler+0x4>

08000a44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a48:	bf00      	nop
 8000a4a:	e7fd      	b.n	8000a48 <HardFault_Handler+0x4>

08000a4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a50:	bf00      	nop
 8000a52:	e7fd      	b.n	8000a50 <MemManage_Handler+0x4>

08000a54 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a58:	bf00      	nop
 8000a5a:	e7fd      	b.n	8000a58 <BusFault_Handler+0x4>

08000a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a60:	bf00      	nop
 8000a62:	e7fd      	b.n	8000a60 <UsageFault_Handler+0x4>

08000a64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a76:	bf00      	nop
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr

08000a8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a8e:	b580      	push	{r7, lr}
 8000a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a92:	f000 f93d 	bl	8000d10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}

08000a9a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a9a:	b580      	push	{r7, lr}
 8000a9c:	b086      	sub	sp, #24
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	60f8      	str	r0, [r7, #12]
 8000aa2:	60b9      	str	r1, [r7, #8]
 8000aa4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	617b      	str	r3, [r7, #20]
 8000aaa:	e00a      	b.n	8000ac2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000aac:	f3af 8000 	nop.w
 8000ab0:	4601      	mov	r1, r0
 8000ab2:	68bb      	ldr	r3, [r7, #8]
 8000ab4:	1c5a      	adds	r2, r3, #1
 8000ab6:	60ba      	str	r2, [r7, #8]
 8000ab8:	b2ca      	uxtb	r2, r1
 8000aba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	3301      	adds	r3, #1
 8000ac0:	617b      	str	r3, [r7, #20]
 8000ac2:	697a      	ldr	r2, [r7, #20]
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	dbf0      	blt.n	8000aac <_read+0x12>
  }

  return len;
 8000aca:	687b      	ldr	r3, [r7, #4]
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	3718      	adds	r7, #24
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}

08000ad4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b086      	sub	sp, #24
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	60f8      	str	r0, [r7, #12]
 8000adc:	60b9      	str	r1, [r7, #8]
 8000ade:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	617b      	str	r3, [r7, #20]
 8000ae4:	e009      	b.n	8000afa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ae6:	68bb      	ldr	r3, [r7, #8]
 8000ae8:	1c5a      	adds	r2, r3, #1
 8000aea:	60ba      	str	r2, [r7, #8]
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff fce2 	bl	80004b8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	3301      	adds	r3, #1
 8000af8:	617b      	str	r3, [r7, #20]
 8000afa:	697a      	ldr	r2, [r7, #20]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	429a      	cmp	r2, r3
 8000b00:	dbf1      	blt.n	8000ae6 <_write+0x12>
  }
  return len;
 8000b02:	687b      	ldr	r3, [r7, #4]
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	3718      	adds	r7, #24
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}

08000b0c <_close>:

int _close(int file)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b083      	sub	sp, #12
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	370c      	adds	r7, #12
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr

08000b24 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b24:	b480      	push	{r7}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
 8000b2c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b34:	605a      	str	r2, [r3, #4]
  return 0;
 8000b36:	2300      	movs	r3, #0
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	370c      	adds	r7, #12
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr

08000b44 <_isatty>:

int _isatty(int file)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b4c:	2301      	movs	r3, #1
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	370c      	adds	r7, #12
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr

08000b5a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b5a:	b480      	push	{r7}
 8000b5c:	b085      	sub	sp, #20
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	60f8      	str	r0, [r7, #12]
 8000b62:	60b9      	str	r1, [r7, #8]
 8000b64:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b66:	2300      	movs	r3, #0
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3714      	adds	r7, #20
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr

08000b74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b7c:	4a14      	ldr	r2, [pc, #80]	@ (8000bd0 <_sbrk+0x5c>)
 8000b7e:	4b15      	ldr	r3, [pc, #84]	@ (8000bd4 <_sbrk+0x60>)
 8000b80:	1ad3      	subs	r3, r2, r3
 8000b82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b88:	4b13      	ldr	r3, [pc, #76]	@ (8000bd8 <_sbrk+0x64>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d102      	bne.n	8000b96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b90:	4b11      	ldr	r3, [pc, #68]	@ (8000bd8 <_sbrk+0x64>)
 8000b92:	4a12      	ldr	r2, [pc, #72]	@ (8000bdc <_sbrk+0x68>)
 8000b94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b96:	4b10      	ldr	r3, [pc, #64]	@ (8000bd8 <_sbrk+0x64>)
 8000b98:	681a      	ldr	r2, [r3, #0]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	693a      	ldr	r2, [r7, #16]
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	d207      	bcs.n	8000bb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ba4:	f003 fa30 	bl	8004008 <__errno>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	220c      	movs	r2, #12
 8000bac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bae:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb2:	e009      	b.n	8000bc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bb4:	4b08      	ldr	r3, [pc, #32]	@ (8000bd8 <_sbrk+0x64>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bba:	4b07      	ldr	r3, [pc, #28]	@ (8000bd8 <_sbrk+0x64>)
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	4a05      	ldr	r2, [pc, #20]	@ (8000bd8 <_sbrk+0x64>)
 8000bc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bc6:	68fb      	ldr	r3, [r7, #12]
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3718      	adds	r7, #24
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20018000 	.word	0x20018000
 8000bd4:	00000400 	.word	0x00000400
 8000bd8:	20000170 	.word	0x20000170
 8000bdc:	200002c8 	.word	0x200002c8

08000be0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000be4:	4b06      	ldr	r3, [pc, #24]	@ (8000c00 <SystemInit+0x20>)
 8000be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bea:	4a05      	ldr	r2, [pc, #20]	@ (8000c00 <SystemInit+0x20>)
 8000bec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bf0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000bf4:	bf00      	nop
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	e000ed00 	.word	0xe000ed00

08000c04 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c3c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c08:	f7ff ffea 	bl	8000be0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c0c:	480c      	ldr	r0, [pc, #48]	@ (8000c40 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c0e:	490d      	ldr	r1, [pc, #52]	@ (8000c44 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c10:	4a0d      	ldr	r2, [pc, #52]	@ (8000c48 <LoopForever+0xe>)
  movs r3, #0
 8000c12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c14:	e002      	b.n	8000c1c <LoopCopyDataInit>

08000c16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c1a:	3304      	adds	r3, #4

08000c1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c20:	d3f9      	bcc.n	8000c16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c22:	4a0a      	ldr	r2, [pc, #40]	@ (8000c4c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c24:	4c0a      	ldr	r4, [pc, #40]	@ (8000c50 <LoopForever+0x16>)
  movs r3, #0
 8000c26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c28:	e001      	b.n	8000c2e <LoopFillZerobss>

08000c2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c2c:	3204      	adds	r2, #4

08000c2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c30:	d3fb      	bcc.n	8000c2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c32:	f003 f9ef 	bl	8004014 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c36:	f7ff fc79 	bl	800052c <main>

08000c3a <LoopForever>:

LoopForever:
    b LoopForever
 8000c3a:	e7fe      	b.n	8000c3a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c3c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c44:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000c48:	08004560 	.word	0x08004560
  ldr r2, =_sbss
 8000c4c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000c50:	200002c4 	.word	0x200002c4

08000c54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c54:	e7fe      	b.n	8000c54 <ADC1_2_IRQHandler>
	...

08000c58 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c62:	4b0c      	ldr	r3, [pc, #48]	@ (8000c94 <HAL_Init+0x3c>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4a0b      	ldr	r2, [pc, #44]	@ (8000c94 <HAL_Init+0x3c>)
 8000c68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c6c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c6e:	2003      	movs	r0, #3
 8000c70:	f000 f944 	bl	8000efc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c74:	2000      	movs	r0, #0
 8000c76:	f000 f80f 	bl	8000c98 <HAL_InitTick>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d002      	beq.n	8000c86 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000c80:	2301      	movs	r3, #1
 8000c82:	71fb      	strb	r3, [r7, #7]
 8000c84:	e001      	b.n	8000c8a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c86:	f7ff fdf7 	bl	8000878 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3708      	adds	r7, #8
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	40022000 	.word	0x40022000

08000c98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b084      	sub	sp, #16
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ca4:	4b17      	ldr	r3, [pc, #92]	@ (8000d04 <HAL_InitTick+0x6c>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d023      	beq.n	8000cf4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000cac:	4b16      	ldr	r3, [pc, #88]	@ (8000d08 <HAL_InitTick+0x70>)
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	4b14      	ldr	r3, [pc, #80]	@ (8000d04 <HAL_InitTick+0x6c>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f000 f941 	bl	8000f4a <HAL_SYSTICK_Config>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d10f      	bne.n	8000cee <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2b0f      	cmp	r3, #15
 8000cd2:	d809      	bhi.n	8000ce8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	6879      	ldr	r1, [r7, #4]
 8000cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cdc:	f000 f919 	bl	8000f12 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ce0:	4a0a      	ldr	r2, [pc, #40]	@ (8000d0c <HAL_InitTick+0x74>)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6013      	str	r3, [r2, #0]
 8000ce6:	e007      	b.n	8000cf8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000ce8:	2301      	movs	r3, #1
 8000cea:	73fb      	strb	r3, [r7, #15]
 8000cec:	e004      	b.n	8000cf8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	73fb      	strb	r3, [r7, #15]
 8000cf2:	e001      	b.n	8000cf8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000cf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3710      	adds	r7, #16
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	20000008 	.word	0x20000008
 8000d08:	20000000 	.word	0x20000000
 8000d0c:	20000004 	.word	0x20000004

08000d10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d14:	4b06      	ldr	r3, [pc, #24]	@ (8000d30 <HAL_IncTick+0x20>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	461a      	mov	r2, r3
 8000d1a:	4b06      	ldr	r3, [pc, #24]	@ (8000d34 <HAL_IncTick+0x24>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4413      	add	r3, r2
 8000d20:	4a04      	ldr	r2, [pc, #16]	@ (8000d34 <HAL_IncTick+0x24>)
 8000d22:	6013      	str	r3, [r2, #0]
}
 8000d24:	bf00      	nop
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	20000008 	.word	0x20000008
 8000d34:	20000174 	.word	0x20000174

08000d38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d3c:	4b03      	ldr	r3, [pc, #12]	@ (8000d4c <HAL_GetTick+0x14>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	20000174 	.word	0x20000174

08000d50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d58:	f7ff ffee 	bl	8000d38 <HAL_GetTick>
 8000d5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d68:	d005      	beq.n	8000d76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d94 <HAL_Delay+0x44>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	461a      	mov	r2, r3
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	4413      	add	r3, r2
 8000d74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d76:	bf00      	nop
 8000d78:	f7ff ffde 	bl	8000d38 <HAL_GetTick>
 8000d7c:	4602      	mov	r2, r0
 8000d7e:	68bb      	ldr	r3, [r7, #8]
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	68fa      	ldr	r2, [r7, #12]
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d8f7      	bhi.n	8000d78 <HAL_Delay+0x28>
  {
  }
}
 8000d88:	bf00      	nop
 8000d8a:	bf00      	nop
 8000d8c:	3710      	adds	r7, #16
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	20000008 	.word	0x20000008

08000d98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b085      	sub	sp, #20
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	f003 0307 	and.w	r3, r3, #7
 8000da6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000da8:	4b0c      	ldr	r3, [pc, #48]	@ (8000ddc <__NVIC_SetPriorityGrouping+0x44>)
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dae:	68ba      	ldr	r2, [r7, #8]
 8000db0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000db4:	4013      	ands	r3, r2
 8000db6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dc0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dca:	4a04      	ldr	r2, [pc, #16]	@ (8000ddc <__NVIC_SetPriorityGrouping+0x44>)
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	60d3      	str	r3, [r2, #12]
}
 8000dd0:	bf00      	nop
 8000dd2:	3714      	adds	r7, #20
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	e000ed00 	.word	0xe000ed00

08000de0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000de4:	4b04      	ldr	r3, [pc, #16]	@ (8000df8 <__NVIC_GetPriorityGrouping+0x18>)
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	0a1b      	lsrs	r3, r3, #8
 8000dea:	f003 0307 	and.w	r3, r3, #7
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr
 8000df8:	e000ed00 	.word	0xe000ed00

08000dfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	6039      	str	r1, [r7, #0]
 8000e06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	db0a      	blt.n	8000e26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	b2da      	uxtb	r2, r3
 8000e14:	490c      	ldr	r1, [pc, #48]	@ (8000e48 <__NVIC_SetPriority+0x4c>)
 8000e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1a:	0112      	lsls	r2, r2, #4
 8000e1c:	b2d2      	uxtb	r2, r2
 8000e1e:	440b      	add	r3, r1
 8000e20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e24:	e00a      	b.n	8000e3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	b2da      	uxtb	r2, r3
 8000e2a:	4908      	ldr	r1, [pc, #32]	@ (8000e4c <__NVIC_SetPriority+0x50>)
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
 8000e2e:	f003 030f 	and.w	r3, r3, #15
 8000e32:	3b04      	subs	r3, #4
 8000e34:	0112      	lsls	r2, r2, #4
 8000e36:	b2d2      	uxtb	r2, r2
 8000e38:	440b      	add	r3, r1
 8000e3a:	761a      	strb	r2, [r3, #24]
}
 8000e3c:	bf00      	nop
 8000e3e:	370c      	adds	r7, #12
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr
 8000e48:	e000e100 	.word	0xe000e100
 8000e4c:	e000ed00 	.word	0xe000ed00

08000e50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b089      	sub	sp, #36	@ 0x24
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	60b9      	str	r1, [r7, #8]
 8000e5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	f003 0307 	and.w	r3, r3, #7
 8000e62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e64:	69fb      	ldr	r3, [r7, #28]
 8000e66:	f1c3 0307 	rsb	r3, r3, #7
 8000e6a:	2b04      	cmp	r3, #4
 8000e6c:	bf28      	it	cs
 8000e6e:	2304      	movcs	r3, #4
 8000e70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	3304      	adds	r3, #4
 8000e76:	2b06      	cmp	r3, #6
 8000e78:	d902      	bls.n	8000e80 <NVIC_EncodePriority+0x30>
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	3b03      	subs	r3, #3
 8000e7e:	e000      	b.n	8000e82 <NVIC_EncodePriority+0x32>
 8000e80:	2300      	movs	r3, #0
 8000e82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e84:	f04f 32ff 	mov.w	r2, #4294967295
 8000e88:	69bb      	ldr	r3, [r7, #24]
 8000e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8e:	43da      	mvns	r2, r3
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	401a      	ands	r2, r3
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e98:	f04f 31ff 	mov.w	r1, #4294967295
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea2:	43d9      	mvns	r1, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea8:	4313      	orrs	r3, r2
         );
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3724      	adds	r7, #36	@ 0x24
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
	...

08000eb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	3b01      	subs	r3, #1
 8000ec4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ec8:	d301      	bcc.n	8000ece <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eca:	2301      	movs	r3, #1
 8000ecc:	e00f      	b.n	8000eee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ece:	4a0a      	ldr	r2, [pc, #40]	@ (8000ef8 <SysTick_Config+0x40>)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	3b01      	subs	r3, #1
 8000ed4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ed6:	210f      	movs	r1, #15
 8000ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8000edc:	f7ff ff8e 	bl	8000dfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ee0:	4b05      	ldr	r3, [pc, #20]	@ (8000ef8 <SysTick_Config+0x40>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ee6:	4b04      	ldr	r3, [pc, #16]	@ (8000ef8 <SysTick_Config+0x40>)
 8000ee8:	2207      	movs	r2, #7
 8000eea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000eec:	2300      	movs	r3, #0
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	e000e010 	.word	0xe000e010

08000efc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f04:	6878      	ldr	r0, [r7, #4]
 8000f06:	f7ff ff47 	bl	8000d98 <__NVIC_SetPriorityGrouping>
}
 8000f0a:	bf00      	nop
 8000f0c:	3708      	adds	r7, #8
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b086      	sub	sp, #24
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	4603      	mov	r3, r0
 8000f1a:	60b9      	str	r1, [r7, #8]
 8000f1c:	607a      	str	r2, [r7, #4]
 8000f1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000f20:	2300      	movs	r3, #0
 8000f22:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f24:	f7ff ff5c 	bl	8000de0 <__NVIC_GetPriorityGrouping>
 8000f28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	68b9      	ldr	r1, [r7, #8]
 8000f2e:	6978      	ldr	r0, [r7, #20]
 8000f30:	f7ff ff8e 	bl	8000e50 <NVIC_EncodePriority>
 8000f34:	4602      	mov	r2, r0
 8000f36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f3a:	4611      	mov	r1, r2
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff ff5d 	bl	8000dfc <__NVIC_SetPriority>
}
 8000f42:	bf00      	nop
 8000f44:	3718      	adds	r7, #24
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}

08000f4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	b082      	sub	sp, #8
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	f7ff ffb0 	bl	8000eb8 <SysTick_Config>
 8000f58:	4603      	mov	r3, r0
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
	...

08000f64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b087      	sub	sp, #28
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f72:	e17f      	b.n	8001274 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	2101      	movs	r1, #1
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f80:	4013      	ands	r3, r2
 8000f82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	f000 8171 	beq.w	800126e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f003 0303 	and.w	r3, r3, #3
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d005      	beq.n	8000fa4 <HAL_GPIO_Init+0x40>
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f003 0303 	and.w	r3, r3, #3
 8000fa0:	2b02      	cmp	r3, #2
 8000fa2:	d130      	bne.n	8001006 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	689b      	ldr	r3, [r3, #8]
 8000fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	2203      	movs	r2, #3
 8000fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb4:	43db      	mvns	r3, r3
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	4013      	ands	r3, r2
 8000fba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	68da      	ldr	r2, [r3, #12]
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	693a      	ldr	r2, [r7, #16]
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	693a      	ldr	r2, [r7, #16]
 8000fd2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000fda:	2201      	movs	r2, #1
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	43db      	mvns	r3, r3
 8000fe4:	693a      	ldr	r2, [r7, #16]
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	091b      	lsrs	r3, r3, #4
 8000ff0:	f003 0201 	and.w	r2, r3, #1
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffa:	693a      	ldr	r2, [r7, #16]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f003 0303 	and.w	r3, r3, #3
 800100e:	2b03      	cmp	r3, #3
 8001010:	d118      	bne.n	8001044 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001016:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001018:	2201      	movs	r2, #1
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	43db      	mvns	r3, r3
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	4013      	ands	r3, r2
 8001026:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	08db      	lsrs	r3, r3, #3
 800102e:	f003 0201 	and.w	r2, r3, #1
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	693a      	ldr	r2, [r7, #16]
 800103a:	4313      	orrs	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f003 0303 	and.w	r3, r3, #3
 800104c:	2b03      	cmp	r3, #3
 800104e:	d017      	beq.n	8001080 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	005b      	lsls	r3, r3, #1
 800105a:	2203      	movs	r2, #3
 800105c:	fa02 f303 	lsl.w	r3, r2, r3
 8001060:	43db      	mvns	r3, r3
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	4013      	ands	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	689a      	ldr	r2, [r3, #8]
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	4313      	orrs	r3, r2
 8001078:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f003 0303 	and.w	r3, r3, #3
 8001088:	2b02      	cmp	r3, #2
 800108a:	d123      	bne.n	80010d4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	08da      	lsrs	r2, r3, #3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	3208      	adds	r2, #8
 8001094:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001098:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	f003 0307 	and.w	r3, r3, #7
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	220f      	movs	r2, #15
 80010a4:	fa02 f303 	lsl.w	r3, r2, r3
 80010a8:	43db      	mvns	r3, r3
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	4013      	ands	r3, r2
 80010ae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	691a      	ldr	r2, [r3, #16]
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	f003 0307 	and.w	r3, r3, #7
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	693a      	ldr	r2, [r7, #16]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	08da      	lsrs	r2, r3, #3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	3208      	adds	r2, #8
 80010ce:	6939      	ldr	r1, [r7, #16]
 80010d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	2203      	movs	r2, #3
 80010e0:	fa02 f303 	lsl.w	r3, r2, r3
 80010e4:	43db      	mvns	r3, r3
 80010e6:	693a      	ldr	r2, [r7, #16]
 80010e8:	4013      	ands	r3, r2
 80010ea:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f003 0203 	and.w	r2, r3, #3
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	fa02 f303 	lsl.w	r3, r2, r3
 80010fc:	693a      	ldr	r2, [r7, #16]
 80010fe:	4313      	orrs	r3, r2
 8001100:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	693a      	ldr	r2, [r7, #16]
 8001106:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001110:	2b00      	cmp	r3, #0
 8001112:	f000 80ac 	beq.w	800126e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001116:	4b5f      	ldr	r3, [pc, #380]	@ (8001294 <HAL_GPIO_Init+0x330>)
 8001118:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800111a:	4a5e      	ldr	r2, [pc, #376]	@ (8001294 <HAL_GPIO_Init+0x330>)
 800111c:	f043 0301 	orr.w	r3, r3, #1
 8001120:	6613      	str	r3, [r2, #96]	@ 0x60
 8001122:	4b5c      	ldr	r3, [pc, #368]	@ (8001294 <HAL_GPIO_Init+0x330>)
 8001124:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	60bb      	str	r3, [r7, #8]
 800112c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800112e:	4a5a      	ldr	r2, [pc, #360]	@ (8001298 <HAL_GPIO_Init+0x334>)
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	089b      	lsrs	r3, r3, #2
 8001134:	3302      	adds	r3, #2
 8001136:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800113a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	f003 0303 	and.w	r3, r3, #3
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	220f      	movs	r2, #15
 8001146:	fa02 f303 	lsl.w	r3, r2, r3
 800114a:	43db      	mvns	r3, r3
 800114c:	693a      	ldr	r2, [r7, #16]
 800114e:	4013      	ands	r3, r2
 8001150:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001158:	d025      	beq.n	80011a6 <HAL_GPIO_Init+0x242>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a4f      	ldr	r2, [pc, #316]	@ (800129c <HAL_GPIO_Init+0x338>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d01f      	beq.n	80011a2 <HAL_GPIO_Init+0x23e>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a4e      	ldr	r2, [pc, #312]	@ (80012a0 <HAL_GPIO_Init+0x33c>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d019      	beq.n	800119e <HAL_GPIO_Init+0x23a>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a4d      	ldr	r2, [pc, #308]	@ (80012a4 <HAL_GPIO_Init+0x340>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d013      	beq.n	800119a <HAL_GPIO_Init+0x236>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a4c      	ldr	r2, [pc, #304]	@ (80012a8 <HAL_GPIO_Init+0x344>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d00d      	beq.n	8001196 <HAL_GPIO_Init+0x232>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a4b      	ldr	r2, [pc, #300]	@ (80012ac <HAL_GPIO_Init+0x348>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d007      	beq.n	8001192 <HAL_GPIO_Init+0x22e>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a4a      	ldr	r2, [pc, #296]	@ (80012b0 <HAL_GPIO_Init+0x34c>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d101      	bne.n	800118e <HAL_GPIO_Init+0x22a>
 800118a:	2306      	movs	r3, #6
 800118c:	e00c      	b.n	80011a8 <HAL_GPIO_Init+0x244>
 800118e:	2307      	movs	r3, #7
 8001190:	e00a      	b.n	80011a8 <HAL_GPIO_Init+0x244>
 8001192:	2305      	movs	r3, #5
 8001194:	e008      	b.n	80011a8 <HAL_GPIO_Init+0x244>
 8001196:	2304      	movs	r3, #4
 8001198:	e006      	b.n	80011a8 <HAL_GPIO_Init+0x244>
 800119a:	2303      	movs	r3, #3
 800119c:	e004      	b.n	80011a8 <HAL_GPIO_Init+0x244>
 800119e:	2302      	movs	r3, #2
 80011a0:	e002      	b.n	80011a8 <HAL_GPIO_Init+0x244>
 80011a2:	2301      	movs	r3, #1
 80011a4:	e000      	b.n	80011a8 <HAL_GPIO_Init+0x244>
 80011a6:	2300      	movs	r3, #0
 80011a8:	697a      	ldr	r2, [r7, #20]
 80011aa:	f002 0203 	and.w	r2, r2, #3
 80011ae:	0092      	lsls	r2, r2, #2
 80011b0:	4093      	lsls	r3, r2
 80011b2:	693a      	ldr	r2, [r7, #16]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80011b8:	4937      	ldr	r1, [pc, #220]	@ (8001298 <HAL_GPIO_Init+0x334>)
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	089b      	lsrs	r3, r3, #2
 80011be:	3302      	adds	r3, #2
 80011c0:	693a      	ldr	r2, [r7, #16]
 80011c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80011c6:	4b3b      	ldr	r3, [pc, #236]	@ (80012b4 <HAL_GPIO_Init+0x350>)
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	43db      	mvns	r3, r3
 80011d0:	693a      	ldr	r2, [r7, #16]
 80011d2:	4013      	ands	r3, r2
 80011d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d003      	beq.n	80011ea <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80011ea:	4a32      	ldr	r2, [pc, #200]	@ (80012b4 <HAL_GPIO_Init+0x350>)
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80011f0:	4b30      	ldr	r3, [pc, #192]	@ (80012b4 <HAL_GPIO_Init+0x350>)
 80011f2:	68db      	ldr	r3, [r3, #12]
 80011f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	43db      	mvns	r3, r3
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	4013      	ands	r3, r2
 80011fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001208:	2b00      	cmp	r3, #0
 800120a:	d003      	beq.n	8001214 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800120c:	693a      	ldr	r2, [r7, #16]
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	4313      	orrs	r3, r2
 8001212:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001214:	4a27      	ldr	r2, [pc, #156]	@ (80012b4 <HAL_GPIO_Init+0x350>)
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800121a:	4b26      	ldr	r3, [pc, #152]	@ (80012b4 <HAL_GPIO_Init+0x350>)
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	43db      	mvns	r3, r3
 8001224:	693a      	ldr	r2, [r7, #16]
 8001226:	4013      	ands	r3, r2
 8001228:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001232:	2b00      	cmp	r3, #0
 8001234:	d003      	beq.n	800123e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	4313      	orrs	r3, r2
 800123c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800123e:	4a1d      	ldr	r2, [pc, #116]	@ (80012b4 <HAL_GPIO_Init+0x350>)
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001244:	4b1b      	ldr	r3, [pc, #108]	@ (80012b4 <HAL_GPIO_Init+0x350>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	43db      	mvns	r3, r3
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	4013      	ands	r3, r2
 8001252:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800125c:	2b00      	cmp	r3, #0
 800125e:	d003      	beq.n	8001268 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001260:	693a      	ldr	r2, [r7, #16]
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	4313      	orrs	r3, r2
 8001266:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001268:	4a12      	ldr	r2, [pc, #72]	@ (80012b4 <HAL_GPIO_Init+0x350>)
 800126a:	693b      	ldr	r3, [r7, #16]
 800126c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	3301      	adds	r3, #1
 8001272:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	fa22 f303 	lsr.w	r3, r2, r3
 800127e:	2b00      	cmp	r3, #0
 8001280:	f47f ae78 	bne.w	8000f74 <HAL_GPIO_Init+0x10>
  }
}
 8001284:	bf00      	nop
 8001286:	bf00      	nop
 8001288:	371c      	adds	r7, #28
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	40021000 	.word	0x40021000
 8001298:	40010000 	.word	0x40010000
 800129c:	48000400 	.word	0x48000400
 80012a0:	48000800 	.word	0x48000800
 80012a4:	48000c00 	.word	0x48000c00
 80012a8:	48001000 	.word	0x48001000
 80012ac:	48001400 	.word	0x48001400
 80012b0:	48001800 	.word	0x48001800
 80012b4:	40010400 	.word	0x40010400

080012b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	460b      	mov	r3, r1
 80012c2:	807b      	strh	r3, [r7, #2]
 80012c4:	4613      	mov	r3, r2
 80012c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012c8:	787b      	ldrb	r3, [r7, #1]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d003      	beq.n	80012d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80012ce:	887a      	ldrh	r2, [r7, #2]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80012d4:	e002      	b.n	80012dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80012d6:	887a      	ldrh	r2, [r7, #2]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80012ec:	4b04      	ldr	r3, [pc, #16]	@ (8001300 <HAL_PWREx_GetVoltageRange+0x18>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	40007000 	.word	0x40007000

08001304 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001304:	b480      	push	{r7}
 8001306:	b085      	sub	sp, #20
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001312:	d130      	bne.n	8001376 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001314:	4b23      	ldr	r3, [pc, #140]	@ (80013a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800131c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001320:	d038      	beq.n	8001394 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001322:	4b20      	ldr	r3, [pc, #128]	@ (80013a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800132a:	4a1e      	ldr	r2, [pc, #120]	@ (80013a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800132c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001330:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001332:	4b1d      	ldr	r3, [pc, #116]	@ (80013a8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	2232      	movs	r2, #50	@ 0x32
 8001338:	fb02 f303 	mul.w	r3, r2, r3
 800133c:	4a1b      	ldr	r2, [pc, #108]	@ (80013ac <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800133e:	fba2 2303 	umull	r2, r3, r2, r3
 8001342:	0c9b      	lsrs	r3, r3, #18
 8001344:	3301      	adds	r3, #1
 8001346:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001348:	e002      	b.n	8001350 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	3b01      	subs	r3, #1
 800134e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001350:	4b14      	ldr	r3, [pc, #80]	@ (80013a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001352:	695b      	ldr	r3, [r3, #20]
 8001354:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001358:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800135c:	d102      	bne.n	8001364 <HAL_PWREx_ControlVoltageScaling+0x60>
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d1f2      	bne.n	800134a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001364:	4b0f      	ldr	r3, [pc, #60]	@ (80013a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001366:	695b      	ldr	r3, [r3, #20]
 8001368:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800136c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001370:	d110      	bne.n	8001394 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001372:	2303      	movs	r3, #3
 8001374:	e00f      	b.n	8001396 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001376:	4b0b      	ldr	r3, [pc, #44]	@ (80013a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800137e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001382:	d007      	beq.n	8001394 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001384:	4b07      	ldr	r3, [pc, #28]	@ (80013a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800138c:	4a05      	ldr	r2, [pc, #20]	@ (80013a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800138e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001392:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001394:	2300      	movs	r3, #0
}
 8001396:	4618      	mov	r0, r3
 8001398:	3714      	adds	r7, #20
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	40007000 	.word	0x40007000
 80013a8:	20000000 	.word	0x20000000
 80013ac:	431bde83 	.word	0x431bde83

080013b0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b088      	sub	sp, #32
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d101      	bne.n	80013c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e3ca      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013c2:	4b97      	ldr	r3, [pc, #604]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	f003 030c 	and.w	r3, r3, #12
 80013ca:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013cc:	4b94      	ldr	r3, [pc, #592]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	f003 0303 	and.w	r3, r3, #3
 80013d4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f003 0310 	and.w	r3, r3, #16
 80013de:	2b00      	cmp	r3, #0
 80013e0:	f000 80e4 	beq.w	80015ac <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80013e4:	69bb      	ldr	r3, [r7, #24]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d007      	beq.n	80013fa <HAL_RCC_OscConfig+0x4a>
 80013ea:	69bb      	ldr	r3, [r7, #24]
 80013ec:	2b0c      	cmp	r3, #12
 80013ee:	f040 808b 	bne.w	8001508 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	f040 8087 	bne.w	8001508 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013fa:	4b89      	ldr	r3, [pc, #548]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	2b00      	cmp	r3, #0
 8001404:	d005      	beq.n	8001412 <HAL_RCC_OscConfig+0x62>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	699b      	ldr	r3, [r3, #24]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d101      	bne.n	8001412 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e3a2      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6a1a      	ldr	r2, [r3, #32]
 8001416:	4b82      	ldr	r3, [pc, #520]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0308 	and.w	r3, r3, #8
 800141e:	2b00      	cmp	r3, #0
 8001420:	d004      	beq.n	800142c <HAL_RCC_OscConfig+0x7c>
 8001422:	4b7f      	ldr	r3, [pc, #508]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800142a:	e005      	b.n	8001438 <HAL_RCC_OscConfig+0x88>
 800142c:	4b7c      	ldr	r3, [pc, #496]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 800142e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001432:	091b      	lsrs	r3, r3, #4
 8001434:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001438:	4293      	cmp	r3, r2
 800143a:	d223      	bcs.n	8001484 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6a1b      	ldr	r3, [r3, #32]
 8001440:	4618      	mov	r0, r3
 8001442:	f000 fd55 	bl	8001ef0 <RCC_SetFlashLatencyFromMSIRange>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800144c:	2301      	movs	r3, #1
 800144e:	e383      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001450:	4b73      	ldr	r3, [pc, #460]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a72      	ldr	r2, [pc, #456]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001456:	f043 0308 	orr.w	r3, r3, #8
 800145a:	6013      	str	r3, [r2, #0]
 800145c:	4b70      	ldr	r3, [pc, #448]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6a1b      	ldr	r3, [r3, #32]
 8001468:	496d      	ldr	r1, [pc, #436]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 800146a:	4313      	orrs	r3, r2
 800146c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800146e:	4b6c      	ldr	r3, [pc, #432]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	69db      	ldr	r3, [r3, #28]
 800147a:	021b      	lsls	r3, r3, #8
 800147c:	4968      	ldr	r1, [pc, #416]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 800147e:	4313      	orrs	r3, r2
 8001480:	604b      	str	r3, [r1, #4]
 8001482:	e025      	b.n	80014d0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001484:	4b66      	ldr	r3, [pc, #408]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a65      	ldr	r2, [pc, #404]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 800148a:	f043 0308 	orr.w	r3, r3, #8
 800148e:	6013      	str	r3, [r2, #0]
 8001490:	4b63      	ldr	r3, [pc, #396]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6a1b      	ldr	r3, [r3, #32]
 800149c:	4960      	ldr	r1, [pc, #384]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 800149e:	4313      	orrs	r3, r2
 80014a0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014a2:	4b5f      	ldr	r3, [pc, #380]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	69db      	ldr	r3, [r3, #28]
 80014ae:	021b      	lsls	r3, r3, #8
 80014b0:	495b      	ldr	r1, [pc, #364]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 80014b2:	4313      	orrs	r3, r2
 80014b4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d109      	bne.n	80014d0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6a1b      	ldr	r3, [r3, #32]
 80014c0:	4618      	mov	r0, r3
 80014c2:	f000 fd15 	bl	8001ef0 <RCC_SetFlashLatencyFromMSIRange>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80014cc:	2301      	movs	r3, #1
 80014ce:	e343      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80014d0:	f000 fc4a 	bl	8001d68 <HAL_RCC_GetSysClockFreq>
 80014d4:	4602      	mov	r2, r0
 80014d6:	4b52      	ldr	r3, [pc, #328]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	091b      	lsrs	r3, r3, #4
 80014dc:	f003 030f 	and.w	r3, r3, #15
 80014e0:	4950      	ldr	r1, [pc, #320]	@ (8001624 <HAL_RCC_OscConfig+0x274>)
 80014e2:	5ccb      	ldrb	r3, [r1, r3]
 80014e4:	f003 031f 	and.w	r3, r3, #31
 80014e8:	fa22 f303 	lsr.w	r3, r2, r3
 80014ec:	4a4e      	ldr	r2, [pc, #312]	@ (8001628 <HAL_RCC_OscConfig+0x278>)
 80014ee:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80014f0:	4b4e      	ldr	r3, [pc, #312]	@ (800162c <HAL_RCC_OscConfig+0x27c>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff fbcf 	bl	8000c98 <HAL_InitTick>
 80014fa:	4603      	mov	r3, r0
 80014fc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80014fe:	7bfb      	ldrb	r3, [r7, #15]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d052      	beq.n	80015aa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001504:	7bfb      	ldrb	r3, [r7, #15]
 8001506:	e327      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	699b      	ldr	r3, [r3, #24]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d032      	beq.n	8001576 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001510:	4b43      	ldr	r3, [pc, #268]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a42      	ldr	r2, [pc, #264]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001516:	f043 0301 	orr.w	r3, r3, #1
 800151a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800151c:	f7ff fc0c 	bl	8000d38 <HAL_GetTick>
 8001520:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001522:	e008      	b.n	8001536 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001524:	f7ff fc08 	bl	8000d38 <HAL_GetTick>
 8001528:	4602      	mov	r2, r0
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	2b02      	cmp	r3, #2
 8001530:	d901      	bls.n	8001536 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e310      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001536:	4b3a      	ldr	r3, [pc, #232]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f003 0302 	and.w	r3, r3, #2
 800153e:	2b00      	cmp	r3, #0
 8001540:	d0f0      	beq.n	8001524 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001542:	4b37      	ldr	r3, [pc, #220]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a36      	ldr	r2, [pc, #216]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001548:	f043 0308 	orr.w	r3, r3, #8
 800154c:	6013      	str	r3, [r2, #0]
 800154e:	4b34      	ldr	r3, [pc, #208]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6a1b      	ldr	r3, [r3, #32]
 800155a:	4931      	ldr	r1, [pc, #196]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 800155c:	4313      	orrs	r3, r2
 800155e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001560:	4b2f      	ldr	r3, [pc, #188]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	69db      	ldr	r3, [r3, #28]
 800156c:	021b      	lsls	r3, r3, #8
 800156e:	492c      	ldr	r1, [pc, #176]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001570:	4313      	orrs	r3, r2
 8001572:	604b      	str	r3, [r1, #4]
 8001574:	e01a      	b.n	80015ac <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001576:	4b2a      	ldr	r3, [pc, #168]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a29      	ldr	r2, [pc, #164]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 800157c:	f023 0301 	bic.w	r3, r3, #1
 8001580:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001582:	f7ff fbd9 	bl	8000d38 <HAL_GetTick>
 8001586:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001588:	e008      	b.n	800159c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800158a:	f7ff fbd5 	bl	8000d38 <HAL_GetTick>
 800158e:	4602      	mov	r2, r0
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	2b02      	cmp	r3, #2
 8001596:	d901      	bls.n	800159c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001598:	2303      	movs	r3, #3
 800159a:	e2dd      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800159c:	4b20      	ldr	r3, [pc, #128]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f003 0302 	and.w	r3, r3, #2
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d1f0      	bne.n	800158a <HAL_RCC_OscConfig+0x1da>
 80015a8:	e000      	b.n	80015ac <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80015aa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f003 0301 	and.w	r3, r3, #1
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d074      	beq.n	80016a2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80015b8:	69bb      	ldr	r3, [r7, #24]
 80015ba:	2b08      	cmp	r3, #8
 80015bc:	d005      	beq.n	80015ca <HAL_RCC_OscConfig+0x21a>
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	2b0c      	cmp	r3, #12
 80015c2:	d10e      	bne.n	80015e2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	2b03      	cmp	r3, #3
 80015c8:	d10b      	bne.n	80015e2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015ca:	4b15      	ldr	r3, [pc, #84]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d064      	beq.n	80016a0 <HAL_RCC_OscConfig+0x2f0>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d160      	bne.n	80016a0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e2ba      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015ea:	d106      	bne.n	80015fa <HAL_RCC_OscConfig+0x24a>
 80015ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 80015f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015f6:	6013      	str	r3, [r2, #0]
 80015f8:	e026      	b.n	8001648 <HAL_RCC_OscConfig+0x298>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001602:	d115      	bne.n	8001630 <HAL_RCC_OscConfig+0x280>
 8001604:	4b06      	ldr	r3, [pc, #24]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a05      	ldr	r2, [pc, #20]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 800160a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800160e:	6013      	str	r3, [r2, #0]
 8001610:	4b03      	ldr	r3, [pc, #12]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a02      	ldr	r2, [pc, #8]	@ (8001620 <HAL_RCC_OscConfig+0x270>)
 8001616:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800161a:	6013      	str	r3, [r2, #0]
 800161c:	e014      	b.n	8001648 <HAL_RCC_OscConfig+0x298>
 800161e:	bf00      	nop
 8001620:	40021000 	.word	0x40021000
 8001624:	08004508 	.word	0x08004508
 8001628:	20000000 	.word	0x20000000
 800162c:	20000004 	.word	0x20000004
 8001630:	4ba0      	ldr	r3, [pc, #640]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a9f      	ldr	r2, [pc, #636]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 8001636:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800163a:	6013      	str	r3, [r2, #0]
 800163c:	4b9d      	ldr	r3, [pc, #628]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a9c      	ldr	r2, [pc, #624]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 8001642:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001646:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d013      	beq.n	8001678 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001650:	f7ff fb72 	bl	8000d38 <HAL_GetTick>
 8001654:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001656:	e008      	b.n	800166a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001658:	f7ff fb6e 	bl	8000d38 <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	2b64      	cmp	r3, #100	@ 0x64
 8001664:	d901      	bls.n	800166a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001666:	2303      	movs	r3, #3
 8001668:	e276      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800166a:	4b92      	ldr	r3, [pc, #584]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001672:	2b00      	cmp	r3, #0
 8001674:	d0f0      	beq.n	8001658 <HAL_RCC_OscConfig+0x2a8>
 8001676:	e014      	b.n	80016a2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001678:	f7ff fb5e 	bl	8000d38 <HAL_GetTick>
 800167c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800167e:	e008      	b.n	8001692 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001680:	f7ff fb5a 	bl	8000d38 <HAL_GetTick>
 8001684:	4602      	mov	r2, r0
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	2b64      	cmp	r3, #100	@ 0x64
 800168c:	d901      	bls.n	8001692 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800168e:	2303      	movs	r3, #3
 8001690:	e262      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001692:	4b88      	ldr	r3, [pc, #544]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d1f0      	bne.n	8001680 <HAL_RCC_OscConfig+0x2d0>
 800169e:	e000      	b.n	80016a2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d060      	beq.n	8001770 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	2b04      	cmp	r3, #4
 80016b2:	d005      	beq.n	80016c0 <HAL_RCC_OscConfig+0x310>
 80016b4:	69bb      	ldr	r3, [r7, #24]
 80016b6:	2b0c      	cmp	r3, #12
 80016b8:	d119      	bne.n	80016ee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d116      	bne.n	80016ee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016c0:	4b7c      	ldr	r3, [pc, #496]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d005      	beq.n	80016d8 <HAL_RCC_OscConfig+0x328>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d101      	bne.n	80016d8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e23f      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016d8:	4b76      	ldr	r3, [pc, #472]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	691b      	ldr	r3, [r3, #16]
 80016e4:	061b      	lsls	r3, r3, #24
 80016e6:	4973      	ldr	r1, [pc, #460]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 80016e8:	4313      	orrs	r3, r2
 80016ea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016ec:	e040      	b.n	8001770 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	68db      	ldr	r3, [r3, #12]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d023      	beq.n	800173e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016f6:	4b6f      	ldr	r3, [pc, #444]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a6e      	ldr	r2, [pc, #440]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 80016fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001700:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001702:	f7ff fb19 	bl	8000d38 <HAL_GetTick>
 8001706:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001708:	e008      	b.n	800171c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800170a:	f7ff fb15 	bl	8000d38 <HAL_GetTick>
 800170e:	4602      	mov	r2, r0
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	2b02      	cmp	r3, #2
 8001716:	d901      	bls.n	800171c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001718:	2303      	movs	r3, #3
 800171a:	e21d      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800171c:	4b65      	ldr	r3, [pc, #404]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001724:	2b00      	cmp	r3, #0
 8001726:	d0f0      	beq.n	800170a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001728:	4b62      	ldr	r3, [pc, #392]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	691b      	ldr	r3, [r3, #16]
 8001734:	061b      	lsls	r3, r3, #24
 8001736:	495f      	ldr	r1, [pc, #380]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 8001738:	4313      	orrs	r3, r2
 800173a:	604b      	str	r3, [r1, #4]
 800173c:	e018      	b.n	8001770 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800173e:	4b5d      	ldr	r3, [pc, #372]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a5c      	ldr	r2, [pc, #368]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 8001744:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001748:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800174a:	f7ff faf5 	bl	8000d38 <HAL_GetTick>
 800174e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001750:	e008      	b.n	8001764 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001752:	f7ff faf1 	bl	8000d38 <HAL_GetTick>
 8001756:	4602      	mov	r2, r0
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	2b02      	cmp	r3, #2
 800175e:	d901      	bls.n	8001764 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001760:	2303      	movs	r3, #3
 8001762:	e1f9      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001764:	4b53      	ldr	r3, [pc, #332]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800176c:	2b00      	cmp	r3, #0
 800176e:	d1f0      	bne.n	8001752 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 0308 	and.w	r3, r3, #8
 8001778:	2b00      	cmp	r3, #0
 800177a:	d03c      	beq.n	80017f6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	695b      	ldr	r3, [r3, #20]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d01c      	beq.n	80017be <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001784:	4b4b      	ldr	r3, [pc, #300]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 8001786:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800178a:	4a4a      	ldr	r2, [pc, #296]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001794:	f7ff fad0 	bl	8000d38 <HAL_GetTick>
 8001798:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800179a:	e008      	b.n	80017ae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800179c:	f7ff facc 	bl	8000d38 <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	2b02      	cmp	r3, #2
 80017a8:	d901      	bls.n	80017ae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e1d4      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017ae:	4b41      	ldr	r3, [pc, #260]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 80017b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017b4:	f003 0302 	and.w	r3, r3, #2
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d0ef      	beq.n	800179c <HAL_RCC_OscConfig+0x3ec>
 80017bc:	e01b      	b.n	80017f6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017be:	4b3d      	ldr	r3, [pc, #244]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 80017c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017c4:	4a3b      	ldr	r2, [pc, #236]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 80017c6:	f023 0301 	bic.w	r3, r3, #1
 80017ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017ce:	f7ff fab3 	bl	8000d38 <HAL_GetTick>
 80017d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017d4:	e008      	b.n	80017e8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017d6:	f7ff faaf 	bl	8000d38 <HAL_GetTick>
 80017da:	4602      	mov	r2, r0
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d901      	bls.n	80017e8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80017e4:	2303      	movs	r3, #3
 80017e6:	e1b7      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017e8:	4b32      	ldr	r3, [pc, #200]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 80017ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017ee:	f003 0302 	and.w	r3, r3, #2
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d1ef      	bne.n	80017d6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0304 	and.w	r3, r3, #4
 80017fe:	2b00      	cmp	r3, #0
 8001800:	f000 80a6 	beq.w	8001950 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001804:	2300      	movs	r3, #0
 8001806:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001808:	4b2a      	ldr	r3, [pc, #168]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 800180a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800180c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001810:	2b00      	cmp	r3, #0
 8001812:	d10d      	bne.n	8001830 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001814:	4b27      	ldr	r3, [pc, #156]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 8001816:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001818:	4a26      	ldr	r2, [pc, #152]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 800181a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800181e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001820:	4b24      	ldr	r3, [pc, #144]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 8001822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001824:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001828:	60bb      	str	r3, [r7, #8]
 800182a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800182c:	2301      	movs	r3, #1
 800182e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001830:	4b21      	ldr	r3, [pc, #132]	@ (80018b8 <HAL_RCC_OscConfig+0x508>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001838:	2b00      	cmp	r3, #0
 800183a:	d118      	bne.n	800186e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800183c:	4b1e      	ldr	r3, [pc, #120]	@ (80018b8 <HAL_RCC_OscConfig+0x508>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a1d      	ldr	r2, [pc, #116]	@ (80018b8 <HAL_RCC_OscConfig+0x508>)
 8001842:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001846:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001848:	f7ff fa76 	bl	8000d38 <HAL_GetTick>
 800184c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800184e:	e008      	b.n	8001862 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001850:	f7ff fa72 	bl	8000d38 <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	2b02      	cmp	r3, #2
 800185c:	d901      	bls.n	8001862 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800185e:	2303      	movs	r3, #3
 8001860:	e17a      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001862:	4b15      	ldr	r3, [pc, #84]	@ (80018b8 <HAL_RCC_OscConfig+0x508>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800186a:	2b00      	cmp	r3, #0
 800186c:	d0f0      	beq.n	8001850 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	2b01      	cmp	r3, #1
 8001874:	d108      	bne.n	8001888 <HAL_RCC_OscConfig+0x4d8>
 8001876:	4b0f      	ldr	r3, [pc, #60]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 8001878:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800187c:	4a0d      	ldr	r2, [pc, #52]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 800187e:	f043 0301 	orr.w	r3, r3, #1
 8001882:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001886:	e029      	b.n	80018dc <HAL_RCC_OscConfig+0x52c>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	2b05      	cmp	r3, #5
 800188e:	d115      	bne.n	80018bc <HAL_RCC_OscConfig+0x50c>
 8001890:	4b08      	ldr	r3, [pc, #32]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 8001892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001896:	4a07      	ldr	r2, [pc, #28]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 8001898:	f043 0304 	orr.w	r3, r3, #4
 800189c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80018a0:	4b04      	ldr	r3, [pc, #16]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 80018a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018a6:	4a03      	ldr	r2, [pc, #12]	@ (80018b4 <HAL_RCC_OscConfig+0x504>)
 80018a8:	f043 0301 	orr.w	r3, r3, #1
 80018ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80018b0:	e014      	b.n	80018dc <HAL_RCC_OscConfig+0x52c>
 80018b2:	bf00      	nop
 80018b4:	40021000 	.word	0x40021000
 80018b8:	40007000 	.word	0x40007000
 80018bc:	4b9c      	ldr	r3, [pc, #624]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 80018be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018c2:	4a9b      	ldr	r2, [pc, #620]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 80018c4:	f023 0301 	bic.w	r3, r3, #1
 80018c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80018cc:	4b98      	ldr	r3, [pc, #608]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 80018ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018d2:	4a97      	ldr	r2, [pc, #604]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 80018d4:	f023 0304 	bic.w	r3, r3, #4
 80018d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d016      	beq.n	8001912 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018e4:	f7ff fa28 	bl	8000d38 <HAL_GetTick>
 80018e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018ea:	e00a      	b.n	8001902 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018ec:	f7ff fa24 	bl	8000d38 <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e12a      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001902:	4b8b      	ldr	r3, [pc, #556]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001904:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001908:	f003 0302 	and.w	r3, r3, #2
 800190c:	2b00      	cmp	r3, #0
 800190e:	d0ed      	beq.n	80018ec <HAL_RCC_OscConfig+0x53c>
 8001910:	e015      	b.n	800193e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001912:	f7ff fa11 	bl	8000d38 <HAL_GetTick>
 8001916:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001918:	e00a      	b.n	8001930 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800191a:	f7ff fa0d 	bl	8000d38 <HAL_GetTick>
 800191e:	4602      	mov	r2, r0
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001928:	4293      	cmp	r3, r2
 800192a:	d901      	bls.n	8001930 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800192c:	2303      	movs	r3, #3
 800192e:	e113      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001930:	4b7f      	ldr	r3, [pc, #508]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001936:	f003 0302 	and.w	r3, r3, #2
 800193a:	2b00      	cmp	r3, #0
 800193c:	d1ed      	bne.n	800191a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800193e:	7ffb      	ldrb	r3, [r7, #31]
 8001940:	2b01      	cmp	r3, #1
 8001942:	d105      	bne.n	8001950 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001944:	4b7a      	ldr	r3, [pc, #488]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001948:	4a79      	ldr	r2, [pc, #484]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 800194a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800194e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001954:	2b00      	cmp	r3, #0
 8001956:	f000 80fe 	beq.w	8001b56 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800195e:	2b02      	cmp	r3, #2
 8001960:	f040 80d0 	bne.w	8001b04 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001964:	4b72      	ldr	r3, [pc, #456]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	f003 0203 	and.w	r2, r3, #3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001974:	429a      	cmp	r2, r3
 8001976:	d130      	bne.n	80019da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	3b01      	subs	r3, #1
 8001984:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001986:	429a      	cmp	r2, r3
 8001988:	d127      	bne.n	80019da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001994:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001996:	429a      	cmp	r2, r3
 8001998:	d11f      	bne.n	80019da <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80019a4:	2a07      	cmp	r2, #7
 80019a6:	bf14      	ite	ne
 80019a8:	2201      	movne	r2, #1
 80019aa:	2200      	moveq	r2, #0
 80019ac:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d113      	bne.n	80019da <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019bc:	085b      	lsrs	r3, r3, #1
 80019be:	3b01      	subs	r3, #1
 80019c0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d109      	bne.n	80019da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d0:	085b      	lsrs	r3, r3, #1
 80019d2:	3b01      	subs	r3, #1
 80019d4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d06e      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	2b0c      	cmp	r3, #12
 80019de:	d069      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80019e0:	4b53      	ldr	r3, [pc, #332]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d105      	bne.n	80019f8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80019ec:	4b50      	ldr	r3, [pc, #320]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e0ad      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80019fc:	4b4c      	ldr	r3, [pc, #304]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a4b      	ldr	r2, [pc, #300]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001a02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a06:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a08:	f7ff f996 	bl	8000d38 <HAL_GetTick>
 8001a0c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a0e:	e008      	b.n	8001a22 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a10:	f7ff f992 	bl	8000d38 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e09a      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a22:	4b43      	ldr	r3, [pc, #268]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d1f0      	bne.n	8001a10 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a2e:	4b40      	ldr	r3, [pc, #256]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001a30:	68da      	ldr	r2, [r3, #12]
 8001a32:	4b40      	ldr	r3, [pc, #256]	@ (8001b34 <HAL_RCC_OscConfig+0x784>)
 8001a34:	4013      	ands	r3, r2
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001a3e:	3a01      	subs	r2, #1
 8001a40:	0112      	lsls	r2, r2, #4
 8001a42:	4311      	orrs	r1, r2
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001a48:	0212      	lsls	r2, r2, #8
 8001a4a:	4311      	orrs	r1, r2
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001a50:	0852      	lsrs	r2, r2, #1
 8001a52:	3a01      	subs	r2, #1
 8001a54:	0552      	lsls	r2, r2, #21
 8001a56:	4311      	orrs	r1, r2
 8001a58:	687a      	ldr	r2, [r7, #4]
 8001a5a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001a5c:	0852      	lsrs	r2, r2, #1
 8001a5e:	3a01      	subs	r2, #1
 8001a60:	0652      	lsls	r2, r2, #25
 8001a62:	4311      	orrs	r1, r2
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001a68:	0912      	lsrs	r2, r2, #4
 8001a6a:	0452      	lsls	r2, r2, #17
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	4930      	ldr	r1, [pc, #192]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001a70:	4313      	orrs	r3, r2
 8001a72:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a74:	4b2e      	ldr	r3, [pc, #184]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a2d      	ldr	r2, [pc, #180]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001a7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a7e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a80:	4b2b      	ldr	r3, [pc, #172]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	4a2a      	ldr	r2, [pc, #168]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001a86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a8a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a8c:	f7ff f954 	bl	8000d38 <HAL_GetTick>
 8001a90:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a92:	e008      	b.n	8001aa6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a94:	f7ff f950 	bl	8000d38 <HAL_GetTick>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d901      	bls.n	8001aa6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e058      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001aa6:	4b22      	ldr	r3, [pc, #136]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d0f0      	beq.n	8001a94 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ab2:	e050      	b.n	8001b56 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e04f      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ab8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d148      	bne.n	8001b56 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001ac4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a19      	ldr	r2, [pc, #100]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001aca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ace:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ad0:	4b17      	ldr	r3, [pc, #92]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	4a16      	ldr	r2, [pc, #88]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001ad6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ada:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001adc:	f7ff f92c 	bl	8000d38 <HAL_GetTick>
 8001ae0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ae2:	e008      	b.n	8001af6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ae4:	f7ff f928 	bl	8000d38 <HAL_GetTick>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	d901      	bls.n	8001af6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001af2:	2303      	movs	r3, #3
 8001af4:	e030      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001af6:	4b0e      	ldr	r3, [pc, #56]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d0f0      	beq.n	8001ae4 <HAL_RCC_OscConfig+0x734>
 8001b02:	e028      	b.n	8001b56 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b04:	69bb      	ldr	r3, [r7, #24]
 8001b06:	2b0c      	cmp	r3, #12
 8001b08:	d023      	beq.n	8001b52 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b0a:	4b09      	ldr	r3, [pc, #36]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a08      	ldr	r2, [pc, #32]	@ (8001b30 <HAL_RCC_OscConfig+0x780>)
 8001b10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b16:	f7ff f90f 	bl	8000d38 <HAL_GetTick>
 8001b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b1c:	e00c      	b.n	8001b38 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b1e:	f7ff f90b 	bl	8000d38 <HAL_GetTick>
 8001b22:	4602      	mov	r2, r0
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	2b02      	cmp	r3, #2
 8001b2a:	d905      	bls.n	8001b38 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e013      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
 8001b30:	40021000 	.word	0x40021000
 8001b34:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b38:	4b09      	ldr	r3, [pc, #36]	@ (8001b60 <HAL_RCC_OscConfig+0x7b0>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d1ec      	bne.n	8001b1e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001b44:	4b06      	ldr	r3, [pc, #24]	@ (8001b60 <HAL_RCC_OscConfig+0x7b0>)
 8001b46:	68da      	ldr	r2, [r3, #12]
 8001b48:	4905      	ldr	r1, [pc, #20]	@ (8001b60 <HAL_RCC_OscConfig+0x7b0>)
 8001b4a:	4b06      	ldr	r3, [pc, #24]	@ (8001b64 <HAL_RCC_OscConfig+0x7b4>)
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	60cb      	str	r3, [r1, #12]
 8001b50:	e001      	b.n	8001b56 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e000      	b.n	8001b58 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001b56:	2300      	movs	r3, #0
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3720      	adds	r7, #32
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	40021000 	.word	0x40021000
 8001b64:	feeefffc 	.word	0xfeeefffc

08001b68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d101      	bne.n	8001b7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e0e7      	b.n	8001d4c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b7c:	4b75      	ldr	r3, [pc, #468]	@ (8001d54 <HAL_RCC_ClockConfig+0x1ec>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 0307 	and.w	r3, r3, #7
 8001b84:	683a      	ldr	r2, [r7, #0]
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d910      	bls.n	8001bac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b8a:	4b72      	ldr	r3, [pc, #456]	@ (8001d54 <HAL_RCC_ClockConfig+0x1ec>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f023 0207 	bic.w	r2, r3, #7
 8001b92:	4970      	ldr	r1, [pc, #448]	@ (8001d54 <HAL_RCC_ClockConfig+0x1ec>)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	4313      	orrs	r3, r2
 8001b98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b9a:	4b6e      	ldr	r3, [pc, #440]	@ (8001d54 <HAL_RCC_ClockConfig+0x1ec>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0307 	and.w	r3, r3, #7
 8001ba2:	683a      	ldr	r2, [r7, #0]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d001      	beq.n	8001bac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e0cf      	b.n	8001d4c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f003 0302 	and.w	r3, r3, #2
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d010      	beq.n	8001bda <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	689a      	ldr	r2, [r3, #8]
 8001bbc:	4b66      	ldr	r3, [pc, #408]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d908      	bls.n	8001bda <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bc8:	4b63      	ldr	r3, [pc, #396]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	4960      	ldr	r1, [pc, #384]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d04c      	beq.n	8001c80 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	2b03      	cmp	r3, #3
 8001bec:	d107      	bne.n	8001bfe <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bee:	4b5a      	ldr	r3, [pc, #360]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d121      	bne.n	8001c3e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e0a6      	b.n	8001d4c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d107      	bne.n	8001c16 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c06:	4b54      	ldr	r3, [pc, #336]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d115      	bne.n	8001c3e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e09a      	b.n	8001d4c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d107      	bne.n	8001c2e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c1e:	4b4e      	ldr	r3, [pc, #312]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d109      	bne.n	8001c3e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e08e      	b.n	8001d4c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c2e:	4b4a      	ldr	r3, [pc, #296]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d101      	bne.n	8001c3e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e086      	b.n	8001d4c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c3e:	4b46      	ldr	r3, [pc, #280]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	f023 0203 	bic.w	r2, r3, #3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	4943      	ldr	r1, [pc, #268]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c50:	f7ff f872 	bl	8000d38 <HAL_GetTick>
 8001c54:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c56:	e00a      	b.n	8001c6e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c58:	f7ff f86e 	bl	8000d38 <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e06e      	b.n	8001d4c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c6e:	4b3a      	ldr	r3, [pc, #232]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f003 020c 	and.w	r2, r3, #12
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d1eb      	bne.n	8001c58 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 0302 	and.w	r3, r3, #2
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d010      	beq.n	8001cae <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689a      	ldr	r2, [r3, #8]
 8001c90:	4b31      	ldr	r3, [pc, #196]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d208      	bcs.n	8001cae <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c9c:	4b2e      	ldr	r3, [pc, #184]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	492b      	ldr	r1, [pc, #172]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001caa:	4313      	orrs	r3, r2
 8001cac:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001cae:	4b29      	ldr	r3, [pc, #164]	@ (8001d54 <HAL_RCC_ClockConfig+0x1ec>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0307 	and.w	r3, r3, #7
 8001cb6:	683a      	ldr	r2, [r7, #0]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d210      	bcs.n	8001cde <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cbc:	4b25      	ldr	r3, [pc, #148]	@ (8001d54 <HAL_RCC_ClockConfig+0x1ec>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f023 0207 	bic.w	r2, r3, #7
 8001cc4:	4923      	ldr	r1, [pc, #140]	@ (8001d54 <HAL_RCC_ClockConfig+0x1ec>)
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ccc:	4b21      	ldr	r3, [pc, #132]	@ (8001d54 <HAL_RCC_ClockConfig+0x1ec>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 0307 	and.w	r3, r3, #7
 8001cd4:	683a      	ldr	r2, [r7, #0]
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	d001      	beq.n	8001cde <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e036      	b.n	8001d4c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0304 	and.w	r3, r3, #4
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d008      	beq.n	8001cfc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cea:	4b1b      	ldr	r3, [pc, #108]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	68db      	ldr	r3, [r3, #12]
 8001cf6:	4918      	ldr	r1, [pc, #96]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f003 0308 	and.w	r3, r3, #8
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d009      	beq.n	8001d1c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d08:	4b13      	ldr	r3, [pc, #76]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	691b      	ldr	r3, [r3, #16]
 8001d14:	00db      	lsls	r3, r3, #3
 8001d16:	4910      	ldr	r1, [pc, #64]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d1c:	f000 f824 	bl	8001d68 <HAL_RCC_GetSysClockFreq>
 8001d20:	4602      	mov	r2, r0
 8001d22:	4b0d      	ldr	r3, [pc, #52]	@ (8001d58 <HAL_RCC_ClockConfig+0x1f0>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	091b      	lsrs	r3, r3, #4
 8001d28:	f003 030f 	and.w	r3, r3, #15
 8001d2c:	490b      	ldr	r1, [pc, #44]	@ (8001d5c <HAL_RCC_ClockConfig+0x1f4>)
 8001d2e:	5ccb      	ldrb	r3, [r1, r3]
 8001d30:	f003 031f 	and.w	r3, r3, #31
 8001d34:	fa22 f303 	lsr.w	r3, r2, r3
 8001d38:	4a09      	ldr	r2, [pc, #36]	@ (8001d60 <HAL_RCC_ClockConfig+0x1f8>)
 8001d3a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001d3c:	4b09      	ldr	r3, [pc, #36]	@ (8001d64 <HAL_RCC_ClockConfig+0x1fc>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7fe ffa9 	bl	8000c98 <HAL_InitTick>
 8001d46:	4603      	mov	r3, r0
 8001d48:	72fb      	strb	r3, [r7, #11]

  return status;
 8001d4a:	7afb      	ldrb	r3, [r7, #11]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3710      	adds	r7, #16
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40022000 	.word	0x40022000
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	08004508 	.word	0x08004508
 8001d60:	20000000 	.word	0x20000000
 8001d64:	20000004 	.word	0x20000004

08001d68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b089      	sub	sp, #36	@ 0x24
 8001d6c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	61fb      	str	r3, [r7, #28]
 8001d72:	2300      	movs	r3, #0
 8001d74:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d76:	4b3e      	ldr	r3, [pc, #248]	@ (8001e70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	f003 030c 	and.w	r3, r3, #12
 8001d7e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d80:	4b3b      	ldr	r3, [pc, #236]	@ (8001e70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	f003 0303 	and.w	r3, r3, #3
 8001d88:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d005      	beq.n	8001d9c <HAL_RCC_GetSysClockFreq+0x34>
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	2b0c      	cmp	r3, #12
 8001d94:	d121      	bne.n	8001dda <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d11e      	bne.n	8001dda <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d9c:	4b34      	ldr	r3, [pc, #208]	@ (8001e70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 0308 	and.w	r3, r3, #8
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d107      	bne.n	8001db8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001da8:	4b31      	ldr	r3, [pc, #196]	@ (8001e70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001daa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001dae:	0a1b      	lsrs	r3, r3, #8
 8001db0:	f003 030f 	and.w	r3, r3, #15
 8001db4:	61fb      	str	r3, [r7, #28]
 8001db6:	e005      	b.n	8001dc4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001db8:	4b2d      	ldr	r3, [pc, #180]	@ (8001e70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	091b      	lsrs	r3, r3, #4
 8001dbe:	f003 030f 	and.w	r3, r3, #15
 8001dc2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001dc4:	4a2b      	ldr	r2, [pc, #172]	@ (8001e74 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dcc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d10d      	bne.n	8001df0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001dd4:	69fb      	ldr	r3, [r7, #28]
 8001dd6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001dd8:	e00a      	b.n	8001df0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	2b04      	cmp	r3, #4
 8001dde:	d102      	bne.n	8001de6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001de0:	4b25      	ldr	r3, [pc, #148]	@ (8001e78 <HAL_RCC_GetSysClockFreq+0x110>)
 8001de2:	61bb      	str	r3, [r7, #24]
 8001de4:	e004      	b.n	8001df0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	2b08      	cmp	r3, #8
 8001dea:	d101      	bne.n	8001df0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001dec:	4b23      	ldr	r3, [pc, #140]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0x114>)
 8001dee:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	2b0c      	cmp	r3, #12
 8001df4:	d134      	bne.n	8001e60 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001df6:	4b1e      	ldr	r3, [pc, #120]	@ (8001e70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001df8:	68db      	ldr	r3, [r3, #12]
 8001dfa:	f003 0303 	and.w	r3, r3, #3
 8001dfe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d003      	beq.n	8001e0e <HAL_RCC_GetSysClockFreq+0xa6>
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	2b03      	cmp	r3, #3
 8001e0a:	d003      	beq.n	8001e14 <HAL_RCC_GetSysClockFreq+0xac>
 8001e0c:	e005      	b.n	8001e1a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001e0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001e78 <HAL_RCC_GetSysClockFreq+0x110>)
 8001e10:	617b      	str	r3, [r7, #20]
      break;
 8001e12:	e005      	b.n	8001e20 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001e14:	4b19      	ldr	r3, [pc, #100]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0x114>)
 8001e16:	617b      	str	r3, [r7, #20]
      break;
 8001e18:	e002      	b.n	8001e20 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	617b      	str	r3, [r7, #20]
      break;
 8001e1e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e20:	4b13      	ldr	r3, [pc, #76]	@ (8001e70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	091b      	lsrs	r3, r3, #4
 8001e26:	f003 0307 	and.w	r3, r3, #7
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001e2e:	4b10      	ldr	r3, [pc, #64]	@ (8001e70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	0a1b      	lsrs	r3, r3, #8
 8001e34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001e38:	697a      	ldr	r2, [r7, #20]
 8001e3a:	fb03 f202 	mul.w	r2, r3, r2
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e44:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e46:	4b0a      	ldr	r3, [pc, #40]	@ (8001e70 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	0e5b      	lsrs	r3, r3, #25
 8001e4c:	f003 0303 	and.w	r3, r3, #3
 8001e50:	3301      	adds	r3, #1
 8001e52:	005b      	lsls	r3, r3, #1
 8001e54:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001e56:	697a      	ldr	r2, [r7, #20]
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e5e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001e60:	69bb      	ldr	r3, [r7, #24]
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3724      	adds	r7, #36	@ 0x24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	40021000 	.word	0x40021000
 8001e74:	08004520 	.word	0x08004520
 8001e78:	00f42400 	.word	0x00f42400
 8001e7c:	007a1200 	.word	0x007a1200

08001e80 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e84:	4b03      	ldr	r3, [pc, #12]	@ (8001e94 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e86:	681b      	ldr	r3, [r3, #0]
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	20000000 	.word	0x20000000

08001e98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e9c:	f7ff fff0 	bl	8001e80 <HAL_RCC_GetHCLKFreq>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	4b06      	ldr	r3, [pc, #24]	@ (8001ebc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	0a1b      	lsrs	r3, r3, #8
 8001ea8:	f003 0307 	and.w	r3, r3, #7
 8001eac:	4904      	ldr	r1, [pc, #16]	@ (8001ec0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001eae:	5ccb      	ldrb	r3, [r1, r3]
 8001eb0:	f003 031f 	and.w	r3, r3, #31
 8001eb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	08004518 	.word	0x08004518

08001ec4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001ec8:	f7ff ffda 	bl	8001e80 <HAL_RCC_GetHCLKFreq>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	4b06      	ldr	r3, [pc, #24]	@ (8001ee8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	0adb      	lsrs	r3, r3, #11
 8001ed4:	f003 0307 	and.w	r3, r3, #7
 8001ed8:	4904      	ldr	r1, [pc, #16]	@ (8001eec <HAL_RCC_GetPCLK2Freq+0x28>)
 8001eda:	5ccb      	ldrb	r3, [r1, r3]
 8001edc:	f003 031f 	and.w	r3, r3, #31
 8001ee0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	08004518 	.word	0x08004518

08001ef0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001ef8:	2300      	movs	r3, #0
 8001efa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001efc:	4b2a      	ldr	r3, [pc, #168]	@ (8001fa8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d003      	beq.n	8001f10 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001f08:	f7ff f9ee 	bl	80012e8 <HAL_PWREx_GetVoltageRange>
 8001f0c:	6178      	str	r0, [r7, #20]
 8001f0e:	e014      	b.n	8001f3a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f10:	4b25      	ldr	r3, [pc, #148]	@ (8001fa8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f14:	4a24      	ldr	r2, [pc, #144]	@ (8001fa8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f1c:	4b22      	ldr	r3, [pc, #136]	@ (8001fa8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001f28:	f7ff f9de 	bl	80012e8 <HAL_PWREx_GetVoltageRange>
 8001f2c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001fa8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f32:	4a1d      	ldr	r2, [pc, #116]	@ (8001fa8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f38:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f40:	d10b      	bne.n	8001f5a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2b80      	cmp	r3, #128	@ 0x80
 8001f46:	d919      	bls.n	8001f7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2ba0      	cmp	r3, #160	@ 0xa0
 8001f4c:	d902      	bls.n	8001f54 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f4e:	2302      	movs	r3, #2
 8001f50:	613b      	str	r3, [r7, #16]
 8001f52:	e013      	b.n	8001f7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f54:	2301      	movs	r3, #1
 8001f56:	613b      	str	r3, [r7, #16]
 8001f58:	e010      	b.n	8001f7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2b80      	cmp	r3, #128	@ 0x80
 8001f5e:	d902      	bls.n	8001f66 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001f60:	2303      	movs	r3, #3
 8001f62:	613b      	str	r3, [r7, #16]
 8001f64:	e00a      	b.n	8001f7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2b80      	cmp	r3, #128	@ 0x80
 8001f6a:	d102      	bne.n	8001f72 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	613b      	str	r3, [r7, #16]
 8001f70:	e004      	b.n	8001f7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2b70      	cmp	r3, #112	@ 0x70
 8001f76:	d101      	bne.n	8001f7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f78:	2301      	movs	r3, #1
 8001f7a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001fac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f023 0207 	bic.w	r2, r3, #7
 8001f84:	4909      	ldr	r1, [pc, #36]	@ (8001fac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f8c:	4b07      	ldr	r3, [pc, #28]	@ (8001fac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0307 	and.w	r3, r3, #7
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d001      	beq.n	8001f9e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e000      	b.n	8001fa0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3718      	adds	r7, #24
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	40022000 	.word	0x40022000

08001fb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b086      	sub	sp, #24
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001fb8:	2300      	movs	r3, #0
 8001fba:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d041      	beq.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001fd0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001fd4:	d02a      	beq.n	800202c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001fd6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001fda:	d824      	bhi.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001fdc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001fe0:	d008      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001fe2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001fe6:	d81e      	bhi.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d00a      	beq.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001fec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ff0:	d010      	beq.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001ff2:	e018      	b.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001ff4:	4b86      	ldr	r3, [pc, #536]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	4a85      	ldr	r2, [pc, #532]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ffa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ffe:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002000:	e015      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	3304      	adds	r3, #4
 8002006:	2100      	movs	r1, #0
 8002008:	4618      	mov	r0, r3
 800200a:	f000 fabb 	bl	8002584 <RCCEx_PLLSAI1_Config>
 800200e:	4603      	mov	r3, r0
 8002010:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002012:	e00c      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	3320      	adds	r3, #32
 8002018:	2100      	movs	r1, #0
 800201a:	4618      	mov	r0, r3
 800201c:	f000 fba6 	bl	800276c <RCCEx_PLLSAI2_Config>
 8002020:	4603      	mov	r3, r0
 8002022:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002024:	e003      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	74fb      	strb	r3, [r7, #19]
      break;
 800202a:	e000      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800202c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800202e:	7cfb      	ldrb	r3, [r7, #19]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d10b      	bne.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002034:	4b76      	ldr	r3, [pc, #472]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800203a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002042:	4973      	ldr	r1, [pc, #460]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002044:	4313      	orrs	r3, r2
 8002046:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800204a:	e001      	b.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800204c:	7cfb      	ldrb	r3, [r7, #19]
 800204e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d041      	beq.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002060:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002064:	d02a      	beq.n	80020bc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002066:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800206a:	d824      	bhi.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800206c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002070:	d008      	beq.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002072:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002076:	d81e      	bhi.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002078:	2b00      	cmp	r3, #0
 800207a:	d00a      	beq.n	8002092 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800207c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002080:	d010      	beq.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002082:	e018      	b.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002084:	4b62      	ldr	r3, [pc, #392]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	4a61      	ldr	r2, [pc, #388]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800208a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800208e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002090:	e015      	b.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	3304      	adds	r3, #4
 8002096:	2100      	movs	r1, #0
 8002098:	4618      	mov	r0, r3
 800209a:	f000 fa73 	bl	8002584 <RCCEx_PLLSAI1_Config>
 800209e:	4603      	mov	r3, r0
 80020a0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80020a2:	e00c      	b.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	3320      	adds	r3, #32
 80020a8:	2100      	movs	r1, #0
 80020aa:	4618      	mov	r0, r3
 80020ac:	f000 fb5e 	bl	800276c <RCCEx_PLLSAI2_Config>
 80020b0:	4603      	mov	r3, r0
 80020b2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80020b4:	e003      	b.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	74fb      	strb	r3, [r7, #19]
      break;
 80020ba:	e000      	b.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80020bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80020be:	7cfb      	ldrb	r3, [r7, #19]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d10b      	bne.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80020c4:	4b52      	ldr	r3, [pc, #328]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020ca:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80020d2:	494f      	ldr	r1, [pc, #316]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020d4:	4313      	orrs	r3, r2
 80020d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80020da:	e001      	b.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020dc:	7cfb      	ldrb	r3, [r7, #19]
 80020de:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	f000 80a0 	beq.w	800222e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020ee:	2300      	movs	r3, #0
 80020f0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80020f2:	4b47      	ldr	r3, [pc, #284]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d101      	bne.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80020fe:	2301      	movs	r3, #1
 8002100:	e000      	b.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002102:	2300      	movs	r3, #0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d00d      	beq.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002108:	4b41      	ldr	r3, [pc, #260]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800210a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800210c:	4a40      	ldr	r2, [pc, #256]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800210e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002112:	6593      	str	r3, [r2, #88]	@ 0x58
 8002114:	4b3e      	ldr	r3, [pc, #248]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002118:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800211c:	60bb      	str	r3, [r7, #8]
 800211e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002120:	2301      	movs	r3, #1
 8002122:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002124:	4b3b      	ldr	r3, [pc, #236]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a3a      	ldr	r2, [pc, #232]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800212a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800212e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002130:	f7fe fe02 	bl	8000d38 <HAL_GetTick>
 8002134:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002136:	e009      	b.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002138:	f7fe fdfe 	bl	8000d38 <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b02      	cmp	r3, #2
 8002144:	d902      	bls.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	74fb      	strb	r3, [r7, #19]
        break;
 800214a:	e005      	b.n	8002158 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800214c:	4b31      	ldr	r3, [pc, #196]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002154:	2b00      	cmp	r3, #0
 8002156:	d0ef      	beq.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002158:	7cfb      	ldrb	r3, [r7, #19]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d15c      	bne.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800215e:	4b2c      	ldr	r3, [pc, #176]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002160:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002164:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002168:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d01f      	beq.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002176:	697a      	ldr	r2, [r7, #20]
 8002178:	429a      	cmp	r2, r3
 800217a:	d019      	beq.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800217c:	4b24      	ldr	r3, [pc, #144]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800217e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002182:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002186:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002188:	4b21      	ldr	r3, [pc, #132]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800218a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800218e:	4a20      	ldr	r2, [pc, #128]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002190:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002194:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002198:	4b1d      	ldr	r3, [pc, #116]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800219a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800219e:	4a1c      	ldr	r2, [pc, #112]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80021a8:	4a19      	ldr	r2, [pc, #100]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	f003 0301 	and.w	r3, r3, #1
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d016      	beq.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ba:	f7fe fdbd 	bl	8000d38 <HAL_GetTick>
 80021be:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021c0:	e00b      	b.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c2:	f7fe fdb9 	bl	8000d38 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d902      	bls.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	74fb      	strb	r3, [r7, #19]
            break;
 80021d8:	e006      	b.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021da:	4b0d      	ldr	r3, [pc, #52]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021e0:	f003 0302 	and.w	r3, r3, #2
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d0ec      	beq.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80021e8:	7cfb      	ldrb	r3, [r7, #19]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d10c      	bne.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021ee:	4b08      	ldr	r3, [pc, #32]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80021fe:	4904      	ldr	r1, [pc, #16]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002200:	4313      	orrs	r3, r2
 8002202:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002206:	e009      	b.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002208:	7cfb      	ldrb	r3, [r7, #19]
 800220a:	74bb      	strb	r3, [r7, #18]
 800220c:	e006      	b.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800220e:	bf00      	nop
 8002210:	40021000 	.word	0x40021000
 8002214:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002218:	7cfb      	ldrb	r3, [r7, #19]
 800221a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800221c:	7c7b      	ldrb	r3, [r7, #17]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d105      	bne.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002222:	4b9e      	ldr	r3, [pc, #632]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002226:	4a9d      	ldr	r2, [pc, #628]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002228:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800222c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0301 	and.w	r3, r3, #1
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00a      	beq.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800223a:	4b98      	ldr	r3, [pc, #608]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800223c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002240:	f023 0203 	bic.w	r2, r3, #3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002248:	4994      	ldr	r1, [pc, #592]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800224a:	4313      	orrs	r3, r2
 800224c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0302 	and.w	r3, r3, #2
 8002258:	2b00      	cmp	r3, #0
 800225a:	d00a      	beq.n	8002272 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800225c:	4b8f      	ldr	r3, [pc, #572]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800225e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002262:	f023 020c 	bic.w	r2, r3, #12
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800226a:	498c      	ldr	r1, [pc, #560]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800226c:	4313      	orrs	r3, r2
 800226e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0304 	and.w	r3, r3, #4
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00a      	beq.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800227e:	4b87      	ldr	r3, [pc, #540]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002280:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002284:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228c:	4983      	ldr	r1, [pc, #524]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800228e:	4313      	orrs	r3, r2
 8002290:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0308 	and.w	r3, r3, #8
 800229c:	2b00      	cmp	r3, #0
 800229e:	d00a      	beq.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80022a0:	4b7e      	ldr	r3, [pc, #504]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ae:	497b      	ldr	r1, [pc, #492]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0310 	and.w	r3, r3, #16
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d00a      	beq.n	80022d8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80022c2:	4b76      	ldr	r3, [pc, #472]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022d0:	4972      	ldr	r1, [pc, #456]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d2:	4313      	orrs	r3, r2
 80022d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0320 	and.w	r3, r3, #32
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d00a      	beq.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80022e4:	4b6d      	ldr	r3, [pc, #436]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022ea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022f2:	496a      	ldr	r1, [pc, #424]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022f4:	4313      	orrs	r3, r2
 80022f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002302:	2b00      	cmp	r3, #0
 8002304:	d00a      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002306:	4b65      	ldr	r3, [pc, #404]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002308:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800230c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002314:	4961      	ldr	r1, [pc, #388]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002316:	4313      	orrs	r3, r2
 8002318:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002324:	2b00      	cmp	r3, #0
 8002326:	d00a      	beq.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002328:	4b5c      	ldr	r3, [pc, #368]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800232a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800232e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002336:	4959      	ldr	r1, [pc, #356]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002338:	4313      	orrs	r3, r2
 800233a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002346:	2b00      	cmp	r3, #0
 8002348:	d00a      	beq.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800234a:	4b54      	ldr	r3, [pc, #336]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800234c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002350:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002358:	4950      	ldr	r1, [pc, #320]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800235a:	4313      	orrs	r3, r2
 800235c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002368:	2b00      	cmp	r3, #0
 800236a:	d00a      	beq.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800236c:	4b4b      	ldr	r3, [pc, #300]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800236e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002372:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800237a:	4948      	ldr	r1, [pc, #288]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800237c:	4313      	orrs	r3, r2
 800237e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800238a:	2b00      	cmp	r3, #0
 800238c:	d00a      	beq.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800238e:	4b43      	ldr	r3, [pc, #268]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002390:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002394:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800239c:	493f      	ldr	r1, [pc, #252]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800239e:	4313      	orrs	r3, r2
 80023a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d028      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80023b0:	4b3a      	ldr	r3, [pc, #232]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80023be:	4937      	ldr	r1, [pc, #220]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023c0:	4313      	orrs	r3, r2
 80023c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80023ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80023ce:	d106      	bne.n	80023de <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023d0:	4b32      	ldr	r3, [pc, #200]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	4a31      	ldr	r2, [pc, #196]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023da:	60d3      	str	r3, [r2, #12]
 80023dc:	e011      	b.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80023e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80023e6:	d10c      	bne.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	3304      	adds	r3, #4
 80023ec:	2101      	movs	r1, #1
 80023ee:	4618      	mov	r0, r3
 80023f0:	f000 f8c8 	bl	8002584 <RCCEx_PLLSAI1_Config>
 80023f4:	4603      	mov	r3, r0
 80023f6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80023f8:	7cfb      	ldrb	r3, [r7, #19]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80023fe:	7cfb      	ldrb	r3, [r7, #19]
 8002400:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d028      	beq.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800240e:	4b23      	ldr	r3, [pc, #140]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002410:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002414:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800241c:	491f      	ldr	r1, [pc, #124]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800241e:	4313      	orrs	r3, r2
 8002420:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002428:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800242c:	d106      	bne.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800242e:	4b1b      	ldr	r3, [pc, #108]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	4a1a      	ldr	r2, [pc, #104]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002434:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002438:	60d3      	str	r3, [r2, #12]
 800243a:	e011      	b.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002440:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002444:	d10c      	bne.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	3304      	adds	r3, #4
 800244a:	2101      	movs	r1, #1
 800244c:	4618      	mov	r0, r3
 800244e:	f000 f899 	bl	8002584 <RCCEx_PLLSAI1_Config>
 8002452:	4603      	mov	r3, r0
 8002454:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002456:	7cfb      	ldrb	r3, [r7, #19]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d001      	beq.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800245c:	7cfb      	ldrb	r3, [r7, #19]
 800245e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d02b      	beq.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800246c:	4b0b      	ldr	r3, [pc, #44]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800246e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002472:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800247a:	4908      	ldr	r1, [pc, #32]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800247c:	4313      	orrs	r3, r2
 800247e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002486:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800248a:	d109      	bne.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800248c:	4b03      	ldr	r3, [pc, #12]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	4a02      	ldr	r2, [pc, #8]	@ (800249c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002492:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002496:	60d3      	str	r3, [r2, #12]
 8002498:	e014      	b.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800249a:	bf00      	nop
 800249c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80024a8:	d10c      	bne.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	3304      	adds	r3, #4
 80024ae:	2101      	movs	r1, #1
 80024b0:	4618      	mov	r0, r3
 80024b2:	f000 f867 	bl	8002584 <RCCEx_PLLSAI1_Config>
 80024b6:	4603      	mov	r3, r0
 80024b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80024ba:	7cfb      	ldrb	r3, [r7, #19]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80024c0:	7cfb      	ldrb	r3, [r7, #19]
 80024c2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d02f      	beq.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80024d0:	4b2b      	ldr	r3, [pc, #172]	@ (8002580 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024d6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024de:	4928      	ldr	r1, [pc, #160]	@ (8002580 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024e0:	4313      	orrs	r3, r2
 80024e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80024ee:	d10d      	bne.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	3304      	adds	r3, #4
 80024f4:	2102      	movs	r1, #2
 80024f6:	4618      	mov	r0, r3
 80024f8:	f000 f844 	bl	8002584 <RCCEx_PLLSAI1_Config>
 80024fc:	4603      	mov	r3, r0
 80024fe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002500:	7cfb      	ldrb	r3, [r7, #19]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d014      	beq.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002506:	7cfb      	ldrb	r3, [r7, #19]
 8002508:	74bb      	strb	r3, [r7, #18]
 800250a:	e011      	b.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002510:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002514:	d10c      	bne.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3320      	adds	r3, #32
 800251a:	2102      	movs	r1, #2
 800251c:	4618      	mov	r0, r3
 800251e:	f000 f925 	bl	800276c <RCCEx_PLLSAI2_Config>
 8002522:	4603      	mov	r3, r0
 8002524:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002526:	7cfb      	ldrb	r3, [r7, #19]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800252c:	7cfb      	ldrb	r3, [r7, #19]
 800252e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d00a      	beq.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800253c:	4b10      	ldr	r3, [pc, #64]	@ (8002580 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800253e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002542:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800254a:	490d      	ldr	r1, [pc, #52]	@ (8002580 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800254c:	4313      	orrs	r3, r2
 800254e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d00b      	beq.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800255e:	4b08      	ldr	r3, [pc, #32]	@ (8002580 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002564:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800256e:	4904      	ldr	r1, [pc, #16]	@ (8002580 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002570:	4313      	orrs	r3, r2
 8002572:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002576:	7cbb      	ldrb	r3, [r7, #18]
}
 8002578:	4618      	mov	r0, r3
 800257a:	3718      	adds	r7, #24
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	40021000 	.word	0x40021000

08002584 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800258e:	2300      	movs	r3, #0
 8002590:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002592:	4b75      	ldr	r3, [pc, #468]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	f003 0303 	and.w	r3, r3, #3
 800259a:	2b00      	cmp	r3, #0
 800259c:	d018      	beq.n	80025d0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800259e:	4b72      	ldr	r3, [pc, #456]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	f003 0203 	and.w	r2, r3, #3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d10d      	bne.n	80025ca <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
       ||
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d009      	beq.n	80025ca <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80025b6:	4b6c      	ldr	r3, [pc, #432]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	091b      	lsrs	r3, r3, #4
 80025bc:	f003 0307 	and.w	r3, r3, #7
 80025c0:	1c5a      	adds	r2, r3, #1
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	685b      	ldr	r3, [r3, #4]
       ||
 80025c6:	429a      	cmp	r2, r3
 80025c8:	d047      	beq.n	800265a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	73fb      	strb	r3, [r7, #15]
 80025ce:	e044      	b.n	800265a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2b03      	cmp	r3, #3
 80025d6:	d018      	beq.n	800260a <RCCEx_PLLSAI1_Config+0x86>
 80025d8:	2b03      	cmp	r3, #3
 80025da:	d825      	bhi.n	8002628 <RCCEx_PLLSAI1_Config+0xa4>
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d002      	beq.n	80025e6 <RCCEx_PLLSAI1_Config+0x62>
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d009      	beq.n	80025f8 <RCCEx_PLLSAI1_Config+0x74>
 80025e4:	e020      	b.n	8002628 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80025e6:	4b60      	ldr	r3, [pc, #384]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0302 	and.w	r3, r3, #2
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d11d      	bne.n	800262e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025f6:	e01a      	b.n	800262e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80025f8:	4b5b      	ldr	r3, [pc, #364]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002600:	2b00      	cmp	r3, #0
 8002602:	d116      	bne.n	8002632 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002608:	e013      	b.n	8002632 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800260a:	4b57      	ldr	r3, [pc, #348]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d10f      	bne.n	8002636 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002616:	4b54      	ldr	r3, [pc, #336]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d109      	bne.n	8002636 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002626:	e006      	b.n	8002636 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	73fb      	strb	r3, [r7, #15]
      break;
 800262c:	e004      	b.n	8002638 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800262e:	bf00      	nop
 8002630:	e002      	b.n	8002638 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002632:	bf00      	nop
 8002634:	e000      	b.n	8002638 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002636:	bf00      	nop
    }

    if(status == HAL_OK)
 8002638:	7bfb      	ldrb	r3, [r7, #15]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d10d      	bne.n	800265a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800263e:	4b4a      	ldr	r3, [pc, #296]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002640:	68db      	ldr	r3, [r3, #12]
 8002642:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6819      	ldr	r1, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	3b01      	subs	r3, #1
 8002650:	011b      	lsls	r3, r3, #4
 8002652:	430b      	orrs	r3, r1
 8002654:	4944      	ldr	r1, [pc, #272]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002656:	4313      	orrs	r3, r2
 8002658:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800265a:	7bfb      	ldrb	r3, [r7, #15]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d17d      	bne.n	800275c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002660:	4b41      	ldr	r3, [pc, #260]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a40      	ldr	r2, [pc, #256]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002666:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800266a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800266c:	f7fe fb64 	bl	8000d38 <HAL_GetTick>
 8002670:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002672:	e009      	b.n	8002688 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002674:	f7fe fb60 	bl	8000d38 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b02      	cmp	r3, #2
 8002680:	d902      	bls.n	8002688 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	73fb      	strb	r3, [r7, #15]
        break;
 8002686:	e005      	b.n	8002694 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002688:	4b37      	ldr	r3, [pc, #220]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1ef      	bne.n	8002674 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002694:	7bfb      	ldrb	r3, [r7, #15]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d160      	bne.n	800275c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d111      	bne.n	80026c4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80026a0:	4b31      	ldr	r3, [pc, #196]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80026a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	6892      	ldr	r2, [r2, #8]
 80026b0:	0211      	lsls	r1, r2, #8
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	68d2      	ldr	r2, [r2, #12]
 80026b6:	0912      	lsrs	r2, r2, #4
 80026b8:	0452      	lsls	r2, r2, #17
 80026ba:	430a      	orrs	r2, r1
 80026bc:	492a      	ldr	r1, [pc, #168]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026be:	4313      	orrs	r3, r2
 80026c0:	610b      	str	r3, [r1, #16]
 80026c2:	e027      	b.n	8002714 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d112      	bne.n	80026f0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80026ca:	4b27      	ldr	r3, [pc, #156]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80026d2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	6892      	ldr	r2, [r2, #8]
 80026da:	0211      	lsls	r1, r2, #8
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	6912      	ldr	r2, [r2, #16]
 80026e0:	0852      	lsrs	r2, r2, #1
 80026e2:	3a01      	subs	r2, #1
 80026e4:	0552      	lsls	r2, r2, #21
 80026e6:	430a      	orrs	r2, r1
 80026e8:	491f      	ldr	r1, [pc, #124]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026ea:	4313      	orrs	r3, r2
 80026ec:	610b      	str	r3, [r1, #16]
 80026ee:	e011      	b.n	8002714 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80026f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026f2:	691b      	ldr	r3, [r3, #16]
 80026f4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80026f8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	6892      	ldr	r2, [r2, #8]
 8002700:	0211      	lsls	r1, r2, #8
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	6952      	ldr	r2, [r2, #20]
 8002706:	0852      	lsrs	r2, r2, #1
 8002708:	3a01      	subs	r2, #1
 800270a:	0652      	lsls	r2, r2, #25
 800270c:	430a      	orrs	r2, r1
 800270e:	4916      	ldr	r1, [pc, #88]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002710:	4313      	orrs	r3, r2
 8002712:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002714:	4b14      	ldr	r3, [pc, #80]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a13      	ldr	r2, [pc, #76]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 800271a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800271e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002720:	f7fe fb0a 	bl	8000d38 <HAL_GetTick>
 8002724:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002726:	e009      	b.n	800273c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002728:	f7fe fb06 	bl	8000d38 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b02      	cmp	r3, #2
 8002734:	d902      	bls.n	800273c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	73fb      	strb	r3, [r7, #15]
          break;
 800273a:	e005      	b.n	8002748 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800273c:	4b0a      	ldr	r3, [pc, #40]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d0ef      	beq.n	8002728 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002748:	7bfb      	ldrb	r3, [r7, #15]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d106      	bne.n	800275c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800274e:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002750:	691a      	ldr	r2, [r3, #16]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	699b      	ldr	r3, [r3, #24]
 8002756:	4904      	ldr	r1, [pc, #16]	@ (8002768 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002758:	4313      	orrs	r3, r2
 800275a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800275c:	7bfb      	ldrb	r3, [r7, #15]
}
 800275e:	4618      	mov	r0, r3
 8002760:	3710      	adds	r7, #16
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	40021000 	.word	0x40021000

0800276c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002776:	2300      	movs	r3, #0
 8002778:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800277a:	4b6a      	ldr	r3, [pc, #424]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	f003 0303 	and.w	r3, r3, #3
 8002782:	2b00      	cmp	r3, #0
 8002784:	d018      	beq.n	80027b8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002786:	4b67      	ldr	r3, [pc, #412]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	f003 0203 	and.w	r2, r3, #3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	429a      	cmp	r2, r3
 8002794:	d10d      	bne.n	80027b2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
       ||
 800279a:	2b00      	cmp	r3, #0
 800279c:	d009      	beq.n	80027b2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800279e:	4b61      	ldr	r3, [pc, #388]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	091b      	lsrs	r3, r3, #4
 80027a4:	f003 0307 	and.w	r3, r3, #7
 80027a8:	1c5a      	adds	r2, r3, #1
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
       ||
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d047      	beq.n	8002842 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	73fb      	strb	r3, [r7, #15]
 80027b6:	e044      	b.n	8002842 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2b03      	cmp	r3, #3
 80027be:	d018      	beq.n	80027f2 <RCCEx_PLLSAI2_Config+0x86>
 80027c0:	2b03      	cmp	r3, #3
 80027c2:	d825      	bhi.n	8002810 <RCCEx_PLLSAI2_Config+0xa4>
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d002      	beq.n	80027ce <RCCEx_PLLSAI2_Config+0x62>
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d009      	beq.n	80027e0 <RCCEx_PLLSAI2_Config+0x74>
 80027cc:	e020      	b.n	8002810 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80027ce:	4b55      	ldr	r3, [pc, #340]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d11d      	bne.n	8002816 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027de:	e01a      	b.n	8002816 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80027e0:	4b50      	ldr	r3, [pc, #320]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d116      	bne.n	800281a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027f0:	e013      	b.n	800281a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80027f2:	4b4c      	ldr	r3, [pc, #304]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d10f      	bne.n	800281e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80027fe:	4b49      	ldr	r3, [pc, #292]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d109      	bne.n	800281e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800280e:	e006      	b.n	800281e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	73fb      	strb	r3, [r7, #15]
      break;
 8002814:	e004      	b.n	8002820 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002816:	bf00      	nop
 8002818:	e002      	b.n	8002820 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800281a:	bf00      	nop
 800281c:	e000      	b.n	8002820 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800281e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002820:	7bfb      	ldrb	r3, [r7, #15]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d10d      	bne.n	8002842 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002826:	4b3f      	ldr	r3, [pc, #252]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6819      	ldr	r1, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	3b01      	subs	r3, #1
 8002838:	011b      	lsls	r3, r3, #4
 800283a:	430b      	orrs	r3, r1
 800283c:	4939      	ldr	r1, [pc, #228]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 800283e:	4313      	orrs	r3, r2
 8002840:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002842:	7bfb      	ldrb	r3, [r7, #15]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d167      	bne.n	8002918 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002848:	4b36      	ldr	r3, [pc, #216]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a35      	ldr	r2, [pc, #212]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 800284e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002852:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002854:	f7fe fa70 	bl	8000d38 <HAL_GetTick>
 8002858:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800285a:	e009      	b.n	8002870 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800285c:	f7fe fa6c 	bl	8000d38 <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	2b02      	cmp	r3, #2
 8002868:	d902      	bls.n	8002870 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	73fb      	strb	r3, [r7, #15]
        break;
 800286e:	e005      	b.n	800287c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002870:	4b2c      	ldr	r3, [pc, #176]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002878:	2b00      	cmp	r3, #0
 800287a:	d1ef      	bne.n	800285c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800287c:	7bfb      	ldrb	r3, [r7, #15]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d14a      	bne.n	8002918 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d111      	bne.n	80028ac <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002888:	4b26      	ldr	r3, [pc, #152]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 800288a:	695b      	ldr	r3, [r3, #20]
 800288c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002890:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	6892      	ldr	r2, [r2, #8]
 8002898:	0211      	lsls	r1, r2, #8
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	68d2      	ldr	r2, [r2, #12]
 800289e:	0912      	lsrs	r2, r2, #4
 80028a0:	0452      	lsls	r2, r2, #17
 80028a2:	430a      	orrs	r2, r1
 80028a4:	491f      	ldr	r1, [pc, #124]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	614b      	str	r3, [r1, #20]
 80028aa:	e011      	b.n	80028d0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80028ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028ae:	695b      	ldr	r3, [r3, #20]
 80028b0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80028b4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	6892      	ldr	r2, [r2, #8]
 80028bc:	0211      	lsls	r1, r2, #8
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	6912      	ldr	r2, [r2, #16]
 80028c2:	0852      	lsrs	r2, r2, #1
 80028c4:	3a01      	subs	r2, #1
 80028c6:	0652      	lsls	r2, r2, #25
 80028c8:	430a      	orrs	r2, r1
 80028ca:	4916      	ldr	r1, [pc, #88]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028cc:	4313      	orrs	r3, r2
 80028ce:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80028d0:	4b14      	ldr	r3, [pc, #80]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a13      	ldr	r2, [pc, #76]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028da:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028dc:	f7fe fa2c 	bl	8000d38 <HAL_GetTick>
 80028e0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80028e2:	e009      	b.n	80028f8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80028e4:	f7fe fa28 	bl	8000d38 <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	2b02      	cmp	r3, #2
 80028f0:	d902      	bls.n	80028f8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	73fb      	strb	r3, [r7, #15]
          break;
 80028f6:	e005      	b.n	8002904 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80028f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d0ef      	beq.n	80028e4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002904:	7bfb      	ldrb	r3, [r7, #15]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d106      	bne.n	8002918 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800290a:	4b06      	ldr	r3, [pc, #24]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 800290c:	695a      	ldr	r2, [r3, #20]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	695b      	ldr	r3, [r3, #20]
 8002912:	4904      	ldr	r1, [pc, #16]	@ (8002924 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002914:	4313      	orrs	r3, r2
 8002916:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002918:	7bfb      	ldrb	r3, [r7, #15]
}
 800291a:	4618      	mov	r0, r3
 800291c:	3710      	adds	r7, #16
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	40021000 	.word	0x40021000

08002928 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d101      	bne.n	800293a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e095      	b.n	8002a66 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800293e:	2b00      	cmp	r3, #0
 8002940:	d108      	bne.n	8002954 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800294a:	d009      	beq.n	8002960 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	61da      	str	r2, [r3, #28]
 8002952:	e005      	b.n	8002960 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2200      	movs	r2, #0
 8002964:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2b00      	cmp	r3, #0
 8002970:	d106      	bne.n	8002980 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f7fd ffa0 	bl	80008c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2202      	movs	r2, #2
 8002984:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002996:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80029a0:	d902      	bls.n	80029a8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80029a2:	2300      	movs	r3, #0
 80029a4:	60fb      	str	r3, [r7, #12]
 80029a6:	e002      	b.n	80029ae <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80029a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029ac:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80029b6:	d007      	beq.n	80029c8 <HAL_SPI_Init+0xa0>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80029c0:	d002      	beq.n	80029c8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80029d8:	431a      	orrs	r2, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	691b      	ldr	r3, [r3, #16]
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	431a      	orrs	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	695b      	ldr	r3, [r3, #20]
 80029e8:	f003 0301 	and.w	r3, r3, #1
 80029ec:	431a      	orrs	r2, r3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	699b      	ldr	r3, [r3, #24]
 80029f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029f6:	431a      	orrs	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	69db      	ldr	r3, [r3, #28]
 80029fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a00:	431a      	orrs	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6a1b      	ldr	r3, [r3, #32]
 8002a06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a0a:	ea42 0103 	orr.w	r1, r2, r3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a12:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	699b      	ldr	r3, [r3, #24]
 8002a22:	0c1b      	lsrs	r3, r3, #16
 8002a24:	f003 0204 	and.w	r2, r3, #4
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a2c:	f003 0310 	and.w	r3, r3, #16
 8002a30:	431a      	orrs	r2, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a36:	f003 0308 	and.w	r3, r3, #8
 8002a3a:	431a      	orrs	r2, r3
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002a44:	ea42 0103 	orr.w	r1, r2, r3
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	430a      	orrs	r2, r1
 8002a54:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002a64:	2300      	movs	r3, #0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3710      	adds	r7, #16
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b088      	sub	sp, #32
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	60f8      	str	r0, [r7, #12]
 8002a76:	60b9      	str	r1, [r7, #8]
 8002a78:	603b      	str	r3, [r7, #0]
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002a7e:	f7fe f95b 	bl	8000d38 <HAL_GetTick>
 8002a82:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002a84:	88fb      	ldrh	r3, [r7, #6]
 8002a86:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d001      	beq.n	8002a98 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002a94:	2302      	movs	r3, #2
 8002a96:	e15c      	b.n	8002d52 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d002      	beq.n	8002aa4 <HAL_SPI_Transmit+0x36>
 8002a9e:	88fb      	ldrh	r3, [r7, #6]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d101      	bne.n	8002aa8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e154      	b.n	8002d52 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d101      	bne.n	8002ab6 <HAL_SPI_Transmit+0x48>
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	e14d      	b.n	8002d52 <HAL_SPI_Transmit+0x2e4>
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2203      	movs	r2, #3
 8002ac2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	68ba      	ldr	r2, [r7, #8]
 8002ad0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	88fa      	ldrh	r2, [r7, #6]
 8002ad6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	88fa      	ldrh	r2, [r7, #6]
 8002adc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2200      	movs	r2, #0
 8002af0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2200      	movs	r2, #0
 8002af8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2200      	movs	r2, #0
 8002afe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b08:	d10f      	bne.n	8002b2a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b18:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002b28:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b34:	2b40      	cmp	r3, #64	@ 0x40
 8002b36:	d007      	beq.n	8002b48 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002b50:	d952      	bls.n	8002bf8 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d002      	beq.n	8002b60 <HAL_SPI_Transmit+0xf2>
 8002b5a:	8b7b      	ldrh	r3, [r7, #26]
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d145      	bne.n	8002bec <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b64:	881a      	ldrh	r2, [r3, #0]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b70:	1c9a      	adds	r2, r3, #2
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	3b01      	subs	r3, #1
 8002b7e:	b29a      	uxth	r2, r3
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002b84:	e032      	b.n	8002bec <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f003 0302 	and.w	r3, r3, #2
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d112      	bne.n	8002bba <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b98:	881a      	ldrh	r2, [r3, #0]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ba4:	1c9a      	adds	r2, r3, #2
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	3b01      	subs	r3, #1
 8002bb2:	b29a      	uxth	r2, r3
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002bb8:	e018      	b.n	8002bec <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002bba:	f7fe f8bd 	bl	8000d38 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	683a      	ldr	r2, [r7, #0]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d803      	bhi.n	8002bd2 <HAL_SPI_Transmit+0x164>
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd0:	d102      	bne.n	8002bd8 <HAL_SPI_Transmit+0x16a>
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d109      	bne.n	8002bec <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002be8:	2303      	movs	r3, #3
 8002bea:	e0b2      	b.n	8002d52 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002bf0:	b29b      	uxth	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1c7      	bne.n	8002b86 <HAL_SPI_Transmit+0x118>
 8002bf6:	e083      	b.n	8002d00 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d002      	beq.n	8002c06 <HAL_SPI_Transmit+0x198>
 8002c00:	8b7b      	ldrh	r3, [r7, #26]
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d177      	bne.n	8002cf6 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d912      	bls.n	8002c36 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c14:	881a      	ldrh	r2, [r3, #0]
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c20:	1c9a      	adds	r2, r3, #2
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	3b02      	subs	r3, #2
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002c34:	e05f      	b.n	8002cf6 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	330c      	adds	r3, #12
 8002c40:	7812      	ldrb	r2, [r2, #0]
 8002c42:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c48:	1c5a      	adds	r2, r3, #1
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	3b01      	subs	r3, #1
 8002c56:	b29a      	uxth	r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002c5c:	e04b      	b.n	8002cf6 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f003 0302 	and.w	r3, r3, #2
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d12b      	bne.n	8002cc4 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d912      	bls.n	8002c9c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c7a:	881a      	ldrh	r2, [r3, #0]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c86:	1c9a      	adds	r2, r3, #2
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	3b02      	subs	r3, #2
 8002c94:	b29a      	uxth	r2, r3
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002c9a:	e02c      	b.n	8002cf6 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	330c      	adds	r3, #12
 8002ca6:	7812      	ldrb	r2, [r2, #0]
 8002ca8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cae:	1c5a      	adds	r2, r3, #1
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002cc2:	e018      	b.n	8002cf6 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002cc4:	f7fe f838 	bl	8000d38 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	683a      	ldr	r2, [r7, #0]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d803      	bhi.n	8002cdc <HAL_SPI_Transmit+0x26e>
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cda:	d102      	bne.n	8002ce2 <HAL_SPI_Transmit+0x274>
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d109      	bne.n	8002cf6 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2200      	movs	r2, #0
 8002cee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e02d      	b.n	8002d52 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d1ae      	bne.n	8002c5e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d00:	69fa      	ldr	r2, [r7, #28]
 8002d02:	6839      	ldr	r1, [r7, #0]
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f000 f947 	bl	8002f98 <SPI_EndRxTxTransaction>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d002      	beq.n	8002d16 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2220      	movs	r2, #32
 8002d14:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d10a      	bne.n	8002d34 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d1e:	2300      	movs	r3, #0
 8002d20:	617b      	str	r3, [r7, #20]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	617b      	str	r3, [r7, #20]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	617b      	str	r3, [r7, #20]
 8002d32:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2201      	movs	r2, #1
 8002d38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e000      	b.n	8002d52 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8002d50:	2300      	movs	r3, #0
  }
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3720      	adds	r7, #32
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
	...

08002d5c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b088      	sub	sp, #32
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	603b      	str	r3, [r7, #0]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002d6c:	f7fd ffe4 	bl	8000d38 <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d74:	1a9b      	subs	r3, r3, r2
 8002d76:	683a      	ldr	r2, [r7, #0]
 8002d78:	4413      	add	r3, r2
 8002d7a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002d7c:	f7fd ffdc 	bl	8000d38 <HAL_GetTick>
 8002d80:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002d82:	4b39      	ldr	r3, [pc, #228]	@ (8002e68 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	015b      	lsls	r3, r3, #5
 8002d88:	0d1b      	lsrs	r3, r3, #20
 8002d8a:	69fa      	ldr	r2, [r7, #28]
 8002d8c:	fb02 f303 	mul.w	r3, r2, r3
 8002d90:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d92:	e054      	b.n	8002e3e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d9a:	d050      	beq.n	8002e3e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002d9c:	f7fd ffcc 	bl	8000d38 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	69fa      	ldr	r2, [r7, #28]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d902      	bls.n	8002db2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d13d      	bne.n	8002e2e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	685a      	ldr	r2, [r3, #4]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002dc0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002dca:	d111      	bne.n	8002df0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002dd4:	d004      	beq.n	8002de0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dde:	d107      	bne.n	8002df0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002dee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002df8:	d10f      	bne.n	8002e1a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e08:	601a      	str	r2, [r3, #0]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e18:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e017      	b.n	8002e5e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d101      	bne.n	8002e38 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002e34:	2300      	movs	r3, #0
 8002e36:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	3b01      	subs	r3, #1
 8002e3c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	689a      	ldr	r2, [r3, #8]
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	4013      	ands	r3, r2
 8002e48:	68ba      	ldr	r2, [r7, #8]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	bf0c      	ite	eq
 8002e4e:	2301      	moveq	r3, #1
 8002e50:	2300      	movne	r3, #0
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	461a      	mov	r2, r3
 8002e56:	79fb      	ldrb	r3, [r7, #7]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d19b      	bne.n	8002d94 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3720      	adds	r7, #32
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	20000000 	.word	0x20000000

08002e6c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b08a      	sub	sp, #40	@ 0x28
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	60b9      	str	r1, [r7, #8]
 8002e76:	607a      	str	r2, [r7, #4]
 8002e78:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002e7e:	f7fd ff5b 	bl	8000d38 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e86:	1a9b      	subs	r3, r3, r2
 8002e88:	683a      	ldr	r2, [r7, #0]
 8002e8a:	4413      	add	r3, r2
 8002e8c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8002e8e:	f7fd ff53 	bl	8000d38 <HAL_GetTick>
 8002e92:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	330c      	adds	r3, #12
 8002e9a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002e9c:	4b3d      	ldr	r3, [pc, #244]	@ (8002f94 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	4613      	mov	r3, r2
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	4413      	add	r3, r2
 8002ea6:	00da      	lsls	r2, r3, #3
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	0d1b      	lsrs	r3, r3, #20
 8002eac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eae:	fb02 f303 	mul.w	r3, r2, r3
 8002eb2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002eb4:	e060      	b.n	8002f78 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002ebc:	d107      	bne.n	8002ece <SPI_WaitFifoStateUntilTimeout+0x62>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d104      	bne.n	8002ece <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002ecc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ed4:	d050      	beq.n	8002f78 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002ed6:	f7fd ff2f 	bl	8000d38 <HAL_GetTick>
 8002eda:	4602      	mov	r2, r0
 8002edc:	6a3b      	ldr	r3, [r7, #32]
 8002ede:	1ad3      	subs	r3, r2, r3
 8002ee0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d902      	bls.n	8002eec <SPI_WaitFifoStateUntilTimeout+0x80>
 8002ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d13d      	bne.n	8002f68 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	685a      	ldr	r2, [r3, #4]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002efa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f04:	d111      	bne.n	8002f2a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f0e:	d004      	beq.n	8002f1a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f18:	d107      	bne.n	8002f2a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f28:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f32:	d10f      	bne.n	8002f54 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f42:	601a      	str	r2, [r3, #0]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f52:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2201      	movs	r2, #1
 8002f58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002f64:	2303      	movs	r3, #3
 8002f66:	e010      	b.n	8002f8a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002f68:	69bb      	ldr	r3, [r7, #24]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d101      	bne.n	8002f72 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	3b01      	subs	r3, #1
 8002f76:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	689a      	ldr	r2, [r3, #8]
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	4013      	ands	r3, r2
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d196      	bne.n	8002eb6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8002f88:	2300      	movs	r3, #0
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3728      	adds	r7, #40	@ 0x28
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	20000000 	.word	0x20000000

08002f98 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b086      	sub	sp, #24
 8002f9c:	af02      	add	r7, sp, #8
 8002f9e:	60f8      	str	r0, [r7, #12]
 8002fa0:	60b9      	str	r1, [r7, #8]
 8002fa2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	9300      	str	r3, [sp, #0]
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8002fb0:	68f8      	ldr	r0, [r7, #12]
 8002fb2:	f7ff ff5b 	bl	8002e6c <SPI_WaitFifoStateUntilTimeout>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d007      	beq.n	8002fcc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fc0:	f043 0220 	orr.w	r2, r3, #32
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	e027      	b.n	800301c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	9300      	str	r3, [sp, #0]
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	2180      	movs	r1, #128	@ 0x80
 8002fd6:	68f8      	ldr	r0, [r7, #12]
 8002fd8:	f7ff fec0 	bl	8002d5c <SPI_WaitFlagStateUntilTimeout>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d007      	beq.n	8002ff2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fe6:	f043 0220 	orr.w	r2, r3, #32
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	e014      	b.n	800301c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	9300      	str	r3, [sp, #0]
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002ffe:	68f8      	ldr	r0, [r7, #12]
 8003000:	f7ff ff34 	bl	8002e6c <SPI_WaitFifoStateUntilTimeout>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d007      	beq.n	800301a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800300e:	f043 0220 	orr.w	r2, r3, #32
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e000      	b.n	800301c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800301a:	2300      	movs	r3, #0
}
 800301c:	4618      	mov	r0, r3
 800301e:	3710      	adds	r7, #16
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e040      	b.n	80030b8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800303a:	2b00      	cmp	r3, #0
 800303c:	d106      	bne.n	800304c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f7fd fc9c 	bl	8000984 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2224      	movs	r2, #36	@ 0x24
 8003050:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f022 0201 	bic.w	r2, r2, #1
 8003060:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003066:	2b00      	cmp	r3, #0
 8003068:	d002      	beq.n	8003070 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 fb6a 	bl	8003744 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	f000 f8af 	bl	80031d4 <UART_SetConfig>
 8003076:	4603      	mov	r3, r0
 8003078:	2b01      	cmp	r3, #1
 800307a:	d101      	bne.n	8003080 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e01b      	b.n	80030b8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	685a      	ldr	r2, [r3, #4]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800308e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	689a      	ldr	r2, [r3, #8]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800309e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f042 0201 	orr.w	r2, r2, #1
 80030ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f000 fbe9 	bl	8003888 <UART_CheckIdleState>
 80030b6:	4603      	mov	r3, r0
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3708      	adds	r7, #8
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b08a      	sub	sp, #40	@ 0x28
 80030c4:	af02      	add	r7, sp, #8
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	603b      	str	r3, [r7, #0]
 80030cc:	4613      	mov	r3, r2
 80030ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030d4:	2b20      	cmp	r3, #32
 80030d6:	d177      	bne.n	80031c8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d002      	beq.n	80030e4 <HAL_UART_Transmit+0x24>
 80030de:	88fb      	ldrh	r3, [r7, #6]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d101      	bne.n	80030e8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e070      	b.n	80031ca <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2200      	movs	r2, #0
 80030ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2221      	movs	r2, #33	@ 0x21
 80030f4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030f6:	f7fd fe1f 	bl	8000d38 <HAL_GetTick>
 80030fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	88fa      	ldrh	r2, [r7, #6]
 8003100:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	88fa      	ldrh	r2, [r7, #6]
 8003108:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003114:	d108      	bne.n	8003128 <HAL_UART_Transmit+0x68>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d104      	bne.n	8003128 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800311e:	2300      	movs	r3, #0
 8003120:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	61bb      	str	r3, [r7, #24]
 8003126:	e003      	b.n	8003130 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800312c:	2300      	movs	r3, #0
 800312e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003130:	e02f      	b.n	8003192 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	9300      	str	r3, [sp, #0]
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	2200      	movs	r2, #0
 800313a:	2180      	movs	r1, #128	@ 0x80
 800313c:	68f8      	ldr	r0, [r7, #12]
 800313e:	f000 fc4b 	bl	80039d8 <UART_WaitOnFlagUntilTimeout>
 8003142:	4603      	mov	r3, r0
 8003144:	2b00      	cmp	r3, #0
 8003146:	d004      	beq.n	8003152 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2220      	movs	r2, #32
 800314c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e03b      	b.n	80031ca <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d10b      	bne.n	8003170 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003158:	69bb      	ldr	r3, [r7, #24]
 800315a:	881a      	ldrh	r2, [r3, #0]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003164:	b292      	uxth	r2, r2
 8003166:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003168:	69bb      	ldr	r3, [r7, #24]
 800316a:	3302      	adds	r3, #2
 800316c:	61bb      	str	r3, [r7, #24]
 800316e:	e007      	b.n	8003180 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	781a      	ldrb	r2, [r3, #0]
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	3301      	adds	r3, #1
 800317e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003186:	b29b      	uxth	r3, r3
 8003188:	3b01      	subs	r3, #1
 800318a:	b29a      	uxth	r2, r3
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003198:	b29b      	uxth	r3, r3
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1c9      	bne.n	8003132 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	9300      	str	r3, [sp, #0]
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	2200      	movs	r2, #0
 80031a6:	2140      	movs	r1, #64	@ 0x40
 80031a8:	68f8      	ldr	r0, [r7, #12]
 80031aa:	f000 fc15 	bl	80039d8 <UART_WaitOnFlagUntilTimeout>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d004      	beq.n	80031be <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2220      	movs	r2, #32
 80031b8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e005      	b.n	80031ca <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2220      	movs	r2, #32
 80031c2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80031c4:	2300      	movs	r3, #0
 80031c6:	e000      	b.n	80031ca <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80031c8:	2302      	movs	r3, #2
  }
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3720      	adds	r7, #32
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
	...

080031d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031d8:	b08a      	sub	sp, #40	@ 0x28
 80031da:	af00      	add	r7, sp, #0
 80031dc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80031de:	2300      	movs	r3, #0
 80031e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	689a      	ldr	r2, [r3, #8]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	691b      	ldr	r3, [r3, #16]
 80031ec:	431a      	orrs	r2, r3
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	431a      	orrs	r2, r3
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	69db      	ldr	r3, [r3, #28]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	4ba4      	ldr	r3, [pc, #656]	@ (8003494 <UART_SetConfig+0x2c0>)
 8003204:	4013      	ands	r3, r2
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	6812      	ldr	r2, [r2, #0]
 800320a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800320c:	430b      	orrs	r3, r1
 800320e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	68da      	ldr	r2, [r3, #12]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	430a      	orrs	r2, r1
 8003224:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	699b      	ldr	r3, [r3, #24]
 800322a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a99      	ldr	r2, [pc, #612]	@ (8003498 <UART_SetConfig+0x2c4>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d004      	beq.n	8003240 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6a1b      	ldr	r3, [r3, #32]
 800323a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800323c:	4313      	orrs	r3, r2
 800323e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003250:	430a      	orrs	r2, r1
 8003252:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a90      	ldr	r2, [pc, #576]	@ (800349c <UART_SetConfig+0x2c8>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d126      	bne.n	80032ac <UART_SetConfig+0xd8>
 800325e:	4b90      	ldr	r3, [pc, #576]	@ (80034a0 <UART_SetConfig+0x2cc>)
 8003260:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003264:	f003 0303 	and.w	r3, r3, #3
 8003268:	2b03      	cmp	r3, #3
 800326a:	d81b      	bhi.n	80032a4 <UART_SetConfig+0xd0>
 800326c:	a201      	add	r2, pc, #4	@ (adr r2, 8003274 <UART_SetConfig+0xa0>)
 800326e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003272:	bf00      	nop
 8003274:	08003285 	.word	0x08003285
 8003278:	08003295 	.word	0x08003295
 800327c:	0800328d 	.word	0x0800328d
 8003280:	0800329d 	.word	0x0800329d
 8003284:	2301      	movs	r3, #1
 8003286:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800328a:	e116      	b.n	80034ba <UART_SetConfig+0x2e6>
 800328c:	2302      	movs	r3, #2
 800328e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003292:	e112      	b.n	80034ba <UART_SetConfig+0x2e6>
 8003294:	2304      	movs	r3, #4
 8003296:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800329a:	e10e      	b.n	80034ba <UART_SetConfig+0x2e6>
 800329c:	2308      	movs	r3, #8
 800329e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032a2:	e10a      	b.n	80034ba <UART_SetConfig+0x2e6>
 80032a4:	2310      	movs	r3, #16
 80032a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032aa:	e106      	b.n	80034ba <UART_SetConfig+0x2e6>
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a7c      	ldr	r2, [pc, #496]	@ (80034a4 <UART_SetConfig+0x2d0>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d138      	bne.n	8003328 <UART_SetConfig+0x154>
 80032b6:	4b7a      	ldr	r3, [pc, #488]	@ (80034a0 <UART_SetConfig+0x2cc>)
 80032b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032bc:	f003 030c 	and.w	r3, r3, #12
 80032c0:	2b0c      	cmp	r3, #12
 80032c2:	d82d      	bhi.n	8003320 <UART_SetConfig+0x14c>
 80032c4:	a201      	add	r2, pc, #4	@ (adr r2, 80032cc <UART_SetConfig+0xf8>)
 80032c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ca:	bf00      	nop
 80032cc:	08003301 	.word	0x08003301
 80032d0:	08003321 	.word	0x08003321
 80032d4:	08003321 	.word	0x08003321
 80032d8:	08003321 	.word	0x08003321
 80032dc:	08003311 	.word	0x08003311
 80032e0:	08003321 	.word	0x08003321
 80032e4:	08003321 	.word	0x08003321
 80032e8:	08003321 	.word	0x08003321
 80032ec:	08003309 	.word	0x08003309
 80032f0:	08003321 	.word	0x08003321
 80032f4:	08003321 	.word	0x08003321
 80032f8:	08003321 	.word	0x08003321
 80032fc:	08003319 	.word	0x08003319
 8003300:	2300      	movs	r3, #0
 8003302:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003306:	e0d8      	b.n	80034ba <UART_SetConfig+0x2e6>
 8003308:	2302      	movs	r3, #2
 800330a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800330e:	e0d4      	b.n	80034ba <UART_SetConfig+0x2e6>
 8003310:	2304      	movs	r3, #4
 8003312:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003316:	e0d0      	b.n	80034ba <UART_SetConfig+0x2e6>
 8003318:	2308      	movs	r3, #8
 800331a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800331e:	e0cc      	b.n	80034ba <UART_SetConfig+0x2e6>
 8003320:	2310      	movs	r3, #16
 8003322:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003326:	e0c8      	b.n	80034ba <UART_SetConfig+0x2e6>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a5e      	ldr	r2, [pc, #376]	@ (80034a8 <UART_SetConfig+0x2d4>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d125      	bne.n	800337e <UART_SetConfig+0x1aa>
 8003332:	4b5b      	ldr	r3, [pc, #364]	@ (80034a0 <UART_SetConfig+0x2cc>)
 8003334:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003338:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800333c:	2b30      	cmp	r3, #48	@ 0x30
 800333e:	d016      	beq.n	800336e <UART_SetConfig+0x19a>
 8003340:	2b30      	cmp	r3, #48	@ 0x30
 8003342:	d818      	bhi.n	8003376 <UART_SetConfig+0x1a2>
 8003344:	2b20      	cmp	r3, #32
 8003346:	d00a      	beq.n	800335e <UART_SetConfig+0x18a>
 8003348:	2b20      	cmp	r3, #32
 800334a:	d814      	bhi.n	8003376 <UART_SetConfig+0x1a2>
 800334c:	2b00      	cmp	r3, #0
 800334e:	d002      	beq.n	8003356 <UART_SetConfig+0x182>
 8003350:	2b10      	cmp	r3, #16
 8003352:	d008      	beq.n	8003366 <UART_SetConfig+0x192>
 8003354:	e00f      	b.n	8003376 <UART_SetConfig+0x1a2>
 8003356:	2300      	movs	r3, #0
 8003358:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800335c:	e0ad      	b.n	80034ba <UART_SetConfig+0x2e6>
 800335e:	2302      	movs	r3, #2
 8003360:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003364:	e0a9      	b.n	80034ba <UART_SetConfig+0x2e6>
 8003366:	2304      	movs	r3, #4
 8003368:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800336c:	e0a5      	b.n	80034ba <UART_SetConfig+0x2e6>
 800336e:	2308      	movs	r3, #8
 8003370:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003374:	e0a1      	b.n	80034ba <UART_SetConfig+0x2e6>
 8003376:	2310      	movs	r3, #16
 8003378:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800337c:	e09d      	b.n	80034ba <UART_SetConfig+0x2e6>
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a4a      	ldr	r2, [pc, #296]	@ (80034ac <UART_SetConfig+0x2d8>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d125      	bne.n	80033d4 <UART_SetConfig+0x200>
 8003388:	4b45      	ldr	r3, [pc, #276]	@ (80034a0 <UART_SetConfig+0x2cc>)
 800338a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800338e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003392:	2bc0      	cmp	r3, #192	@ 0xc0
 8003394:	d016      	beq.n	80033c4 <UART_SetConfig+0x1f0>
 8003396:	2bc0      	cmp	r3, #192	@ 0xc0
 8003398:	d818      	bhi.n	80033cc <UART_SetConfig+0x1f8>
 800339a:	2b80      	cmp	r3, #128	@ 0x80
 800339c:	d00a      	beq.n	80033b4 <UART_SetConfig+0x1e0>
 800339e:	2b80      	cmp	r3, #128	@ 0x80
 80033a0:	d814      	bhi.n	80033cc <UART_SetConfig+0x1f8>
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d002      	beq.n	80033ac <UART_SetConfig+0x1d8>
 80033a6:	2b40      	cmp	r3, #64	@ 0x40
 80033a8:	d008      	beq.n	80033bc <UART_SetConfig+0x1e8>
 80033aa:	e00f      	b.n	80033cc <UART_SetConfig+0x1f8>
 80033ac:	2300      	movs	r3, #0
 80033ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033b2:	e082      	b.n	80034ba <UART_SetConfig+0x2e6>
 80033b4:	2302      	movs	r3, #2
 80033b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033ba:	e07e      	b.n	80034ba <UART_SetConfig+0x2e6>
 80033bc:	2304      	movs	r3, #4
 80033be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033c2:	e07a      	b.n	80034ba <UART_SetConfig+0x2e6>
 80033c4:	2308      	movs	r3, #8
 80033c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033ca:	e076      	b.n	80034ba <UART_SetConfig+0x2e6>
 80033cc:	2310      	movs	r3, #16
 80033ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033d2:	e072      	b.n	80034ba <UART_SetConfig+0x2e6>
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a35      	ldr	r2, [pc, #212]	@ (80034b0 <UART_SetConfig+0x2dc>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d12a      	bne.n	8003434 <UART_SetConfig+0x260>
 80033de:	4b30      	ldr	r3, [pc, #192]	@ (80034a0 <UART_SetConfig+0x2cc>)
 80033e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80033ec:	d01a      	beq.n	8003424 <UART_SetConfig+0x250>
 80033ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80033f2:	d81b      	bhi.n	800342c <UART_SetConfig+0x258>
 80033f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033f8:	d00c      	beq.n	8003414 <UART_SetConfig+0x240>
 80033fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033fe:	d815      	bhi.n	800342c <UART_SetConfig+0x258>
 8003400:	2b00      	cmp	r3, #0
 8003402:	d003      	beq.n	800340c <UART_SetConfig+0x238>
 8003404:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003408:	d008      	beq.n	800341c <UART_SetConfig+0x248>
 800340a:	e00f      	b.n	800342c <UART_SetConfig+0x258>
 800340c:	2300      	movs	r3, #0
 800340e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003412:	e052      	b.n	80034ba <UART_SetConfig+0x2e6>
 8003414:	2302      	movs	r3, #2
 8003416:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800341a:	e04e      	b.n	80034ba <UART_SetConfig+0x2e6>
 800341c:	2304      	movs	r3, #4
 800341e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003422:	e04a      	b.n	80034ba <UART_SetConfig+0x2e6>
 8003424:	2308      	movs	r3, #8
 8003426:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800342a:	e046      	b.n	80034ba <UART_SetConfig+0x2e6>
 800342c:	2310      	movs	r3, #16
 800342e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003432:	e042      	b.n	80034ba <UART_SetConfig+0x2e6>
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a17      	ldr	r2, [pc, #92]	@ (8003498 <UART_SetConfig+0x2c4>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d13a      	bne.n	80034b4 <UART_SetConfig+0x2e0>
 800343e:	4b18      	ldr	r3, [pc, #96]	@ (80034a0 <UART_SetConfig+0x2cc>)
 8003440:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003444:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003448:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800344c:	d01a      	beq.n	8003484 <UART_SetConfig+0x2b0>
 800344e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003452:	d81b      	bhi.n	800348c <UART_SetConfig+0x2b8>
 8003454:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003458:	d00c      	beq.n	8003474 <UART_SetConfig+0x2a0>
 800345a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800345e:	d815      	bhi.n	800348c <UART_SetConfig+0x2b8>
 8003460:	2b00      	cmp	r3, #0
 8003462:	d003      	beq.n	800346c <UART_SetConfig+0x298>
 8003464:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003468:	d008      	beq.n	800347c <UART_SetConfig+0x2a8>
 800346a:	e00f      	b.n	800348c <UART_SetConfig+0x2b8>
 800346c:	2300      	movs	r3, #0
 800346e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003472:	e022      	b.n	80034ba <UART_SetConfig+0x2e6>
 8003474:	2302      	movs	r3, #2
 8003476:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800347a:	e01e      	b.n	80034ba <UART_SetConfig+0x2e6>
 800347c:	2304      	movs	r3, #4
 800347e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003482:	e01a      	b.n	80034ba <UART_SetConfig+0x2e6>
 8003484:	2308      	movs	r3, #8
 8003486:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800348a:	e016      	b.n	80034ba <UART_SetConfig+0x2e6>
 800348c:	2310      	movs	r3, #16
 800348e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003492:	e012      	b.n	80034ba <UART_SetConfig+0x2e6>
 8003494:	efff69f3 	.word	0xefff69f3
 8003498:	40008000 	.word	0x40008000
 800349c:	40013800 	.word	0x40013800
 80034a0:	40021000 	.word	0x40021000
 80034a4:	40004400 	.word	0x40004400
 80034a8:	40004800 	.word	0x40004800
 80034ac:	40004c00 	.word	0x40004c00
 80034b0:	40005000 	.word	0x40005000
 80034b4:	2310      	movs	r3, #16
 80034b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a9f      	ldr	r2, [pc, #636]	@ (800373c <UART_SetConfig+0x568>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d17a      	bne.n	80035ba <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80034c4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80034c8:	2b08      	cmp	r3, #8
 80034ca:	d824      	bhi.n	8003516 <UART_SetConfig+0x342>
 80034cc:	a201      	add	r2, pc, #4	@ (adr r2, 80034d4 <UART_SetConfig+0x300>)
 80034ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034d2:	bf00      	nop
 80034d4:	080034f9 	.word	0x080034f9
 80034d8:	08003517 	.word	0x08003517
 80034dc:	08003501 	.word	0x08003501
 80034e0:	08003517 	.word	0x08003517
 80034e4:	08003507 	.word	0x08003507
 80034e8:	08003517 	.word	0x08003517
 80034ec:	08003517 	.word	0x08003517
 80034f0:	08003517 	.word	0x08003517
 80034f4:	0800350f 	.word	0x0800350f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034f8:	f7fe fcce 	bl	8001e98 <HAL_RCC_GetPCLK1Freq>
 80034fc:	61f8      	str	r0, [r7, #28]
        break;
 80034fe:	e010      	b.n	8003522 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003500:	4b8f      	ldr	r3, [pc, #572]	@ (8003740 <UART_SetConfig+0x56c>)
 8003502:	61fb      	str	r3, [r7, #28]
        break;
 8003504:	e00d      	b.n	8003522 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003506:	f7fe fc2f 	bl	8001d68 <HAL_RCC_GetSysClockFreq>
 800350a:	61f8      	str	r0, [r7, #28]
        break;
 800350c:	e009      	b.n	8003522 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800350e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003512:	61fb      	str	r3, [r7, #28]
        break;
 8003514:	e005      	b.n	8003522 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003516:	2300      	movs	r3, #0
 8003518:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003520:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	2b00      	cmp	r3, #0
 8003526:	f000 80fb 	beq.w	8003720 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	685a      	ldr	r2, [r3, #4]
 800352e:	4613      	mov	r3, r2
 8003530:	005b      	lsls	r3, r3, #1
 8003532:	4413      	add	r3, r2
 8003534:	69fa      	ldr	r2, [r7, #28]
 8003536:	429a      	cmp	r2, r3
 8003538:	d305      	bcc.n	8003546 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003540:	69fa      	ldr	r2, [r7, #28]
 8003542:	429a      	cmp	r2, r3
 8003544:	d903      	bls.n	800354e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800354c:	e0e8      	b.n	8003720 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	2200      	movs	r2, #0
 8003552:	461c      	mov	r4, r3
 8003554:	4615      	mov	r5, r2
 8003556:	f04f 0200 	mov.w	r2, #0
 800355a:	f04f 0300 	mov.w	r3, #0
 800355e:	022b      	lsls	r3, r5, #8
 8003560:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003564:	0222      	lsls	r2, r4, #8
 8003566:	68f9      	ldr	r1, [r7, #12]
 8003568:	6849      	ldr	r1, [r1, #4]
 800356a:	0849      	lsrs	r1, r1, #1
 800356c:	2000      	movs	r0, #0
 800356e:	4688      	mov	r8, r1
 8003570:	4681      	mov	r9, r0
 8003572:	eb12 0a08 	adds.w	sl, r2, r8
 8003576:	eb43 0b09 	adc.w	fp, r3, r9
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	603b      	str	r3, [r7, #0]
 8003582:	607a      	str	r2, [r7, #4]
 8003584:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003588:	4650      	mov	r0, sl
 800358a:	4659      	mov	r1, fp
 800358c:	f7fc fe1c 	bl	80001c8 <__aeabi_uldivmod>
 8003590:	4602      	mov	r2, r0
 8003592:	460b      	mov	r3, r1
 8003594:	4613      	mov	r3, r2
 8003596:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800359e:	d308      	bcc.n	80035b2 <UART_SetConfig+0x3de>
 80035a0:	69bb      	ldr	r3, [r7, #24]
 80035a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035a6:	d204      	bcs.n	80035b2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	69ba      	ldr	r2, [r7, #24]
 80035ae:	60da      	str	r2, [r3, #12]
 80035b0:	e0b6      	b.n	8003720 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80035b8:	e0b2      	b.n	8003720 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	69db      	ldr	r3, [r3, #28]
 80035be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035c2:	d15e      	bne.n	8003682 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80035c4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80035c8:	2b08      	cmp	r3, #8
 80035ca:	d828      	bhi.n	800361e <UART_SetConfig+0x44a>
 80035cc:	a201      	add	r2, pc, #4	@ (adr r2, 80035d4 <UART_SetConfig+0x400>)
 80035ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035d2:	bf00      	nop
 80035d4:	080035f9 	.word	0x080035f9
 80035d8:	08003601 	.word	0x08003601
 80035dc:	08003609 	.word	0x08003609
 80035e0:	0800361f 	.word	0x0800361f
 80035e4:	0800360f 	.word	0x0800360f
 80035e8:	0800361f 	.word	0x0800361f
 80035ec:	0800361f 	.word	0x0800361f
 80035f0:	0800361f 	.word	0x0800361f
 80035f4:	08003617 	.word	0x08003617
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035f8:	f7fe fc4e 	bl	8001e98 <HAL_RCC_GetPCLK1Freq>
 80035fc:	61f8      	str	r0, [r7, #28]
        break;
 80035fe:	e014      	b.n	800362a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003600:	f7fe fc60 	bl	8001ec4 <HAL_RCC_GetPCLK2Freq>
 8003604:	61f8      	str	r0, [r7, #28]
        break;
 8003606:	e010      	b.n	800362a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003608:	4b4d      	ldr	r3, [pc, #308]	@ (8003740 <UART_SetConfig+0x56c>)
 800360a:	61fb      	str	r3, [r7, #28]
        break;
 800360c:	e00d      	b.n	800362a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800360e:	f7fe fbab 	bl	8001d68 <HAL_RCC_GetSysClockFreq>
 8003612:	61f8      	str	r0, [r7, #28]
        break;
 8003614:	e009      	b.n	800362a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003616:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800361a:	61fb      	str	r3, [r7, #28]
        break;
 800361c:	e005      	b.n	800362a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800361e:	2300      	movs	r3, #0
 8003620:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003628:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d077      	beq.n	8003720 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	005a      	lsls	r2, r3, #1
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	085b      	lsrs	r3, r3, #1
 800363a:	441a      	add	r2, r3
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	fbb2 f3f3 	udiv	r3, r2, r3
 8003644:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003646:	69bb      	ldr	r3, [r7, #24]
 8003648:	2b0f      	cmp	r3, #15
 800364a:	d916      	bls.n	800367a <UART_SetConfig+0x4a6>
 800364c:	69bb      	ldr	r3, [r7, #24]
 800364e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003652:	d212      	bcs.n	800367a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	b29b      	uxth	r3, r3
 8003658:	f023 030f 	bic.w	r3, r3, #15
 800365c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	085b      	lsrs	r3, r3, #1
 8003662:	b29b      	uxth	r3, r3
 8003664:	f003 0307 	and.w	r3, r3, #7
 8003668:	b29a      	uxth	r2, r3
 800366a:	8afb      	ldrh	r3, [r7, #22]
 800366c:	4313      	orrs	r3, r2
 800366e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	8afa      	ldrh	r2, [r7, #22]
 8003676:	60da      	str	r2, [r3, #12]
 8003678:	e052      	b.n	8003720 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003680:	e04e      	b.n	8003720 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003682:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003686:	2b08      	cmp	r3, #8
 8003688:	d827      	bhi.n	80036da <UART_SetConfig+0x506>
 800368a:	a201      	add	r2, pc, #4	@ (adr r2, 8003690 <UART_SetConfig+0x4bc>)
 800368c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003690:	080036b5 	.word	0x080036b5
 8003694:	080036bd 	.word	0x080036bd
 8003698:	080036c5 	.word	0x080036c5
 800369c:	080036db 	.word	0x080036db
 80036a0:	080036cb 	.word	0x080036cb
 80036a4:	080036db 	.word	0x080036db
 80036a8:	080036db 	.word	0x080036db
 80036ac:	080036db 	.word	0x080036db
 80036b0:	080036d3 	.word	0x080036d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036b4:	f7fe fbf0 	bl	8001e98 <HAL_RCC_GetPCLK1Freq>
 80036b8:	61f8      	str	r0, [r7, #28]
        break;
 80036ba:	e014      	b.n	80036e6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036bc:	f7fe fc02 	bl	8001ec4 <HAL_RCC_GetPCLK2Freq>
 80036c0:	61f8      	str	r0, [r7, #28]
        break;
 80036c2:	e010      	b.n	80036e6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036c4:	4b1e      	ldr	r3, [pc, #120]	@ (8003740 <UART_SetConfig+0x56c>)
 80036c6:	61fb      	str	r3, [r7, #28]
        break;
 80036c8:	e00d      	b.n	80036e6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036ca:	f7fe fb4d 	bl	8001d68 <HAL_RCC_GetSysClockFreq>
 80036ce:	61f8      	str	r0, [r7, #28]
        break;
 80036d0:	e009      	b.n	80036e6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036d6:	61fb      	str	r3, [r7, #28]
        break;
 80036d8:	e005      	b.n	80036e6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80036da:	2300      	movs	r3, #0
 80036dc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80036e4:	bf00      	nop
    }

    if (pclk != 0U)
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d019      	beq.n	8003720 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	085a      	lsrs	r2, r3, #1
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	441a      	add	r2, r3
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80036fe:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003700:	69bb      	ldr	r3, [r7, #24]
 8003702:	2b0f      	cmp	r3, #15
 8003704:	d909      	bls.n	800371a <UART_SetConfig+0x546>
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800370c:	d205      	bcs.n	800371a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	b29a      	uxth	r2, r3
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	60da      	str	r2, [r3, #12]
 8003718:	e002      	b.n	8003720 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800372c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003730:	4618      	mov	r0, r3
 8003732:	3728      	adds	r7, #40	@ 0x28
 8003734:	46bd      	mov	sp, r7
 8003736:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800373a:	bf00      	nop
 800373c:	40008000 	.word	0x40008000
 8003740:	00f42400 	.word	0x00f42400

08003744 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003744:	b480      	push	{r7}
 8003746:	b083      	sub	sp, #12
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003750:	f003 0308 	and.w	r3, r3, #8
 8003754:	2b00      	cmp	r3, #0
 8003756:	d00a      	beq.n	800376e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	430a      	orrs	r2, r1
 800376c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003772:	f003 0301 	and.w	r3, r3, #1
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00a      	beq.n	8003790 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	430a      	orrs	r2, r1
 800378e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003794:	f003 0302 	and.w	r3, r3, #2
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00a      	beq.n	80037b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	430a      	orrs	r2, r1
 80037b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b6:	f003 0304 	and.w	r3, r3, #4
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00a      	beq.n	80037d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	430a      	orrs	r2, r1
 80037d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d8:	f003 0310 	and.w	r3, r3, #16
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00a      	beq.n	80037f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	430a      	orrs	r2, r1
 80037f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037fa:	f003 0320 	and.w	r3, r3, #32
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00a      	beq.n	8003818 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	430a      	orrs	r2, r1
 8003816:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800381c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003820:	2b00      	cmp	r3, #0
 8003822:	d01a      	beq.n	800385a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	430a      	orrs	r2, r1
 8003838:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003842:	d10a      	bne.n	800385a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	430a      	orrs	r2, r1
 8003858:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800385e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003862:	2b00      	cmp	r3, #0
 8003864:	d00a      	beq.n	800387c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	430a      	orrs	r2, r1
 800387a:	605a      	str	r2, [r3, #4]
  }
}
 800387c:	bf00      	nop
 800387e:	370c      	adds	r7, #12
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr

08003888 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b098      	sub	sp, #96	@ 0x60
 800388c:	af02      	add	r7, sp, #8
 800388e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003898:	f7fd fa4e 	bl	8000d38 <HAL_GetTick>
 800389c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0308 	and.w	r3, r3, #8
 80038a8:	2b08      	cmp	r3, #8
 80038aa:	d12e      	bne.n	800390a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80038b0:	9300      	str	r3, [sp, #0]
 80038b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038b4:	2200      	movs	r2, #0
 80038b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f000 f88c 	bl	80039d8 <UART_WaitOnFlagUntilTimeout>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d021      	beq.n	800390a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038ce:	e853 3f00 	ldrex	r3, [r3]
 80038d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80038d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038da:	653b      	str	r3, [r7, #80]	@ 0x50
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	461a      	mov	r2, r3
 80038e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80038e6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80038ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80038ec:	e841 2300 	strex	r3, r2, [r1]
 80038f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80038f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1e6      	bne.n	80038c6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2220      	movs	r2, #32
 80038fc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e062      	b.n	80039d0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0304 	and.w	r3, r3, #4
 8003914:	2b04      	cmp	r3, #4
 8003916:	d149      	bne.n	80039ac <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003918:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800391c:	9300      	str	r3, [sp, #0]
 800391e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003920:	2200      	movs	r2, #0
 8003922:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f000 f856 	bl	80039d8 <UART_WaitOnFlagUntilTimeout>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d03c      	beq.n	80039ac <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800393a:	e853 3f00 	ldrex	r3, [r3]
 800393e:	623b      	str	r3, [r7, #32]
   return(result);
 8003940:	6a3b      	ldr	r3, [r7, #32]
 8003942:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003946:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	461a      	mov	r2, r3
 800394e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003950:	633b      	str	r3, [r7, #48]	@ 0x30
 8003952:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003954:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003956:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003958:	e841 2300 	strex	r3, r2, [r1]
 800395c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800395e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003960:	2b00      	cmp	r3, #0
 8003962:	d1e6      	bne.n	8003932 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	3308      	adds	r3, #8
 800396a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	e853 3f00 	ldrex	r3, [r3]
 8003972:	60fb      	str	r3, [r7, #12]
   return(result);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f023 0301 	bic.w	r3, r3, #1
 800397a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	3308      	adds	r3, #8
 8003982:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003984:	61fa      	str	r2, [r7, #28]
 8003986:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003988:	69b9      	ldr	r1, [r7, #24]
 800398a:	69fa      	ldr	r2, [r7, #28]
 800398c:	e841 2300 	strex	r3, r2, [r1]
 8003990:	617b      	str	r3, [r7, #20]
   return(result);
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d1e5      	bne.n	8003964 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2220      	movs	r2, #32
 800399c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039a8:	2303      	movs	r3, #3
 80039aa:	e011      	b.n	80039d0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2220      	movs	r2, #32
 80039b0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2220      	movs	r2, #32
 80039b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80039ce:	2300      	movs	r3, #0
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3758      	adds	r7, #88	@ 0x58
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	603b      	str	r3, [r7, #0]
 80039e4:	4613      	mov	r3, r2
 80039e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039e8:	e04f      	b.n	8003a8a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039ea:	69bb      	ldr	r3, [r7, #24]
 80039ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039f0:	d04b      	beq.n	8003a8a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039f2:	f7fd f9a1 	bl	8000d38 <HAL_GetTick>
 80039f6:	4602      	mov	r2, r0
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	69ba      	ldr	r2, [r7, #24]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d302      	bcc.n	8003a08 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d101      	bne.n	8003a0c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	e04e      	b.n	8003aaa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0304 	and.w	r3, r3, #4
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d037      	beq.n	8003a8a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	2b80      	cmp	r3, #128	@ 0x80
 8003a1e:	d034      	beq.n	8003a8a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	2b40      	cmp	r3, #64	@ 0x40
 8003a24:	d031      	beq.n	8003a8a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	69db      	ldr	r3, [r3, #28]
 8003a2c:	f003 0308 	and.w	r3, r3, #8
 8003a30:	2b08      	cmp	r3, #8
 8003a32:	d110      	bne.n	8003a56 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2208      	movs	r2, #8
 8003a3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a3c:	68f8      	ldr	r0, [r7, #12]
 8003a3e:	f000 f838 	bl	8003ab2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2208      	movs	r2, #8
 8003a46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e029      	b.n	8003aaa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	69db      	ldr	r3, [r3, #28]
 8003a5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a64:	d111      	bne.n	8003a8a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003a6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a70:	68f8      	ldr	r0, [r7, #12]
 8003a72:	f000 f81e 	bl	8003ab2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2220      	movs	r2, #32
 8003a7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e00f      	b.n	8003aaa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	69da      	ldr	r2, [r3, #28]
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	4013      	ands	r3, r2
 8003a94:	68ba      	ldr	r2, [r7, #8]
 8003a96:	429a      	cmp	r2, r3
 8003a98:	bf0c      	ite	eq
 8003a9a:	2301      	moveq	r3, #1
 8003a9c:	2300      	movne	r3, #0
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	79fb      	ldrb	r3, [r7, #7]
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d0a0      	beq.n	80039ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003aa8:	2300      	movs	r3, #0
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3710      	adds	r7, #16
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}

08003ab2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ab2:	b480      	push	{r7}
 8003ab4:	b095      	sub	sp, #84	@ 0x54
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ac2:	e853 3f00 	ldrex	r3, [r3]
 8003ac6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ace:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ad8:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ada:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003adc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003ade:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003ae0:	e841 2300 	strex	r3, r2, [r1]
 8003ae4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d1e6      	bne.n	8003aba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	3308      	adds	r3, #8
 8003af2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af4:	6a3b      	ldr	r3, [r7, #32]
 8003af6:	e853 3f00 	ldrex	r3, [r3]
 8003afa:	61fb      	str	r3, [r7, #28]
   return(result);
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	f023 0301 	bic.w	r3, r3, #1
 8003b02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	3308      	adds	r3, #8
 8003b0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b14:	e841 2300 	strex	r3, r2, [r1]
 8003b18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d1e5      	bne.n	8003aec <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d118      	bne.n	8003b5a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	e853 3f00 	ldrex	r3, [r3]
 8003b34:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	f023 0310 	bic.w	r3, r3, #16
 8003b3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	461a      	mov	r2, r3
 8003b44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b46:	61bb      	str	r3, [r7, #24]
 8003b48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b4a:	6979      	ldr	r1, [r7, #20]
 8003b4c:	69ba      	ldr	r2, [r7, #24]
 8003b4e:	e841 2300 	strex	r3, r2, [r1]
 8003b52:	613b      	str	r3, [r7, #16]
   return(result);
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d1e6      	bne.n	8003b28 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2220      	movs	r2, #32
 8003b5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003b6e:	bf00      	nop
 8003b70:	3754      	adds	r7, #84	@ 0x54
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr
	...

08003b7c <std>:
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	b510      	push	{r4, lr}
 8003b80:	4604      	mov	r4, r0
 8003b82:	e9c0 3300 	strd	r3, r3, [r0]
 8003b86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003b8a:	6083      	str	r3, [r0, #8]
 8003b8c:	8181      	strh	r1, [r0, #12]
 8003b8e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003b90:	81c2      	strh	r2, [r0, #14]
 8003b92:	6183      	str	r3, [r0, #24]
 8003b94:	4619      	mov	r1, r3
 8003b96:	2208      	movs	r2, #8
 8003b98:	305c      	adds	r0, #92	@ 0x5c
 8003b9a:	f000 f9e7 	bl	8003f6c <memset>
 8003b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003bd4 <std+0x58>)
 8003ba0:	6263      	str	r3, [r4, #36]	@ 0x24
 8003ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8003bd8 <std+0x5c>)
 8003ba4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8003bdc <std+0x60>)
 8003ba8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003baa:	4b0d      	ldr	r3, [pc, #52]	@ (8003be0 <std+0x64>)
 8003bac:	6323      	str	r3, [r4, #48]	@ 0x30
 8003bae:	4b0d      	ldr	r3, [pc, #52]	@ (8003be4 <std+0x68>)
 8003bb0:	6224      	str	r4, [r4, #32]
 8003bb2:	429c      	cmp	r4, r3
 8003bb4:	d006      	beq.n	8003bc4 <std+0x48>
 8003bb6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003bba:	4294      	cmp	r4, r2
 8003bbc:	d002      	beq.n	8003bc4 <std+0x48>
 8003bbe:	33d0      	adds	r3, #208	@ 0xd0
 8003bc0:	429c      	cmp	r4, r3
 8003bc2:	d105      	bne.n	8003bd0 <std+0x54>
 8003bc4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003bc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bcc:	f000 ba46 	b.w	800405c <__retarget_lock_init_recursive>
 8003bd0:	bd10      	pop	{r4, pc}
 8003bd2:	bf00      	nop
 8003bd4:	08003dbd 	.word	0x08003dbd
 8003bd8:	08003ddf 	.word	0x08003ddf
 8003bdc:	08003e17 	.word	0x08003e17
 8003be0:	08003e3b 	.word	0x08003e3b
 8003be4:	20000178 	.word	0x20000178

08003be8 <stdio_exit_handler>:
 8003be8:	4a02      	ldr	r2, [pc, #8]	@ (8003bf4 <stdio_exit_handler+0xc>)
 8003bea:	4903      	ldr	r1, [pc, #12]	@ (8003bf8 <stdio_exit_handler+0x10>)
 8003bec:	4803      	ldr	r0, [pc, #12]	@ (8003bfc <stdio_exit_handler+0x14>)
 8003bee:	f000 b869 	b.w	8003cc4 <_fwalk_sglue>
 8003bf2:	bf00      	nop
 8003bf4:	2000000c 	.word	0x2000000c
 8003bf8:	0800435d 	.word	0x0800435d
 8003bfc:	2000001c 	.word	0x2000001c

08003c00 <cleanup_stdio>:
 8003c00:	6841      	ldr	r1, [r0, #4]
 8003c02:	4b0c      	ldr	r3, [pc, #48]	@ (8003c34 <cleanup_stdio+0x34>)
 8003c04:	4299      	cmp	r1, r3
 8003c06:	b510      	push	{r4, lr}
 8003c08:	4604      	mov	r4, r0
 8003c0a:	d001      	beq.n	8003c10 <cleanup_stdio+0x10>
 8003c0c:	f000 fba6 	bl	800435c <_fflush_r>
 8003c10:	68a1      	ldr	r1, [r4, #8]
 8003c12:	4b09      	ldr	r3, [pc, #36]	@ (8003c38 <cleanup_stdio+0x38>)
 8003c14:	4299      	cmp	r1, r3
 8003c16:	d002      	beq.n	8003c1e <cleanup_stdio+0x1e>
 8003c18:	4620      	mov	r0, r4
 8003c1a:	f000 fb9f 	bl	800435c <_fflush_r>
 8003c1e:	68e1      	ldr	r1, [r4, #12]
 8003c20:	4b06      	ldr	r3, [pc, #24]	@ (8003c3c <cleanup_stdio+0x3c>)
 8003c22:	4299      	cmp	r1, r3
 8003c24:	d004      	beq.n	8003c30 <cleanup_stdio+0x30>
 8003c26:	4620      	mov	r0, r4
 8003c28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c2c:	f000 bb96 	b.w	800435c <_fflush_r>
 8003c30:	bd10      	pop	{r4, pc}
 8003c32:	bf00      	nop
 8003c34:	20000178 	.word	0x20000178
 8003c38:	200001e0 	.word	0x200001e0
 8003c3c:	20000248 	.word	0x20000248

08003c40 <global_stdio_init.part.0>:
 8003c40:	b510      	push	{r4, lr}
 8003c42:	4b0b      	ldr	r3, [pc, #44]	@ (8003c70 <global_stdio_init.part.0+0x30>)
 8003c44:	4c0b      	ldr	r4, [pc, #44]	@ (8003c74 <global_stdio_init.part.0+0x34>)
 8003c46:	4a0c      	ldr	r2, [pc, #48]	@ (8003c78 <global_stdio_init.part.0+0x38>)
 8003c48:	601a      	str	r2, [r3, #0]
 8003c4a:	4620      	mov	r0, r4
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	2104      	movs	r1, #4
 8003c50:	f7ff ff94 	bl	8003b7c <std>
 8003c54:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003c58:	2201      	movs	r2, #1
 8003c5a:	2109      	movs	r1, #9
 8003c5c:	f7ff ff8e 	bl	8003b7c <std>
 8003c60:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003c64:	2202      	movs	r2, #2
 8003c66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c6a:	2112      	movs	r1, #18
 8003c6c:	f7ff bf86 	b.w	8003b7c <std>
 8003c70:	200002b0 	.word	0x200002b0
 8003c74:	20000178 	.word	0x20000178
 8003c78:	08003be9 	.word	0x08003be9

08003c7c <__sfp_lock_acquire>:
 8003c7c:	4801      	ldr	r0, [pc, #4]	@ (8003c84 <__sfp_lock_acquire+0x8>)
 8003c7e:	f000 b9ee 	b.w	800405e <__retarget_lock_acquire_recursive>
 8003c82:	bf00      	nop
 8003c84:	200002b9 	.word	0x200002b9

08003c88 <__sfp_lock_release>:
 8003c88:	4801      	ldr	r0, [pc, #4]	@ (8003c90 <__sfp_lock_release+0x8>)
 8003c8a:	f000 b9e9 	b.w	8004060 <__retarget_lock_release_recursive>
 8003c8e:	bf00      	nop
 8003c90:	200002b9 	.word	0x200002b9

08003c94 <__sinit>:
 8003c94:	b510      	push	{r4, lr}
 8003c96:	4604      	mov	r4, r0
 8003c98:	f7ff fff0 	bl	8003c7c <__sfp_lock_acquire>
 8003c9c:	6a23      	ldr	r3, [r4, #32]
 8003c9e:	b11b      	cbz	r3, 8003ca8 <__sinit+0x14>
 8003ca0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ca4:	f7ff bff0 	b.w	8003c88 <__sfp_lock_release>
 8003ca8:	4b04      	ldr	r3, [pc, #16]	@ (8003cbc <__sinit+0x28>)
 8003caa:	6223      	str	r3, [r4, #32]
 8003cac:	4b04      	ldr	r3, [pc, #16]	@ (8003cc0 <__sinit+0x2c>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d1f5      	bne.n	8003ca0 <__sinit+0xc>
 8003cb4:	f7ff ffc4 	bl	8003c40 <global_stdio_init.part.0>
 8003cb8:	e7f2      	b.n	8003ca0 <__sinit+0xc>
 8003cba:	bf00      	nop
 8003cbc:	08003c01 	.word	0x08003c01
 8003cc0:	200002b0 	.word	0x200002b0

08003cc4 <_fwalk_sglue>:
 8003cc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cc8:	4607      	mov	r7, r0
 8003cca:	4688      	mov	r8, r1
 8003ccc:	4614      	mov	r4, r2
 8003cce:	2600      	movs	r6, #0
 8003cd0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003cd4:	f1b9 0901 	subs.w	r9, r9, #1
 8003cd8:	d505      	bpl.n	8003ce6 <_fwalk_sglue+0x22>
 8003cda:	6824      	ldr	r4, [r4, #0]
 8003cdc:	2c00      	cmp	r4, #0
 8003cde:	d1f7      	bne.n	8003cd0 <_fwalk_sglue+0xc>
 8003ce0:	4630      	mov	r0, r6
 8003ce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ce6:	89ab      	ldrh	r3, [r5, #12]
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d907      	bls.n	8003cfc <_fwalk_sglue+0x38>
 8003cec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	d003      	beq.n	8003cfc <_fwalk_sglue+0x38>
 8003cf4:	4629      	mov	r1, r5
 8003cf6:	4638      	mov	r0, r7
 8003cf8:	47c0      	blx	r8
 8003cfa:	4306      	orrs	r6, r0
 8003cfc:	3568      	adds	r5, #104	@ 0x68
 8003cfe:	e7e9      	b.n	8003cd4 <_fwalk_sglue+0x10>

08003d00 <_puts_r>:
 8003d00:	6a03      	ldr	r3, [r0, #32]
 8003d02:	b570      	push	{r4, r5, r6, lr}
 8003d04:	6884      	ldr	r4, [r0, #8]
 8003d06:	4605      	mov	r5, r0
 8003d08:	460e      	mov	r6, r1
 8003d0a:	b90b      	cbnz	r3, 8003d10 <_puts_r+0x10>
 8003d0c:	f7ff ffc2 	bl	8003c94 <__sinit>
 8003d10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d12:	07db      	lsls	r3, r3, #31
 8003d14:	d405      	bmi.n	8003d22 <_puts_r+0x22>
 8003d16:	89a3      	ldrh	r3, [r4, #12]
 8003d18:	0598      	lsls	r0, r3, #22
 8003d1a:	d402      	bmi.n	8003d22 <_puts_r+0x22>
 8003d1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d1e:	f000 f99e 	bl	800405e <__retarget_lock_acquire_recursive>
 8003d22:	89a3      	ldrh	r3, [r4, #12]
 8003d24:	0719      	lsls	r1, r3, #28
 8003d26:	d502      	bpl.n	8003d2e <_puts_r+0x2e>
 8003d28:	6923      	ldr	r3, [r4, #16]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d135      	bne.n	8003d9a <_puts_r+0x9a>
 8003d2e:	4621      	mov	r1, r4
 8003d30:	4628      	mov	r0, r5
 8003d32:	f000 f8c5 	bl	8003ec0 <__swsetup_r>
 8003d36:	b380      	cbz	r0, 8003d9a <_puts_r+0x9a>
 8003d38:	f04f 35ff 	mov.w	r5, #4294967295
 8003d3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d3e:	07da      	lsls	r2, r3, #31
 8003d40:	d405      	bmi.n	8003d4e <_puts_r+0x4e>
 8003d42:	89a3      	ldrh	r3, [r4, #12]
 8003d44:	059b      	lsls	r3, r3, #22
 8003d46:	d402      	bmi.n	8003d4e <_puts_r+0x4e>
 8003d48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d4a:	f000 f989 	bl	8004060 <__retarget_lock_release_recursive>
 8003d4e:	4628      	mov	r0, r5
 8003d50:	bd70      	pop	{r4, r5, r6, pc}
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	da04      	bge.n	8003d60 <_puts_r+0x60>
 8003d56:	69a2      	ldr	r2, [r4, #24]
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	dc17      	bgt.n	8003d8c <_puts_r+0x8c>
 8003d5c:	290a      	cmp	r1, #10
 8003d5e:	d015      	beq.n	8003d8c <_puts_r+0x8c>
 8003d60:	6823      	ldr	r3, [r4, #0]
 8003d62:	1c5a      	adds	r2, r3, #1
 8003d64:	6022      	str	r2, [r4, #0]
 8003d66:	7019      	strb	r1, [r3, #0]
 8003d68:	68a3      	ldr	r3, [r4, #8]
 8003d6a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	60a3      	str	r3, [r4, #8]
 8003d72:	2900      	cmp	r1, #0
 8003d74:	d1ed      	bne.n	8003d52 <_puts_r+0x52>
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	da11      	bge.n	8003d9e <_puts_r+0x9e>
 8003d7a:	4622      	mov	r2, r4
 8003d7c:	210a      	movs	r1, #10
 8003d7e:	4628      	mov	r0, r5
 8003d80:	f000 f85f 	bl	8003e42 <__swbuf_r>
 8003d84:	3001      	adds	r0, #1
 8003d86:	d0d7      	beq.n	8003d38 <_puts_r+0x38>
 8003d88:	250a      	movs	r5, #10
 8003d8a:	e7d7      	b.n	8003d3c <_puts_r+0x3c>
 8003d8c:	4622      	mov	r2, r4
 8003d8e:	4628      	mov	r0, r5
 8003d90:	f000 f857 	bl	8003e42 <__swbuf_r>
 8003d94:	3001      	adds	r0, #1
 8003d96:	d1e7      	bne.n	8003d68 <_puts_r+0x68>
 8003d98:	e7ce      	b.n	8003d38 <_puts_r+0x38>
 8003d9a:	3e01      	subs	r6, #1
 8003d9c:	e7e4      	b.n	8003d68 <_puts_r+0x68>
 8003d9e:	6823      	ldr	r3, [r4, #0]
 8003da0:	1c5a      	adds	r2, r3, #1
 8003da2:	6022      	str	r2, [r4, #0]
 8003da4:	220a      	movs	r2, #10
 8003da6:	701a      	strb	r2, [r3, #0]
 8003da8:	e7ee      	b.n	8003d88 <_puts_r+0x88>
	...

08003dac <puts>:
 8003dac:	4b02      	ldr	r3, [pc, #8]	@ (8003db8 <puts+0xc>)
 8003dae:	4601      	mov	r1, r0
 8003db0:	6818      	ldr	r0, [r3, #0]
 8003db2:	f7ff bfa5 	b.w	8003d00 <_puts_r>
 8003db6:	bf00      	nop
 8003db8:	20000018 	.word	0x20000018

08003dbc <__sread>:
 8003dbc:	b510      	push	{r4, lr}
 8003dbe:	460c      	mov	r4, r1
 8003dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003dc4:	f000 f8fc 	bl	8003fc0 <_read_r>
 8003dc8:	2800      	cmp	r0, #0
 8003dca:	bfab      	itete	ge
 8003dcc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003dce:	89a3      	ldrhlt	r3, [r4, #12]
 8003dd0:	181b      	addge	r3, r3, r0
 8003dd2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003dd6:	bfac      	ite	ge
 8003dd8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003dda:	81a3      	strhlt	r3, [r4, #12]
 8003ddc:	bd10      	pop	{r4, pc}

08003dde <__swrite>:
 8003dde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003de2:	461f      	mov	r7, r3
 8003de4:	898b      	ldrh	r3, [r1, #12]
 8003de6:	05db      	lsls	r3, r3, #23
 8003de8:	4605      	mov	r5, r0
 8003dea:	460c      	mov	r4, r1
 8003dec:	4616      	mov	r6, r2
 8003dee:	d505      	bpl.n	8003dfc <__swrite+0x1e>
 8003df0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003df4:	2302      	movs	r3, #2
 8003df6:	2200      	movs	r2, #0
 8003df8:	f000 f8d0 	bl	8003f9c <_lseek_r>
 8003dfc:	89a3      	ldrh	r3, [r4, #12]
 8003dfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e06:	81a3      	strh	r3, [r4, #12]
 8003e08:	4632      	mov	r2, r6
 8003e0a:	463b      	mov	r3, r7
 8003e0c:	4628      	mov	r0, r5
 8003e0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e12:	f000 b8e7 	b.w	8003fe4 <_write_r>

08003e16 <__sseek>:
 8003e16:	b510      	push	{r4, lr}
 8003e18:	460c      	mov	r4, r1
 8003e1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e1e:	f000 f8bd 	bl	8003f9c <_lseek_r>
 8003e22:	1c43      	adds	r3, r0, #1
 8003e24:	89a3      	ldrh	r3, [r4, #12]
 8003e26:	bf15      	itete	ne
 8003e28:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003e2a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003e2e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003e32:	81a3      	strheq	r3, [r4, #12]
 8003e34:	bf18      	it	ne
 8003e36:	81a3      	strhne	r3, [r4, #12]
 8003e38:	bd10      	pop	{r4, pc}

08003e3a <__sclose>:
 8003e3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e3e:	f000 b89d 	b.w	8003f7c <_close_r>

08003e42 <__swbuf_r>:
 8003e42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e44:	460e      	mov	r6, r1
 8003e46:	4614      	mov	r4, r2
 8003e48:	4605      	mov	r5, r0
 8003e4a:	b118      	cbz	r0, 8003e54 <__swbuf_r+0x12>
 8003e4c:	6a03      	ldr	r3, [r0, #32]
 8003e4e:	b90b      	cbnz	r3, 8003e54 <__swbuf_r+0x12>
 8003e50:	f7ff ff20 	bl	8003c94 <__sinit>
 8003e54:	69a3      	ldr	r3, [r4, #24]
 8003e56:	60a3      	str	r3, [r4, #8]
 8003e58:	89a3      	ldrh	r3, [r4, #12]
 8003e5a:	071a      	lsls	r2, r3, #28
 8003e5c:	d501      	bpl.n	8003e62 <__swbuf_r+0x20>
 8003e5e:	6923      	ldr	r3, [r4, #16]
 8003e60:	b943      	cbnz	r3, 8003e74 <__swbuf_r+0x32>
 8003e62:	4621      	mov	r1, r4
 8003e64:	4628      	mov	r0, r5
 8003e66:	f000 f82b 	bl	8003ec0 <__swsetup_r>
 8003e6a:	b118      	cbz	r0, 8003e74 <__swbuf_r+0x32>
 8003e6c:	f04f 37ff 	mov.w	r7, #4294967295
 8003e70:	4638      	mov	r0, r7
 8003e72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e74:	6823      	ldr	r3, [r4, #0]
 8003e76:	6922      	ldr	r2, [r4, #16]
 8003e78:	1a98      	subs	r0, r3, r2
 8003e7a:	6963      	ldr	r3, [r4, #20]
 8003e7c:	b2f6      	uxtb	r6, r6
 8003e7e:	4283      	cmp	r3, r0
 8003e80:	4637      	mov	r7, r6
 8003e82:	dc05      	bgt.n	8003e90 <__swbuf_r+0x4e>
 8003e84:	4621      	mov	r1, r4
 8003e86:	4628      	mov	r0, r5
 8003e88:	f000 fa68 	bl	800435c <_fflush_r>
 8003e8c:	2800      	cmp	r0, #0
 8003e8e:	d1ed      	bne.n	8003e6c <__swbuf_r+0x2a>
 8003e90:	68a3      	ldr	r3, [r4, #8]
 8003e92:	3b01      	subs	r3, #1
 8003e94:	60a3      	str	r3, [r4, #8]
 8003e96:	6823      	ldr	r3, [r4, #0]
 8003e98:	1c5a      	adds	r2, r3, #1
 8003e9a:	6022      	str	r2, [r4, #0]
 8003e9c:	701e      	strb	r6, [r3, #0]
 8003e9e:	6962      	ldr	r2, [r4, #20]
 8003ea0:	1c43      	adds	r3, r0, #1
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d004      	beq.n	8003eb0 <__swbuf_r+0x6e>
 8003ea6:	89a3      	ldrh	r3, [r4, #12]
 8003ea8:	07db      	lsls	r3, r3, #31
 8003eaa:	d5e1      	bpl.n	8003e70 <__swbuf_r+0x2e>
 8003eac:	2e0a      	cmp	r6, #10
 8003eae:	d1df      	bne.n	8003e70 <__swbuf_r+0x2e>
 8003eb0:	4621      	mov	r1, r4
 8003eb2:	4628      	mov	r0, r5
 8003eb4:	f000 fa52 	bl	800435c <_fflush_r>
 8003eb8:	2800      	cmp	r0, #0
 8003eba:	d0d9      	beq.n	8003e70 <__swbuf_r+0x2e>
 8003ebc:	e7d6      	b.n	8003e6c <__swbuf_r+0x2a>
	...

08003ec0 <__swsetup_r>:
 8003ec0:	b538      	push	{r3, r4, r5, lr}
 8003ec2:	4b29      	ldr	r3, [pc, #164]	@ (8003f68 <__swsetup_r+0xa8>)
 8003ec4:	4605      	mov	r5, r0
 8003ec6:	6818      	ldr	r0, [r3, #0]
 8003ec8:	460c      	mov	r4, r1
 8003eca:	b118      	cbz	r0, 8003ed4 <__swsetup_r+0x14>
 8003ecc:	6a03      	ldr	r3, [r0, #32]
 8003ece:	b90b      	cbnz	r3, 8003ed4 <__swsetup_r+0x14>
 8003ed0:	f7ff fee0 	bl	8003c94 <__sinit>
 8003ed4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ed8:	0719      	lsls	r1, r3, #28
 8003eda:	d422      	bmi.n	8003f22 <__swsetup_r+0x62>
 8003edc:	06da      	lsls	r2, r3, #27
 8003ede:	d407      	bmi.n	8003ef0 <__swsetup_r+0x30>
 8003ee0:	2209      	movs	r2, #9
 8003ee2:	602a      	str	r2, [r5, #0]
 8003ee4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ee8:	81a3      	strh	r3, [r4, #12]
 8003eea:	f04f 30ff 	mov.w	r0, #4294967295
 8003eee:	e033      	b.n	8003f58 <__swsetup_r+0x98>
 8003ef0:	0758      	lsls	r0, r3, #29
 8003ef2:	d512      	bpl.n	8003f1a <__swsetup_r+0x5a>
 8003ef4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003ef6:	b141      	cbz	r1, 8003f0a <__swsetup_r+0x4a>
 8003ef8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003efc:	4299      	cmp	r1, r3
 8003efe:	d002      	beq.n	8003f06 <__swsetup_r+0x46>
 8003f00:	4628      	mov	r0, r5
 8003f02:	f000 f8af 	bl	8004064 <_free_r>
 8003f06:	2300      	movs	r3, #0
 8003f08:	6363      	str	r3, [r4, #52]	@ 0x34
 8003f0a:	89a3      	ldrh	r3, [r4, #12]
 8003f0c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003f10:	81a3      	strh	r3, [r4, #12]
 8003f12:	2300      	movs	r3, #0
 8003f14:	6063      	str	r3, [r4, #4]
 8003f16:	6923      	ldr	r3, [r4, #16]
 8003f18:	6023      	str	r3, [r4, #0]
 8003f1a:	89a3      	ldrh	r3, [r4, #12]
 8003f1c:	f043 0308 	orr.w	r3, r3, #8
 8003f20:	81a3      	strh	r3, [r4, #12]
 8003f22:	6923      	ldr	r3, [r4, #16]
 8003f24:	b94b      	cbnz	r3, 8003f3a <__swsetup_r+0x7a>
 8003f26:	89a3      	ldrh	r3, [r4, #12]
 8003f28:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003f2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f30:	d003      	beq.n	8003f3a <__swsetup_r+0x7a>
 8003f32:	4621      	mov	r1, r4
 8003f34:	4628      	mov	r0, r5
 8003f36:	f000 fa5f 	bl	80043f8 <__smakebuf_r>
 8003f3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f3e:	f013 0201 	ands.w	r2, r3, #1
 8003f42:	d00a      	beq.n	8003f5a <__swsetup_r+0x9a>
 8003f44:	2200      	movs	r2, #0
 8003f46:	60a2      	str	r2, [r4, #8]
 8003f48:	6962      	ldr	r2, [r4, #20]
 8003f4a:	4252      	negs	r2, r2
 8003f4c:	61a2      	str	r2, [r4, #24]
 8003f4e:	6922      	ldr	r2, [r4, #16]
 8003f50:	b942      	cbnz	r2, 8003f64 <__swsetup_r+0xa4>
 8003f52:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003f56:	d1c5      	bne.n	8003ee4 <__swsetup_r+0x24>
 8003f58:	bd38      	pop	{r3, r4, r5, pc}
 8003f5a:	0799      	lsls	r1, r3, #30
 8003f5c:	bf58      	it	pl
 8003f5e:	6962      	ldrpl	r2, [r4, #20]
 8003f60:	60a2      	str	r2, [r4, #8]
 8003f62:	e7f4      	b.n	8003f4e <__swsetup_r+0x8e>
 8003f64:	2000      	movs	r0, #0
 8003f66:	e7f7      	b.n	8003f58 <__swsetup_r+0x98>
 8003f68:	20000018 	.word	0x20000018

08003f6c <memset>:
 8003f6c:	4402      	add	r2, r0
 8003f6e:	4603      	mov	r3, r0
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d100      	bne.n	8003f76 <memset+0xa>
 8003f74:	4770      	bx	lr
 8003f76:	f803 1b01 	strb.w	r1, [r3], #1
 8003f7a:	e7f9      	b.n	8003f70 <memset+0x4>

08003f7c <_close_r>:
 8003f7c:	b538      	push	{r3, r4, r5, lr}
 8003f7e:	4d06      	ldr	r5, [pc, #24]	@ (8003f98 <_close_r+0x1c>)
 8003f80:	2300      	movs	r3, #0
 8003f82:	4604      	mov	r4, r0
 8003f84:	4608      	mov	r0, r1
 8003f86:	602b      	str	r3, [r5, #0]
 8003f88:	f7fc fdc0 	bl	8000b0c <_close>
 8003f8c:	1c43      	adds	r3, r0, #1
 8003f8e:	d102      	bne.n	8003f96 <_close_r+0x1a>
 8003f90:	682b      	ldr	r3, [r5, #0]
 8003f92:	b103      	cbz	r3, 8003f96 <_close_r+0x1a>
 8003f94:	6023      	str	r3, [r4, #0]
 8003f96:	bd38      	pop	{r3, r4, r5, pc}
 8003f98:	200002b4 	.word	0x200002b4

08003f9c <_lseek_r>:
 8003f9c:	b538      	push	{r3, r4, r5, lr}
 8003f9e:	4d07      	ldr	r5, [pc, #28]	@ (8003fbc <_lseek_r+0x20>)
 8003fa0:	4604      	mov	r4, r0
 8003fa2:	4608      	mov	r0, r1
 8003fa4:	4611      	mov	r1, r2
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	602a      	str	r2, [r5, #0]
 8003faa:	461a      	mov	r2, r3
 8003fac:	f7fc fdd5 	bl	8000b5a <_lseek>
 8003fb0:	1c43      	adds	r3, r0, #1
 8003fb2:	d102      	bne.n	8003fba <_lseek_r+0x1e>
 8003fb4:	682b      	ldr	r3, [r5, #0]
 8003fb6:	b103      	cbz	r3, 8003fba <_lseek_r+0x1e>
 8003fb8:	6023      	str	r3, [r4, #0]
 8003fba:	bd38      	pop	{r3, r4, r5, pc}
 8003fbc:	200002b4 	.word	0x200002b4

08003fc0 <_read_r>:
 8003fc0:	b538      	push	{r3, r4, r5, lr}
 8003fc2:	4d07      	ldr	r5, [pc, #28]	@ (8003fe0 <_read_r+0x20>)
 8003fc4:	4604      	mov	r4, r0
 8003fc6:	4608      	mov	r0, r1
 8003fc8:	4611      	mov	r1, r2
 8003fca:	2200      	movs	r2, #0
 8003fcc:	602a      	str	r2, [r5, #0]
 8003fce:	461a      	mov	r2, r3
 8003fd0:	f7fc fd63 	bl	8000a9a <_read>
 8003fd4:	1c43      	adds	r3, r0, #1
 8003fd6:	d102      	bne.n	8003fde <_read_r+0x1e>
 8003fd8:	682b      	ldr	r3, [r5, #0]
 8003fda:	b103      	cbz	r3, 8003fde <_read_r+0x1e>
 8003fdc:	6023      	str	r3, [r4, #0]
 8003fde:	bd38      	pop	{r3, r4, r5, pc}
 8003fe0:	200002b4 	.word	0x200002b4

08003fe4 <_write_r>:
 8003fe4:	b538      	push	{r3, r4, r5, lr}
 8003fe6:	4d07      	ldr	r5, [pc, #28]	@ (8004004 <_write_r+0x20>)
 8003fe8:	4604      	mov	r4, r0
 8003fea:	4608      	mov	r0, r1
 8003fec:	4611      	mov	r1, r2
 8003fee:	2200      	movs	r2, #0
 8003ff0:	602a      	str	r2, [r5, #0]
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	f7fc fd6e 	bl	8000ad4 <_write>
 8003ff8:	1c43      	adds	r3, r0, #1
 8003ffa:	d102      	bne.n	8004002 <_write_r+0x1e>
 8003ffc:	682b      	ldr	r3, [r5, #0]
 8003ffe:	b103      	cbz	r3, 8004002 <_write_r+0x1e>
 8004000:	6023      	str	r3, [r4, #0]
 8004002:	bd38      	pop	{r3, r4, r5, pc}
 8004004:	200002b4 	.word	0x200002b4

08004008 <__errno>:
 8004008:	4b01      	ldr	r3, [pc, #4]	@ (8004010 <__errno+0x8>)
 800400a:	6818      	ldr	r0, [r3, #0]
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	20000018 	.word	0x20000018

08004014 <__libc_init_array>:
 8004014:	b570      	push	{r4, r5, r6, lr}
 8004016:	4d0d      	ldr	r5, [pc, #52]	@ (800404c <__libc_init_array+0x38>)
 8004018:	4c0d      	ldr	r4, [pc, #52]	@ (8004050 <__libc_init_array+0x3c>)
 800401a:	1b64      	subs	r4, r4, r5
 800401c:	10a4      	asrs	r4, r4, #2
 800401e:	2600      	movs	r6, #0
 8004020:	42a6      	cmp	r6, r4
 8004022:	d109      	bne.n	8004038 <__libc_init_array+0x24>
 8004024:	4d0b      	ldr	r5, [pc, #44]	@ (8004054 <__libc_init_array+0x40>)
 8004026:	4c0c      	ldr	r4, [pc, #48]	@ (8004058 <__libc_init_array+0x44>)
 8004028:	f000 fa54 	bl	80044d4 <_init>
 800402c:	1b64      	subs	r4, r4, r5
 800402e:	10a4      	asrs	r4, r4, #2
 8004030:	2600      	movs	r6, #0
 8004032:	42a6      	cmp	r6, r4
 8004034:	d105      	bne.n	8004042 <__libc_init_array+0x2e>
 8004036:	bd70      	pop	{r4, r5, r6, pc}
 8004038:	f855 3b04 	ldr.w	r3, [r5], #4
 800403c:	4798      	blx	r3
 800403e:	3601      	adds	r6, #1
 8004040:	e7ee      	b.n	8004020 <__libc_init_array+0xc>
 8004042:	f855 3b04 	ldr.w	r3, [r5], #4
 8004046:	4798      	blx	r3
 8004048:	3601      	adds	r6, #1
 800404a:	e7f2      	b.n	8004032 <__libc_init_array+0x1e>
 800404c:	08004558 	.word	0x08004558
 8004050:	08004558 	.word	0x08004558
 8004054:	08004558 	.word	0x08004558
 8004058:	0800455c 	.word	0x0800455c

0800405c <__retarget_lock_init_recursive>:
 800405c:	4770      	bx	lr

0800405e <__retarget_lock_acquire_recursive>:
 800405e:	4770      	bx	lr

08004060 <__retarget_lock_release_recursive>:
 8004060:	4770      	bx	lr
	...

08004064 <_free_r>:
 8004064:	b538      	push	{r3, r4, r5, lr}
 8004066:	4605      	mov	r5, r0
 8004068:	2900      	cmp	r1, #0
 800406a:	d041      	beq.n	80040f0 <_free_r+0x8c>
 800406c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004070:	1f0c      	subs	r4, r1, #4
 8004072:	2b00      	cmp	r3, #0
 8004074:	bfb8      	it	lt
 8004076:	18e4      	addlt	r4, r4, r3
 8004078:	f000 f8e0 	bl	800423c <__malloc_lock>
 800407c:	4a1d      	ldr	r2, [pc, #116]	@ (80040f4 <_free_r+0x90>)
 800407e:	6813      	ldr	r3, [r2, #0]
 8004080:	b933      	cbnz	r3, 8004090 <_free_r+0x2c>
 8004082:	6063      	str	r3, [r4, #4]
 8004084:	6014      	str	r4, [r2, #0]
 8004086:	4628      	mov	r0, r5
 8004088:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800408c:	f000 b8dc 	b.w	8004248 <__malloc_unlock>
 8004090:	42a3      	cmp	r3, r4
 8004092:	d908      	bls.n	80040a6 <_free_r+0x42>
 8004094:	6820      	ldr	r0, [r4, #0]
 8004096:	1821      	adds	r1, r4, r0
 8004098:	428b      	cmp	r3, r1
 800409a:	bf01      	itttt	eq
 800409c:	6819      	ldreq	r1, [r3, #0]
 800409e:	685b      	ldreq	r3, [r3, #4]
 80040a0:	1809      	addeq	r1, r1, r0
 80040a2:	6021      	streq	r1, [r4, #0]
 80040a4:	e7ed      	b.n	8004082 <_free_r+0x1e>
 80040a6:	461a      	mov	r2, r3
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	b10b      	cbz	r3, 80040b0 <_free_r+0x4c>
 80040ac:	42a3      	cmp	r3, r4
 80040ae:	d9fa      	bls.n	80040a6 <_free_r+0x42>
 80040b0:	6811      	ldr	r1, [r2, #0]
 80040b2:	1850      	adds	r0, r2, r1
 80040b4:	42a0      	cmp	r0, r4
 80040b6:	d10b      	bne.n	80040d0 <_free_r+0x6c>
 80040b8:	6820      	ldr	r0, [r4, #0]
 80040ba:	4401      	add	r1, r0
 80040bc:	1850      	adds	r0, r2, r1
 80040be:	4283      	cmp	r3, r0
 80040c0:	6011      	str	r1, [r2, #0]
 80040c2:	d1e0      	bne.n	8004086 <_free_r+0x22>
 80040c4:	6818      	ldr	r0, [r3, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	6053      	str	r3, [r2, #4]
 80040ca:	4408      	add	r0, r1
 80040cc:	6010      	str	r0, [r2, #0]
 80040ce:	e7da      	b.n	8004086 <_free_r+0x22>
 80040d0:	d902      	bls.n	80040d8 <_free_r+0x74>
 80040d2:	230c      	movs	r3, #12
 80040d4:	602b      	str	r3, [r5, #0]
 80040d6:	e7d6      	b.n	8004086 <_free_r+0x22>
 80040d8:	6820      	ldr	r0, [r4, #0]
 80040da:	1821      	adds	r1, r4, r0
 80040dc:	428b      	cmp	r3, r1
 80040de:	bf04      	itt	eq
 80040e0:	6819      	ldreq	r1, [r3, #0]
 80040e2:	685b      	ldreq	r3, [r3, #4]
 80040e4:	6063      	str	r3, [r4, #4]
 80040e6:	bf04      	itt	eq
 80040e8:	1809      	addeq	r1, r1, r0
 80040ea:	6021      	streq	r1, [r4, #0]
 80040ec:	6054      	str	r4, [r2, #4]
 80040ee:	e7ca      	b.n	8004086 <_free_r+0x22>
 80040f0:	bd38      	pop	{r3, r4, r5, pc}
 80040f2:	bf00      	nop
 80040f4:	200002c0 	.word	0x200002c0

080040f8 <sbrk_aligned>:
 80040f8:	b570      	push	{r4, r5, r6, lr}
 80040fa:	4e0f      	ldr	r6, [pc, #60]	@ (8004138 <sbrk_aligned+0x40>)
 80040fc:	460c      	mov	r4, r1
 80040fe:	6831      	ldr	r1, [r6, #0]
 8004100:	4605      	mov	r5, r0
 8004102:	b911      	cbnz	r1, 800410a <sbrk_aligned+0x12>
 8004104:	f000 f9d6 	bl	80044b4 <_sbrk_r>
 8004108:	6030      	str	r0, [r6, #0]
 800410a:	4621      	mov	r1, r4
 800410c:	4628      	mov	r0, r5
 800410e:	f000 f9d1 	bl	80044b4 <_sbrk_r>
 8004112:	1c43      	adds	r3, r0, #1
 8004114:	d103      	bne.n	800411e <sbrk_aligned+0x26>
 8004116:	f04f 34ff 	mov.w	r4, #4294967295
 800411a:	4620      	mov	r0, r4
 800411c:	bd70      	pop	{r4, r5, r6, pc}
 800411e:	1cc4      	adds	r4, r0, #3
 8004120:	f024 0403 	bic.w	r4, r4, #3
 8004124:	42a0      	cmp	r0, r4
 8004126:	d0f8      	beq.n	800411a <sbrk_aligned+0x22>
 8004128:	1a21      	subs	r1, r4, r0
 800412a:	4628      	mov	r0, r5
 800412c:	f000 f9c2 	bl	80044b4 <_sbrk_r>
 8004130:	3001      	adds	r0, #1
 8004132:	d1f2      	bne.n	800411a <sbrk_aligned+0x22>
 8004134:	e7ef      	b.n	8004116 <sbrk_aligned+0x1e>
 8004136:	bf00      	nop
 8004138:	200002bc 	.word	0x200002bc

0800413c <_malloc_r>:
 800413c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004140:	1ccd      	adds	r5, r1, #3
 8004142:	f025 0503 	bic.w	r5, r5, #3
 8004146:	3508      	adds	r5, #8
 8004148:	2d0c      	cmp	r5, #12
 800414a:	bf38      	it	cc
 800414c:	250c      	movcc	r5, #12
 800414e:	2d00      	cmp	r5, #0
 8004150:	4606      	mov	r6, r0
 8004152:	db01      	blt.n	8004158 <_malloc_r+0x1c>
 8004154:	42a9      	cmp	r1, r5
 8004156:	d904      	bls.n	8004162 <_malloc_r+0x26>
 8004158:	230c      	movs	r3, #12
 800415a:	6033      	str	r3, [r6, #0]
 800415c:	2000      	movs	r0, #0
 800415e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004162:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004238 <_malloc_r+0xfc>
 8004166:	f000 f869 	bl	800423c <__malloc_lock>
 800416a:	f8d8 3000 	ldr.w	r3, [r8]
 800416e:	461c      	mov	r4, r3
 8004170:	bb44      	cbnz	r4, 80041c4 <_malloc_r+0x88>
 8004172:	4629      	mov	r1, r5
 8004174:	4630      	mov	r0, r6
 8004176:	f7ff ffbf 	bl	80040f8 <sbrk_aligned>
 800417a:	1c43      	adds	r3, r0, #1
 800417c:	4604      	mov	r4, r0
 800417e:	d158      	bne.n	8004232 <_malloc_r+0xf6>
 8004180:	f8d8 4000 	ldr.w	r4, [r8]
 8004184:	4627      	mov	r7, r4
 8004186:	2f00      	cmp	r7, #0
 8004188:	d143      	bne.n	8004212 <_malloc_r+0xd6>
 800418a:	2c00      	cmp	r4, #0
 800418c:	d04b      	beq.n	8004226 <_malloc_r+0xea>
 800418e:	6823      	ldr	r3, [r4, #0]
 8004190:	4639      	mov	r1, r7
 8004192:	4630      	mov	r0, r6
 8004194:	eb04 0903 	add.w	r9, r4, r3
 8004198:	f000 f98c 	bl	80044b4 <_sbrk_r>
 800419c:	4581      	cmp	r9, r0
 800419e:	d142      	bne.n	8004226 <_malloc_r+0xea>
 80041a0:	6821      	ldr	r1, [r4, #0]
 80041a2:	1a6d      	subs	r5, r5, r1
 80041a4:	4629      	mov	r1, r5
 80041a6:	4630      	mov	r0, r6
 80041a8:	f7ff ffa6 	bl	80040f8 <sbrk_aligned>
 80041ac:	3001      	adds	r0, #1
 80041ae:	d03a      	beq.n	8004226 <_malloc_r+0xea>
 80041b0:	6823      	ldr	r3, [r4, #0]
 80041b2:	442b      	add	r3, r5
 80041b4:	6023      	str	r3, [r4, #0]
 80041b6:	f8d8 3000 	ldr.w	r3, [r8]
 80041ba:	685a      	ldr	r2, [r3, #4]
 80041bc:	bb62      	cbnz	r2, 8004218 <_malloc_r+0xdc>
 80041be:	f8c8 7000 	str.w	r7, [r8]
 80041c2:	e00f      	b.n	80041e4 <_malloc_r+0xa8>
 80041c4:	6822      	ldr	r2, [r4, #0]
 80041c6:	1b52      	subs	r2, r2, r5
 80041c8:	d420      	bmi.n	800420c <_malloc_r+0xd0>
 80041ca:	2a0b      	cmp	r2, #11
 80041cc:	d917      	bls.n	80041fe <_malloc_r+0xc2>
 80041ce:	1961      	adds	r1, r4, r5
 80041d0:	42a3      	cmp	r3, r4
 80041d2:	6025      	str	r5, [r4, #0]
 80041d4:	bf18      	it	ne
 80041d6:	6059      	strne	r1, [r3, #4]
 80041d8:	6863      	ldr	r3, [r4, #4]
 80041da:	bf08      	it	eq
 80041dc:	f8c8 1000 	streq.w	r1, [r8]
 80041e0:	5162      	str	r2, [r4, r5]
 80041e2:	604b      	str	r3, [r1, #4]
 80041e4:	4630      	mov	r0, r6
 80041e6:	f000 f82f 	bl	8004248 <__malloc_unlock>
 80041ea:	f104 000b 	add.w	r0, r4, #11
 80041ee:	1d23      	adds	r3, r4, #4
 80041f0:	f020 0007 	bic.w	r0, r0, #7
 80041f4:	1ac2      	subs	r2, r0, r3
 80041f6:	bf1c      	itt	ne
 80041f8:	1a1b      	subne	r3, r3, r0
 80041fa:	50a3      	strne	r3, [r4, r2]
 80041fc:	e7af      	b.n	800415e <_malloc_r+0x22>
 80041fe:	6862      	ldr	r2, [r4, #4]
 8004200:	42a3      	cmp	r3, r4
 8004202:	bf0c      	ite	eq
 8004204:	f8c8 2000 	streq.w	r2, [r8]
 8004208:	605a      	strne	r2, [r3, #4]
 800420a:	e7eb      	b.n	80041e4 <_malloc_r+0xa8>
 800420c:	4623      	mov	r3, r4
 800420e:	6864      	ldr	r4, [r4, #4]
 8004210:	e7ae      	b.n	8004170 <_malloc_r+0x34>
 8004212:	463c      	mov	r4, r7
 8004214:	687f      	ldr	r7, [r7, #4]
 8004216:	e7b6      	b.n	8004186 <_malloc_r+0x4a>
 8004218:	461a      	mov	r2, r3
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	42a3      	cmp	r3, r4
 800421e:	d1fb      	bne.n	8004218 <_malloc_r+0xdc>
 8004220:	2300      	movs	r3, #0
 8004222:	6053      	str	r3, [r2, #4]
 8004224:	e7de      	b.n	80041e4 <_malloc_r+0xa8>
 8004226:	230c      	movs	r3, #12
 8004228:	6033      	str	r3, [r6, #0]
 800422a:	4630      	mov	r0, r6
 800422c:	f000 f80c 	bl	8004248 <__malloc_unlock>
 8004230:	e794      	b.n	800415c <_malloc_r+0x20>
 8004232:	6005      	str	r5, [r0, #0]
 8004234:	e7d6      	b.n	80041e4 <_malloc_r+0xa8>
 8004236:	bf00      	nop
 8004238:	200002c0 	.word	0x200002c0

0800423c <__malloc_lock>:
 800423c:	4801      	ldr	r0, [pc, #4]	@ (8004244 <__malloc_lock+0x8>)
 800423e:	f7ff bf0e 	b.w	800405e <__retarget_lock_acquire_recursive>
 8004242:	bf00      	nop
 8004244:	200002b8 	.word	0x200002b8

08004248 <__malloc_unlock>:
 8004248:	4801      	ldr	r0, [pc, #4]	@ (8004250 <__malloc_unlock+0x8>)
 800424a:	f7ff bf09 	b.w	8004060 <__retarget_lock_release_recursive>
 800424e:	bf00      	nop
 8004250:	200002b8 	.word	0x200002b8

08004254 <__sflush_r>:
 8004254:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004258:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800425c:	0716      	lsls	r6, r2, #28
 800425e:	4605      	mov	r5, r0
 8004260:	460c      	mov	r4, r1
 8004262:	d454      	bmi.n	800430e <__sflush_r+0xba>
 8004264:	684b      	ldr	r3, [r1, #4]
 8004266:	2b00      	cmp	r3, #0
 8004268:	dc02      	bgt.n	8004270 <__sflush_r+0x1c>
 800426a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800426c:	2b00      	cmp	r3, #0
 800426e:	dd48      	ble.n	8004302 <__sflush_r+0xae>
 8004270:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004272:	2e00      	cmp	r6, #0
 8004274:	d045      	beq.n	8004302 <__sflush_r+0xae>
 8004276:	2300      	movs	r3, #0
 8004278:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800427c:	682f      	ldr	r7, [r5, #0]
 800427e:	6a21      	ldr	r1, [r4, #32]
 8004280:	602b      	str	r3, [r5, #0]
 8004282:	d030      	beq.n	80042e6 <__sflush_r+0x92>
 8004284:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004286:	89a3      	ldrh	r3, [r4, #12]
 8004288:	0759      	lsls	r1, r3, #29
 800428a:	d505      	bpl.n	8004298 <__sflush_r+0x44>
 800428c:	6863      	ldr	r3, [r4, #4]
 800428e:	1ad2      	subs	r2, r2, r3
 8004290:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004292:	b10b      	cbz	r3, 8004298 <__sflush_r+0x44>
 8004294:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004296:	1ad2      	subs	r2, r2, r3
 8004298:	2300      	movs	r3, #0
 800429a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800429c:	6a21      	ldr	r1, [r4, #32]
 800429e:	4628      	mov	r0, r5
 80042a0:	47b0      	blx	r6
 80042a2:	1c43      	adds	r3, r0, #1
 80042a4:	89a3      	ldrh	r3, [r4, #12]
 80042a6:	d106      	bne.n	80042b6 <__sflush_r+0x62>
 80042a8:	6829      	ldr	r1, [r5, #0]
 80042aa:	291d      	cmp	r1, #29
 80042ac:	d82b      	bhi.n	8004306 <__sflush_r+0xb2>
 80042ae:	4a2a      	ldr	r2, [pc, #168]	@ (8004358 <__sflush_r+0x104>)
 80042b0:	410a      	asrs	r2, r1
 80042b2:	07d6      	lsls	r6, r2, #31
 80042b4:	d427      	bmi.n	8004306 <__sflush_r+0xb2>
 80042b6:	2200      	movs	r2, #0
 80042b8:	6062      	str	r2, [r4, #4]
 80042ba:	04d9      	lsls	r1, r3, #19
 80042bc:	6922      	ldr	r2, [r4, #16]
 80042be:	6022      	str	r2, [r4, #0]
 80042c0:	d504      	bpl.n	80042cc <__sflush_r+0x78>
 80042c2:	1c42      	adds	r2, r0, #1
 80042c4:	d101      	bne.n	80042ca <__sflush_r+0x76>
 80042c6:	682b      	ldr	r3, [r5, #0]
 80042c8:	b903      	cbnz	r3, 80042cc <__sflush_r+0x78>
 80042ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80042cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80042ce:	602f      	str	r7, [r5, #0]
 80042d0:	b1b9      	cbz	r1, 8004302 <__sflush_r+0xae>
 80042d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80042d6:	4299      	cmp	r1, r3
 80042d8:	d002      	beq.n	80042e0 <__sflush_r+0x8c>
 80042da:	4628      	mov	r0, r5
 80042dc:	f7ff fec2 	bl	8004064 <_free_r>
 80042e0:	2300      	movs	r3, #0
 80042e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80042e4:	e00d      	b.n	8004302 <__sflush_r+0xae>
 80042e6:	2301      	movs	r3, #1
 80042e8:	4628      	mov	r0, r5
 80042ea:	47b0      	blx	r6
 80042ec:	4602      	mov	r2, r0
 80042ee:	1c50      	adds	r0, r2, #1
 80042f0:	d1c9      	bne.n	8004286 <__sflush_r+0x32>
 80042f2:	682b      	ldr	r3, [r5, #0]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d0c6      	beq.n	8004286 <__sflush_r+0x32>
 80042f8:	2b1d      	cmp	r3, #29
 80042fa:	d001      	beq.n	8004300 <__sflush_r+0xac>
 80042fc:	2b16      	cmp	r3, #22
 80042fe:	d11e      	bne.n	800433e <__sflush_r+0xea>
 8004300:	602f      	str	r7, [r5, #0]
 8004302:	2000      	movs	r0, #0
 8004304:	e022      	b.n	800434c <__sflush_r+0xf8>
 8004306:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800430a:	b21b      	sxth	r3, r3
 800430c:	e01b      	b.n	8004346 <__sflush_r+0xf2>
 800430e:	690f      	ldr	r7, [r1, #16]
 8004310:	2f00      	cmp	r7, #0
 8004312:	d0f6      	beq.n	8004302 <__sflush_r+0xae>
 8004314:	0793      	lsls	r3, r2, #30
 8004316:	680e      	ldr	r6, [r1, #0]
 8004318:	bf08      	it	eq
 800431a:	694b      	ldreq	r3, [r1, #20]
 800431c:	600f      	str	r7, [r1, #0]
 800431e:	bf18      	it	ne
 8004320:	2300      	movne	r3, #0
 8004322:	eba6 0807 	sub.w	r8, r6, r7
 8004326:	608b      	str	r3, [r1, #8]
 8004328:	f1b8 0f00 	cmp.w	r8, #0
 800432c:	dde9      	ble.n	8004302 <__sflush_r+0xae>
 800432e:	6a21      	ldr	r1, [r4, #32]
 8004330:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004332:	4643      	mov	r3, r8
 8004334:	463a      	mov	r2, r7
 8004336:	4628      	mov	r0, r5
 8004338:	47b0      	blx	r6
 800433a:	2800      	cmp	r0, #0
 800433c:	dc08      	bgt.n	8004350 <__sflush_r+0xfc>
 800433e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004342:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004346:	81a3      	strh	r3, [r4, #12]
 8004348:	f04f 30ff 	mov.w	r0, #4294967295
 800434c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004350:	4407      	add	r7, r0
 8004352:	eba8 0800 	sub.w	r8, r8, r0
 8004356:	e7e7      	b.n	8004328 <__sflush_r+0xd4>
 8004358:	dfbffffe 	.word	0xdfbffffe

0800435c <_fflush_r>:
 800435c:	b538      	push	{r3, r4, r5, lr}
 800435e:	690b      	ldr	r3, [r1, #16]
 8004360:	4605      	mov	r5, r0
 8004362:	460c      	mov	r4, r1
 8004364:	b913      	cbnz	r3, 800436c <_fflush_r+0x10>
 8004366:	2500      	movs	r5, #0
 8004368:	4628      	mov	r0, r5
 800436a:	bd38      	pop	{r3, r4, r5, pc}
 800436c:	b118      	cbz	r0, 8004376 <_fflush_r+0x1a>
 800436e:	6a03      	ldr	r3, [r0, #32]
 8004370:	b90b      	cbnz	r3, 8004376 <_fflush_r+0x1a>
 8004372:	f7ff fc8f 	bl	8003c94 <__sinit>
 8004376:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d0f3      	beq.n	8004366 <_fflush_r+0xa>
 800437e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004380:	07d0      	lsls	r0, r2, #31
 8004382:	d404      	bmi.n	800438e <_fflush_r+0x32>
 8004384:	0599      	lsls	r1, r3, #22
 8004386:	d402      	bmi.n	800438e <_fflush_r+0x32>
 8004388:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800438a:	f7ff fe68 	bl	800405e <__retarget_lock_acquire_recursive>
 800438e:	4628      	mov	r0, r5
 8004390:	4621      	mov	r1, r4
 8004392:	f7ff ff5f 	bl	8004254 <__sflush_r>
 8004396:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004398:	07da      	lsls	r2, r3, #31
 800439a:	4605      	mov	r5, r0
 800439c:	d4e4      	bmi.n	8004368 <_fflush_r+0xc>
 800439e:	89a3      	ldrh	r3, [r4, #12]
 80043a0:	059b      	lsls	r3, r3, #22
 80043a2:	d4e1      	bmi.n	8004368 <_fflush_r+0xc>
 80043a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80043a6:	f7ff fe5b 	bl	8004060 <__retarget_lock_release_recursive>
 80043aa:	e7dd      	b.n	8004368 <_fflush_r+0xc>

080043ac <__swhatbuf_r>:
 80043ac:	b570      	push	{r4, r5, r6, lr}
 80043ae:	460c      	mov	r4, r1
 80043b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043b4:	2900      	cmp	r1, #0
 80043b6:	b096      	sub	sp, #88	@ 0x58
 80043b8:	4615      	mov	r5, r2
 80043ba:	461e      	mov	r6, r3
 80043bc:	da0d      	bge.n	80043da <__swhatbuf_r+0x2e>
 80043be:	89a3      	ldrh	r3, [r4, #12]
 80043c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80043c4:	f04f 0100 	mov.w	r1, #0
 80043c8:	bf14      	ite	ne
 80043ca:	2340      	movne	r3, #64	@ 0x40
 80043cc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80043d0:	2000      	movs	r0, #0
 80043d2:	6031      	str	r1, [r6, #0]
 80043d4:	602b      	str	r3, [r5, #0]
 80043d6:	b016      	add	sp, #88	@ 0x58
 80043d8:	bd70      	pop	{r4, r5, r6, pc}
 80043da:	466a      	mov	r2, sp
 80043dc:	f000 f848 	bl	8004470 <_fstat_r>
 80043e0:	2800      	cmp	r0, #0
 80043e2:	dbec      	blt.n	80043be <__swhatbuf_r+0x12>
 80043e4:	9901      	ldr	r1, [sp, #4]
 80043e6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80043ea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80043ee:	4259      	negs	r1, r3
 80043f0:	4159      	adcs	r1, r3
 80043f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80043f6:	e7eb      	b.n	80043d0 <__swhatbuf_r+0x24>

080043f8 <__smakebuf_r>:
 80043f8:	898b      	ldrh	r3, [r1, #12]
 80043fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043fc:	079d      	lsls	r5, r3, #30
 80043fe:	4606      	mov	r6, r0
 8004400:	460c      	mov	r4, r1
 8004402:	d507      	bpl.n	8004414 <__smakebuf_r+0x1c>
 8004404:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004408:	6023      	str	r3, [r4, #0]
 800440a:	6123      	str	r3, [r4, #16]
 800440c:	2301      	movs	r3, #1
 800440e:	6163      	str	r3, [r4, #20]
 8004410:	b003      	add	sp, #12
 8004412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004414:	ab01      	add	r3, sp, #4
 8004416:	466a      	mov	r2, sp
 8004418:	f7ff ffc8 	bl	80043ac <__swhatbuf_r>
 800441c:	9f00      	ldr	r7, [sp, #0]
 800441e:	4605      	mov	r5, r0
 8004420:	4639      	mov	r1, r7
 8004422:	4630      	mov	r0, r6
 8004424:	f7ff fe8a 	bl	800413c <_malloc_r>
 8004428:	b948      	cbnz	r0, 800443e <__smakebuf_r+0x46>
 800442a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800442e:	059a      	lsls	r2, r3, #22
 8004430:	d4ee      	bmi.n	8004410 <__smakebuf_r+0x18>
 8004432:	f023 0303 	bic.w	r3, r3, #3
 8004436:	f043 0302 	orr.w	r3, r3, #2
 800443a:	81a3      	strh	r3, [r4, #12]
 800443c:	e7e2      	b.n	8004404 <__smakebuf_r+0xc>
 800443e:	89a3      	ldrh	r3, [r4, #12]
 8004440:	6020      	str	r0, [r4, #0]
 8004442:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004446:	81a3      	strh	r3, [r4, #12]
 8004448:	9b01      	ldr	r3, [sp, #4]
 800444a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800444e:	b15b      	cbz	r3, 8004468 <__smakebuf_r+0x70>
 8004450:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004454:	4630      	mov	r0, r6
 8004456:	f000 f81d 	bl	8004494 <_isatty_r>
 800445a:	b128      	cbz	r0, 8004468 <__smakebuf_r+0x70>
 800445c:	89a3      	ldrh	r3, [r4, #12]
 800445e:	f023 0303 	bic.w	r3, r3, #3
 8004462:	f043 0301 	orr.w	r3, r3, #1
 8004466:	81a3      	strh	r3, [r4, #12]
 8004468:	89a3      	ldrh	r3, [r4, #12]
 800446a:	431d      	orrs	r5, r3
 800446c:	81a5      	strh	r5, [r4, #12]
 800446e:	e7cf      	b.n	8004410 <__smakebuf_r+0x18>

08004470 <_fstat_r>:
 8004470:	b538      	push	{r3, r4, r5, lr}
 8004472:	4d07      	ldr	r5, [pc, #28]	@ (8004490 <_fstat_r+0x20>)
 8004474:	2300      	movs	r3, #0
 8004476:	4604      	mov	r4, r0
 8004478:	4608      	mov	r0, r1
 800447a:	4611      	mov	r1, r2
 800447c:	602b      	str	r3, [r5, #0]
 800447e:	f7fc fb51 	bl	8000b24 <_fstat>
 8004482:	1c43      	adds	r3, r0, #1
 8004484:	d102      	bne.n	800448c <_fstat_r+0x1c>
 8004486:	682b      	ldr	r3, [r5, #0]
 8004488:	b103      	cbz	r3, 800448c <_fstat_r+0x1c>
 800448a:	6023      	str	r3, [r4, #0]
 800448c:	bd38      	pop	{r3, r4, r5, pc}
 800448e:	bf00      	nop
 8004490:	200002b4 	.word	0x200002b4

08004494 <_isatty_r>:
 8004494:	b538      	push	{r3, r4, r5, lr}
 8004496:	4d06      	ldr	r5, [pc, #24]	@ (80044b0 <_isatty_r+0x1c>)
 8004498:	2300      	movs	r3, #0
 800449a:	4604      	mov	r4, r0
 800449c:	4608      	mov	r0, r1
 800449e:	602b      	str	r3, [r5, #0]
 80044a0:	f7fc fb50 	bl	8000b44 <_isatty>
 80044a4:	1c43      	adds	r3, r0, #1
 80044a6:	d102      	bne.n	80044ae <_isatty_r+0x1a>
 80044a8:	682b      	ldr	r3, [r5, #0]
 80044aa:	b103      	cbz	r3, 80044ae <_isatty_r+0x1a>
 80044ac:	6023      	str	r3, [r4, #0]
 80044ae:	bd38      	pop	{r3, r4, r5, pc}
 80044b0:	200002b4 	.word	0x200002b4

080044b4 <_sbrk_r>:
 80044b4:	b538      	push	{r3, r4, r5, lr}
 80044b6:	4d06      	ldr	r5, [pc, #24]	@ (80044d0 <_sbrk_r+0x1c>)
 80044b8:	2300      	movs	r3, #0
 80044ba:	4604      	mov	r4, r0
 80044bc:	4608      	mov	r0, r1
 80044be:	602b      	str	r3, [r5, #0]
 80044c0:	f7fc fb58 	bl	8000b74 <_sbrk>
 80044c4:	1c43      	adds	r3, r0, #1
 80044c6:	d102      	bne.n	80044ce <_sbrk_r+0x1a>
 80044c8:	682b      	ldr	r3, [r5, #0]
 80044ca:	b103      	cbz	r3, 80044ce <_sbrk_r+0x1a>
 80044cc:	6023      	str	r3, [r4, #0]
 80044ce:	bd38      	pop	{r3, r4, r5, pc}
 80044d0:	200002b4 	.word	0x200002b4

080044d4 <_init>:
 80044d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044d6:	bf00      	nop
 80044d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044da:	bc08      	pop	{r3}
 80044dc:	469e      	mov	lr, r3
 80044de:	4770      	bx	lr

080044e0 <_fini>:
 80044e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044e2:	bf00      	nop
 80044e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044e6:	bc08      	pop	{r3}
 80044e8:	469e      	mov	lr, r3
 80044ea:	4770      	bx	lr
