#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000019a128a43f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000019a12921920_0 .net "PC", 31 0, v0000019a129193d0_0;  1 drivers
v0000019a129219c0_0 .var "clk", 0 0;
v0000019a12921ec0_0 .net "clkout", 0 0, L_0000019a12923a40;  1 drivers
v0000019a12921f60_0 .net "cycles_consumed", 31 0, v0000019a129220a0_0;  1 drivers
v0000019a12922780_0 .var "rst", 0 0;
S_0000019a128462a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000019a128a43f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000019a128bf560 .param/l "RType" 0 4 2, C4<000000>;
P_0000019a128bf598 .param/l "add" 0 4 5, C4<100000>;
P_0000019a128bf5d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000019a128bf608 .param/l "addu" 0 4 5, C4<100001>;
P_0000019a128bf640 .param/l "and_" 0 4 5, C4<100100>;
P_0000019a128bf678 .param/l "andi" 0 4 8, C4<001100>;
P_0000019a128bf6b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000019a128bf6e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000019a128bf720 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000019a128bf758 .param/l "j" 0 4 12, C4<000010>;
P_0000019a128bf790 .param/l "jal" 0 4 12, C4<000011>;
P_0000019a128bf7c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000019a128bf800 .param/l "lw" 0 4 8, C4<100011>;
P_0000019a128bf838 .param/l "nor_" 0 4 5, C4<100111>;
P_0000019a128bf870 .param/l "or_" 0 4 5, C4<100101>;
P_0000019a128bf8a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000019a128bf8e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000019a128bf918 .param/l "sll" 0 4 6, C4<000000>;
P_0000019a128bf950 .param/l "slt" 0 4 5, C4<101010>;
P_0000019a128bf988 .param/l "slti" 0 4 8, C4<101010>;
P_0000019a128bf9c0 .param/l "srl" 0 4 6, C4<000010>;
P_0000019a128bf9f8 .param/l "sub" 0 4 5, C4<100010>;
P_0000019a128bfa30 .param/l "subu" 0 4 5, C4<100011>;
P_0000019a128bfa68 .param/l "sw" 0 4 8, C4<101011>;
P_0000019a128bfaa0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000019a128bfad8 .param/l "xori" 0 4 8, C4<001110>;
L_0000019a129238f0 .functor NOT 1, v0000019a12922780_0, C4<0>, C4<0>, C4<0>;
L_0000019a12923180 .functor NOT 1, v0000019a12922780_0, C4<0>, C4<0>, C4<0>;
L_0000019a12923490 .functor NOT 1, v0000019a12922780_0, C4<0>, C4<0>, C4<0>;
L_0000019a129239d0 .functor NOT 1, v0000019a12922780_0, C4<0>, C4<0>, C4<0>;
L_0000019a12923570 .functor NOT 1, v0000019a12922780_0, C4<0>, C4<0>, C4<0>;
L_0000019a12923420 .functor NOT 1, v0000019a12922780_0, C4<0>, C4<0>, C4<0>;
L_0000019a12923b20 .functor NOT 1, v0000019a12922780_0, C4<0>, C4<0>, C4<0>;
L_0000019a12923650 .functor NOT 1, v0000019a12922780_0, C4<0>, C4<0>, C4<0>;
L_0000019a12923a40 .functor OR 1, v0000019a129219c0_0, v0000019a128aad70_0, C4<0>, C4<0>;
L_0000019a129236c0 .functor OR 1, L_0000019a1296c770, L_0000019a1296cdb0, C4<0>, C4<0>;
L_0000019a12922fc0 .functor AND 1, L_0000019a1296beb0, L_0000019a1296bd70, C4<1>, C4<1>;
L_0000019a12923730 .functor NOT 1, v0000019a12922780_0, C4<0>, C4<0>, C4<0>;
L_0000019a129230a0 .functor OR 1, L_0000019a1296c9f0, L_0000019a1296be10, C4<0>, C4<0>;
L_0000019a12923500 .functor OR 1, L_0000019a129230a0, L_0000019a1296c130, C4<0>, C4<0>;
L_0000019a12923880 .functor OR 1, L_0000019a1296d8f0, L_0000019a1297f4b0, C4<0>, C4<0>;
L_0000019a12923b90 .functor AND 1, L_0000019a1296d210, L_0000019a12923880, C4<1>, C4<1>;
L_0000019a12923340 .functor OR 1, L_0000019a1297f190, L_0000019a1297f410, C4<0>, C4<0>;
L_0000019a129237a0 .functor AND 1, L_0000019a1297e0b0, L_0000019a12923340, C4<1>, C4<1>;
L_0000019a12922ee0 .functor NOT 1, L_0000019a12923a40, C4<0>, C4<0>, C4<0>;
v0000019a1291a550_0 .net "ALUOp", 3 0, v0000019a128aab90_0;  1 drivers
v0000019a12918890_0 .net "ALUResult", 31 0, v0000019a12919e70_0;  1 drivers
v0000019a12919470_0 .net "ALUSrc", 0 0, v0000019a128aa410_0;  1 drivers
v0000019a128dda00_0 .net "ALUin2", 31 0, L_0000019a1297e330;  1 drivers
v0000019a128dd640_0 .net "MemReadEn", 0 0, v0000019a128aa0f0_0;  1 drivers
v0000019a128dd1e0_0 .net "MemWriteEn", 0 0, v0000019a128a9d30_0;  1 drivers
v0000019a128dc2e0_0 .net "MemtoReg", 0 0, v0000019a128aac30_0;  1 drivers
v0000019a128dd000_0 .net "PC", 31 0, v0000019a129193d0_0;  alias, 1 drivers
v0000019a128dbe80_0 .net "PCPlus1", 31 0, L_0000019a1296c6d0;  1 drivers
v0000019a128dd280_0 .net "PCsrc", 0 0, v0000019a12919bf0_0;  1 drivers
v0000019a128dc4c0_0 .net "RegDst", 0 0, v0000019a128aa190_0;  1 drivers
v0000019a128dd320_0 .net "RegWriteEn", 0 0, v0000019a128aacd0_0;  1 drivers
v0000019a128dd460_0 .net "WriteRegister", 4 0, L_0000019a1296d7b0;  1 drivers
v0000019a128dd500_0 .net *"_ivl_0", 0 0, L_0000019a129238f0;  1 drivers
L_0000019a12923cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019a128dc740_0 .net/2u *"_ivl_10", 4 0, L_0000019a12923cc0;  1 drivers
L_0000019a129240b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019a128dd3c0_0 .net *"_ivl_101", 15 0, L_0000019a129240b0;  1 drivers
v0000019a128dcd80_0 .net *"_ivl_102", 31 0, L_0000019a1296db70;  1 drivers
L_0000019a129240f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019a128dc380_0 .net *"_ivl_105", 25 0, L_0000019a129240f8;  1 drivers
L_0000019a12924140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019a128dd6e0_0 .net/2u *"_ivl_106", 31 0, L_0000019a12924140;  1 drivers
v0000019a128dd5a0_0 .net *"_ivl_108", 0 0, L_0000019a1296beb0;  1 drivers
L_0000019a12924188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000019a128dc240_0 .net/2u *"_ivl_110", 5 0, L_0000019a12924188;  1 drivers
v0000019a128dce20_0 .net *"_ivl_112", 0 0, L_0000019a1296bd70;  1 drivers
v0000019a128dc100_0 .net *"_ivl_115", 0 0, L_0000019a12922fc0;  1 drivers
v0000019a128dc9c0_0 .net *"_ivl_116", 47 0, L_0000019a1296dad0;  1 drivers
L_0000019a129241d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019a128dc6a0_0 .net *"_ivl_119", 15 0, L_0000019a129241d0;  1 drivers
L_0000019a12923d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019a128dc1a0_0 .net/2u *"_ivl_12", 5 0, L_0000019a12923d08;  1 drivers
v0000019a128dc600_0 .net *"_ivl_120", 47 0, L_0000019a1296da30;  1 drivers
L_0000019a12924218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019a128dd780_0 .net *"_ivl_123", 15 0, L_0000019a12924218;  1 drivers
v0000019a128dca60_0 .net *"_ivl_125", 0 0, L_0000019a1296c450;  1 drivers
v0000019a128dcf60_0 .net *"_ivl_126", 31 0, L_0000019a1296c950;  1 drivers
v0000019a128dd820_0 .net *"_ivl_128", 47 0, L_0000019a1296d170;  1 drivers
v0000019a128dd140_0 .net *"_ivl_130", 47 0, L_0000019a1296c4f0;  1 drivers
v0000019a128dbde0_0 .net *"_ivl_132", 47 0, L_0000019a1296d710;  1 drivers
v0000019a128dd8c0_0 .net *"_ivl_134", 47 0, L_0000019a1296d530;  1 drivers
v0000019a128dd960_0 .net *"_ivl_14", 0 0, L_0000019a12922960;  1 drivers
v0000019a128ddaa0_0 .net *"_ivl_140", 0 0, L_0000019a12923730;  1 drivers
L_0000019a129242a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019a128dc060_0 .net/2u *"_ivl_142", 31 0, L_0000019a129242a8;  1 drivers
L_0000019a12924380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000019a128dbf20_0 .net/2u *"_ivl_146", 5 0, L_0000019a12924380;  1 drivers
v0000019a128dbc00_0 .net *"_ivl_148", 0 0, L_0000019a1296c9f0;  1 drivers
L_0000019a129243c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000019a128dbca0_0 .net/2u *"_ivl_150", 5 0, L_0000019a129243c8;  1 drivers
v0000019a128dcec0_0 .net *"_ivl_152", 0 0, L_0000019a1296be10;  1 drivers
v0000019a128dbfc0_0 .net *"_ivl_155", 0 0, L_0000019a129230a0;  1 drivers
L_0000019a12924410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000019a128dc560_0 .net/2u *"_ivl_156", 5 0, L_0000019a12924410;  1 drivers
v0000019a128dc7e0_0 .net *"_ivl_158", 0 0, L_0000019a1296c130;  1 drivers
L_0000019a12923d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000019a128dc420_0 .net/2u *"_ivl_16", 4 0, L_0000019a12923d50;  1 drivers
v0000019a128dbd40_0 .net *"_ivl_161", 0 0, L_0000019a12923500;  1 drivers
L_0000019a12924458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019a128dc880_0 .net/2u *"_ivl_162", 15 0, L_0000019a12924458;  1 drivers
v0000019a128dc920_0 .net *"_ivl_164", 31 0, L_0000019a1296c810;  1 drivers
v0000019a128dcb00_0 .net *"_ivl_167", 0 0, L_0000019a1296c8b0;  1 drivers
v0000019a128dcba0_0 .net *"_ivl_168", 15 0, L_0000019a1296cf90;  1 drivers
v0000019a128dcc40_0 .net *"_ivl_170", 31 0, L_0000019a1296d850;  1 drivers
v0000019a128dcce0_0 .net *"_ivl_174", 31 0, L_0000019a1296ca90;  1 drivers
L_0000019a129244a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019a128dd0a0_0 .net *"_ivl_177", 25 0, L_0000019a129244a0;  1 drivers
L_0000019a129244e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019a1291f230_0 .net/2u *"_ivl_178", 31 0, L_0000019a129244e8;  1 drivers
v0000019a129209f0_0 .net *"_ivl_180", 0 0, L_0000019a1296d210;  1 drivers
L_0000019a12924530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000019a1291fff0_0 .net/2u *"_ivl_182", 5 0, L_0000019a12924530;  1 drivers
v0000019a1291ec90_0 .net *"_ivl_184", 0 0, L_0000019a1296d8f0;  1 drivers
L_0000019a12924578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000019a1291f7d0_0 .net/2u *"_ivl_186", 5 0, L_0000019a12924578;  1 drivers
v0000019a12920590_0 .net *"_ivl_188", 0 0, L_0000019a1297f4b0;  1 drivers
v0000019a1291fd70_0 .net *"_ivl_19", 4 0, L_0000019a12921ba0;  1 drivers
v0000019a129201d0_0 .net *"_ivl_191", 0 0, L_0000019a12923880;  1 drivers
v0000019a12920270_0 .net *"_ivl_193", 0 0, L_0000019a12923b90;  1 drivers
L_0000019a129245c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019a1291f4b0_0 .net/2u *"_ivl_194", 5 0, L_0000019a129245c0;  1 drivers
v0000019a1291f190_0 .net *"_ivl_196", 0 0, L_0000019a1297f370;  1 drivers
L_0000019a12924608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000019a12920770_0 .net/2u *"_ivl_198", 31 0, L_0000019a12924608;  1 drivers
L_0000019a12923c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000019a12920a90_0 .net/2u *"_ivl_2", 5 0, L_0000019a12923c78;  1 drivers
v0000019a12920630_0 .net *"_ivl_20", 4 0, L_0000019a12922a00;  1 drivers
v0000019a1291f0f0_0 .net *"_ivl_200", 31 0, L_0000019a1297df70;  1 drivers
v0000019a1291f2d0_0 .net *"_ivl_204", 31 0, L_0000019a1297e010;  1 drivers
L_0000019a12924650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019a1291f370_0 .net *"_ivl_207", 25 0, L_0000019a12924650;  1 drivers
L_0000019a12924698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019a1291faf0_0 .net/2u *"_ivl_208", 31 0, L_0000019a12924698;  1 drivers
v0000019a1291fcd0_0 .net *"_ivl_210", 0 0, L_0000019a1297e0b0;  1 drivers
L_0000019a129246e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000019a1291efb0_0 .net/2u *"_ivl_212", 5 0, L_0000019a129246e0;  1 drivers
v0000019a12920450_0 .net *"_ivl_214", 0 0, L_0000019a1297f190;  1 drivers
L_0000019a12924728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000019a12920310_0 .net/2u *"_ivl_216", 5 0, L_0000019a12924728;  1 drivers
v0000019a1291f050_0 .net *"_ivl_218", 0 0, L_0000019a1297f410;  1 drivers
v0000019a12920810_0 .net *"_ivl_221", 0 0, L_0000019a12923340;  1 drivers
v0000019a1291ff50_0 .net *"_ivl_223", 0 0, L_0000019a129237a0;  1 drivers
L_0000019a12924770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019a12920130_0 .net/2u *"_ivl_224", 5 0, L_0000019a12924770;  1 drivers
v0000019a129203b0_0 .net *"_ivl_226", 0 0, L_0000019a1297e6f0;  1 drivers
v0000019a1291fb90_0 .net *"_ivl_228", 31 0, L_0000019a1297e290;  1 drivers
v0000019a1291f410_0 .net *"_ivl_24", 0 0, L_0000019a12923490;  1 drivers
L_0000019a12923d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019a12920090_0 .net/2u *"_ivl_26", 4 0, L_0000019a12923d98;  1 drivers
v0000019a1291fe10_0 .net *"_ivl_29", 4 0, L_0000019a12921060;  1 drivers
v0000019a129204f0_0 .net *"_ivl_32", 0 0, L_0000019a129239d0;  1 drivers
L_0000019a12923de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019a1291feb0_0 .net/2u *"_ivl_34", 4 0, L_0000019a12923de0;  1 drivers
v0000019a1291f550_0 .net *"_ivl_37", 4 0, L_0000019a12921240;  1 drivers
v0000019a1291f730_0 .net *"_ivl_40", 0 0, L_0000019a12923570;  1 drivers
L_0000019a12923e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019a1291ed30_0 .net/2u *"_ivl_42", 15 0, L_0000019a12923e28;  1 drivers
v0000019a1291f5f0_0 .net *"_ivl_45", 15 0, L_0000019a1296bff0;  1 drivers
v0000019a129206d0_0 .net *"_ivl_48", 0 0, L_0000019a12923420;  1 drivers
v0000019a12920b30_0 .net *"_ivl_5", 5 0, L_0000019a12922aa0;  1 drivers
L_0000019a12923e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019a1291f870_0 .net/2u *"_ivl_50", 36 0, L_0000019a12923e70;  1 drivers
L_0000019a12923eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019a129208b0_0 .net/2u *"_ivl_52", 31 0, L_0000019a12923eb8;  1 drivers
v0000019a12920950_0 .net *"_ivl_55", 4 0, L_0000019a1296cd10;  1 drivers
v0000019a1291fc30_0 .net *"_ivl_56", 36 0, L_0000019a1296cbd0;  1 drivers
v0000019a1291edd0_0 .net *"_ivl_58", 36 0, L_0000019a1296d2b0;  1 drivers
v0000019a1291ee70_0 .net *"_ivl_62", 0 0, L_0000019a12923b20;  1 drivers
L_0000019a12923f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000019a1291ef10_0 .net/2u *"_ivl_64", 5 0, L_0000019a12923f00;  1 drivers
v0000019a1291f690_0 .net *"_ivl_67", 5 0, L_0000019a1296d350;  1 drivers
v0000019a1291f910_0 .net *"_ivl_70", 0 0, L_0000019a12923650;  1 drivers
L_0000019a12923f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019a1291f9b0_0 .net/2u *"_ivl_72", 57 0, L_0000019a12923f48;  1 drivers
L_0000019a12923f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019a1291fa50_0 .net/2u *"_ivl_74", 31 0, L_0000019a12923f90;  1 drivers
v0000019a12922320_0 .net *"_ivl_77", 25 0, L_0000019a1296cc70;  1 drivers
v0000019a129212e0_0 .net *"_ivl_78", 57 0, L_0000019a1296d670;  1 drivers
v0000019a129221e0_0 .net *"_ivl_8", 0 0, L_0000019a12923180;  1 drivers
v0000019a12920d40_0 .net *"_ivl_80", 57 0, L_0000019a1296c090;  1 drivers
L_0000019a12923fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000019a12922b40_0 .net/2u *"_ivl_84", 31 0, L_0000019a12923fd8;  1 drivers
L_0000019a12924020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019a12921600_0 .net/2u *"_ivl_88", 5 0, L_0000019a12924020;  1 drivers
v0000019a129211a0_0 .net *"_ivl_90", 0 0, L_0000019a1296c770;  1 drivers
L_0000019a12924068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000019a12921a60_0 .net/2u *"_ivl_92", 5 0, L_0000019a12924068;  1 drivers
v0000019a12921740_0 .net *"_ivl_94", 0 0, L_0000019a1296cdb0;  1 drivers
v0000019a12921d80_0 .net *"_ivl_97", 0 0, L_0000019a129236c0;  1 drivers
v0000019a129217e0_0 .net *"_ivl_98", 47 0, L_0000019a1296c270;  1 drivers
v0000019a12921560_0 .net "adderResult", 31 0, L_0000019a1296c1d0;  1 drivers
v0000019a12922000_0 .net "address", 31 0, L_0000019a1296c3b0;  1 drivers
v0000019a12921ce0_0 .net "clk", 0 0, L_0000019a12923a40;  alias, 1 drivers
v0000019a129220a0_0 .var "cycles_consumed", 31 0;
v0000019a12922280_0 .net "extImm", 31 0, L_0000019a1296d0d0;  1 drivers
v0000019a129223c0_0 .net "funct", 5 0, L_0000019a1296cb30;  1 drivers
v0000019a12920e80_0 .net "hlt", 0 0, v0000019a128aad70_0;  1 drivers
v0000019a12922140_0 .net "imm", 15 0, L_0000019a1296c630;  1 drivers
v0000019a12920de0_0 .net "immediate", 31 0, L_0000019a1297fa50;  1 drivers
v0000019a129228c0_0 .net "input_clk", 0 0, v0000019a129219c0_0;  1 drivers
v0000019a12922460_0 .net "instruction", 31 0, L_0000019a1296c590;  1 drivers
v0000019a12922820_0 .net "memoryReadData", 31 0, v0000019a12919010_0;  1 drivers
v0000019a12922500_0 .net "nextPC", 31 0, L_0000019a1296c310;  1 drivers
v0000019a129225a0_0 .net "opcode", 5 0, L_0000019a12921b00;  1 drivers
v0000019a12921e20_0 .net "rd", 4 0, L_0000019a12920ca0;  1 drivers
v0000019a12922640_0 .net "readData1", 31 0, L_0000019a12923810;  1 drivers
v0000019a12921420_0 .net "readData1_w", 31 0, L_0000019a1297e790;  1 drivers
v0000019a12920f20_0 .net "readData2", 31 0, L_0000019a12923ab0;  1 drivers
v0000019a129216a0_0 .net "rs", 4 0, L_0000019a12921100;  1 drivers
v0000019a12921380_0 .net "rst", 0 0, v0000019a12922780_0;  1 drivers
v0000019a129226e0_0 .net "rt", 4 0, L_0000019a1296d5d0;  1 drivers
v0000019a12920fc0_0 .net "shamt", 31 0, L_0000019a1296d990;  1 drivers
v0000019a12921c40_0 .net "wire_instruction", 31 0, L_0000019a129235e0;  1 drivers
v0000019a129214c0_0 .net "writeData", 31 0, L_0000019a1297e970;  1 drivers
v0000019a12921880_0 .net "zero", 0 0, L_0000019a1297e830;  1 drivers
L_0000019a12922aa0 .part L_0000019a1296c590, 26, 6;
L_0000019a12921b00 .functor MUXZ 6, L_0000019a12922aa0, L_0000019a12923c78, L_0000019a129238f0, C4<>;
L_0000019a12922960 .cmp/eq 6, L_0000019a12921b00, L_0000019a12923d08;
L_0000019a12921ba0 .part L_0000019a1296c590, 11, 5;
L_0000019a12922a00 .functor MUXZ 5, L_0000019a12921ba0, L_0000019a12923d50, L_0000019a12922960, C4<>;
L_0000019a12920ca0 .functor MUXZ 5, L_0000019a12922a00, L_0000019a12923cc0, L_0000019a12923180, C4<>;
L_0000019a12921060 .part L_0000019a1296c590, 21, 5;
L_0000019a12921100 .functor MUXZ 5, L_0000019a12921060, L_0000019a12923d98, L_0000019a12923490, C4<>;
L_0000019a12921240 .part L_0000019a1296c590, 16, 5;
L_0000019a1296d5d0 .functor MUXZ 5, L_0000019a12921240, L_0000019a12923de0, L_0000019a129239d0, C4<>;
L_0000019a1296bff0 .part L_0000019a1296c590, 0, 16;
L_0000019a1296c630 .functor MUXZ 16, L_0000019a1296bff0, L_0000019a12923e28, L_0000019a12923570, C4<>;
L_0000019a1296cd10 .part L_0000019a1296c590, 6, 5;
L_0000019a1296cbd0 .concat [ 5 32 0 0], L_0000019a1296cd10, L_0000019a12923eb8;
L_0000019a1296d2b0 .functor MUXZ 37, L_0000019a1296cbd0, L_0000019a12923e70, L_0000019a12923420, C4<>;
L_0000019a1296d990 .part L_0000019a1296d2b0, 0, 32;
L_0000019a1296d350 .part L_0000019a1296c590, 0, 6;
L_0000019a1296cb30 .functor MUXZ 6, L_0000019a1296d350, L_0000019a12923f00, L_0000019a12923b20, C4<>;
L_0000019a1296cc70 .part L_0000019a1296c590, 0, 26;
L_0000019a1296d670 .concat [ 26 32 0 0], L_0000019a1296cc70, L_0000019a12923f90;
L_0000019a1296c090 .functor MUXZ 58, L_0000019a1296d670, L_0000019a12923f48, L_0000019a12923650, C4<>;
L_0000019a1296c3b0 .part L_0000019a1296c090, 0, 32;
L_0000019a1296c6d0 .arith/sum 32, v0000019a129193d0_0, L_0000019a12923fd8;
L_0000019a1296c770 .cmp/eq 6, L_0000019a12921b00, L_0000019a12924020;
L_0000019a1296cdb0 .cmp/eq 6, L_0000019a12921b00, L_0000019a12924068;
L_0000019a1296c270 .concat [ 32 16 0 0], L_0000019a1296c3b0, L_0000019a129240b0;
L_0000019a1296db70 .concat [ 6 26 0 0], L_0000019a12921b00, L_0000019a129240f8;
L_0000019a1296beb0 .cmp/eq 32, L_0000019a1296db70, L_0000019a12924140;
L_0000019a1296bd70 .cmp/eq 6, L_0000019a1296cb30, L_0000019a12924188;
L_0000019a1296dad0 .concat [ 32 16 0 0], L_0000019a12923810, L_0000019a129241d0;
L_0000019a1296da30 .concat [ 32 16 0 0], v0000019a129193d0_0, L_0000019a12924218;
L_0000019a1296c450 .part L_0000019a1296c630, 15, 1;
LS_0000019a1296c950_0_0 .concat [ 1 1 1 1], L_0000019a1296c450, L_0000019a1296c450, L_0000019a1296c450, L_0000019a1296c450;
LS_0000019a1296c950_0_4 .concat [ 1 1 1 1], L_0000019a1296c450, L_0000019a1296c450, L_0000019a1296c450, L_0000019a1296c450;
LS_0000019a1296c950_0_8 .concat [ 1 1 1 1], L_0000019a1296c450, L_0000019a1296c450, L_0000019a1296c450, L_0000019a1296c450;
LS_0000019a1296c950_0_12 .concat [ 1 1 1 1], L_0000019a1296c450, L_0000019a1296c450, L_0000019a1296c450, L_0000019a1296c450;
LS_0000019a1296c950_0_16 .concat [ 1 1 1 1], L_0000019a1296c450, L_0000019a1296c450, L_0000019a1296c450, L_0000019a1296c450;
LS_0000019a1296c950_0_20 .concat [ 1 1 1 1], L_0000019a1296c450, L_0000019a1296c450, L_0000019a1296c450, L_0000019a1296c450;
LS_0000019a1296c950_0_24 .concat [ 1 1 1 1], L_0000019a1296c450, L_0000019a1296c450, L_0000019a1296c450, L_0000019a1296c450;
LS_0000019a1296c950_0_28 .concat [ 1 1 1 1], L_0000019a1296c450, L_0000019a1296c450, L_0000019a1296c450, L_0000019a1296c450;
LS_0000019a1296c950_1_0 .concat [ 4 4 4 4], LS_0000019a1296c950_0_0, LS_0000019a1296c950_0_4, LS_0000019a1296c950_0_8, LS_0000019a1296c950_0_12;
LS_0000019a1296c950_1_4 .concat [ 4 4 4 4], LS_0000019a1296c950_0_16, LS_0000019a1296c950_0_20, LS_0000019a1296c950_0_24, LS_0000019a1296c950_0_28;
L_0000019a1296c950 .concat [ 16 16 0 0], LS_0000019a1296c950_1_0, LS_0000019a1296c950_1_4;
L_0000019a1296d170 .concat [ 16 32 0 0], L_0000019a1296c630, L_0000019a1296c950;
L_0000019a1296c4f0 .arith/sum 48, L_0000019a1296da30, L_0000019a1296d170;
L_0000019a1296d710 .functor MUXZ 48, L_0000019a1296c4f0, L_0000019a1296dad0, L_0000019a12922fc0, C4<>;
L_0000019a1296d530 .functor MUXZ 48, L_0000019a1296d710, L_0000019a1296c270, L_0000019a129236c0, C4<>;
L_0000019a1296c1d0 .part L_0000019a1296d530, 0, 32;
L_0000019a1296c310 .functor MUXZ 32, L_0000019a1296c6d0, L_0000019a1296c1d0, v0000019a12919bf0_0, C4<>;
L_0000019a1296c590 .functor MUXZ 32, L_0000019a129235e0, L_0000019a129242a8, L_0000019a12923730, C4<>;
L_0000019a1296c9f0 .cmp/eq 6, L_0000019a12921b00, L_0000019a12924380;
L_0000019a1296be10 .cmp/eq 6, L_0000019a12921b00, L_0000019a129243c8;
L_0000019a1296c130 .cmp/eq 6, L_0000019a12921b00, L_0000019a12924410;
L_0000019a1296c810 .concat [ 16 16 0 0], L_0000019a1296c630, L_0000019a12924458;
L_0000019a1296c8b0 .part L_0000019a1296c630, 15, 1;
LS_0000019a1296cf90_0_0 .concat [ 1 1 1 1], L_0000019a1296c8b0, L_0000019a1296c8b0, L_0000019a1296c8b0, L_0000019a1296c8b0;
LS_0000019a1296cf90_0_4 .concat [ 1 1 1 1], L_0000019a1296c8b0, L_0000019a1296c8b0, L_0000019a1296c8b0, L_0000019a1296c8b0;
LS_0000019a1296cf90_0_8 .concat [ 1 1 1 1], L_0000019a1296c8b0, L_0000019a1296c8b0, L_0000019a1296c8b0, L_0000019a1296c8b0;
LS_0000019a1296cf90_0_12 .concat [ 1 1 1 1], L_0000019a1296c8b0, L_0000019a1296c8b0, L_0000019a1296c8b0, L_0000019a1296c8b0;
L_0000019a1296cf90 .concat [ 4 4 4 4], LS_0000019a1296cf90_0_0, LS_0000019a1296cf90_0_4, LS_0000019a1296cf90_0_8, LS_0000019a1296cf90_0_12;
L_0000019a1296d850 .concat [ 16 16 0 0], L_0000019a1296c630, L_0000019a1296cf90;
L_0000019a1296d0d0 .functor MUXZ 32, L_0000019a1296d850, L_0000019a1296c810, L_0000019a12923500, C4<>;
L_0000019a1296ca90 .concat [ 6 26 0 0], L_0000019a12921b00, L_0000019a129244a0;
L_0000019a1296d210 .cmp/eq 32, L_0000019a1296ca90, L_0000019a129244e8;
L_0000019a1296d8f0 .cmp/eq 6, L_0000019a1296cb30, L_0000019a12924530;
L_0000019a1297f4b0 .cmp/eq 6, L_0000019a1296cb30, L_0000019a12924578;
L_0000019a1297f370 .cmp/eq 6, L_0000019a12921b00, L_0000019a129245c0;
L_0000019a1297df70 .functor MUXZ 32, L_0000019a1296d0d0, L_0000019a12924608, L_0000019a1297f370, C4<>;
L_0000019a1297fa50 .functor MUXZ 32, L_0000019a1297df70, L_0000019a1296d990, L_0000019a12923b90, C4<>;
L_0000019a1297e010 .concat [ 6 26 0 0], L_0000019a12921b00, L_0000019a12924650;
L_0000019a1297e0b0 .cmp/eq 32, L_0000019a1297e010, L_0000019a12924698;
L_0000019a1297f190 .cmp/eq 6, L_0000019a1296cb30, L_0000019a129246e0;
L_0000019a1297f410 .cmp/eq 6, L_0000019a1296cb30, L_0000019a12924728;
L_0000019a1297e6f0 .cmp/eq 6, L_0000019a12921b00, L_0000019a12924770;
L_0000019a1297e290 .functor MUXZ 32, L_0000019a12923810, v0000019a129193d0_0, L_0000019a1297e6f0, C4<>;
L_0000019a1297e790 .functor MUXZ 32, L_0000019a1297e290, L_0000019a12923ab0, L_0000019a129237a0, C4<>;
S_0000019a12846430 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000019a128462a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000019a128b1710 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000019a12923110 .functor NOT 1, v0000019a128aa410_0, C4<0>, C4<0>, C4<0>;
v0000019a128a9c90_0 .net *"_ivl_0", 0 0, L_0000019a12923110;  1 drivers
v0000019a128aaa50_0 .net "in1", 31 0, L_0000019a12923ab0;  alias, 1 drivers
v0000019a128aaaf0_0 .net "in2", 31 0, L_0000019a1297fa50;  alias, 1 drivers
v0000019a128ab130_0 .net "out", 31 0, L_0000019a1297e330;  alias, 1 drivers
v0000019a128aaf50_0 .net "s", 0 0, v0000019a128aa410_0;  alias, 1 drivers
L_0000019a1297e330 .functor MUXZ 32, L_0000019a1297fa50, L_0000019a12923ab0, L_0000019a12923110, C4<>;
S_0000019a127d69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000019a128462a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000019a129180a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000019a129180d8 .param/l "add" 0 4 5, C4<100000>;
P_0000019a12918110 .param/l "addi" 0 4 8, C4<001000>;
P_0000019a12918148 .param/l "addu" 0 4 5, C4<100001>;
P_0000019a12918180 .param/l "and_" 0 4 5, C4<100100>;
P_0000019a129181b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000019a129181f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000019a12918228 .param/l "bne" 0 4 10, C4<000101>;
P_0000019a12918260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000019a12918298 .param/l "j" 0 4 12, C4<000010>;
P_0000019a129182d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000019a12918308 .param/l "jr" 0 4 6, C4<001000>;
P_0000019a12918340 .param/l "lw" 0 4 8, C4<100011>;
P_0000019a12918378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000019a129183b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000019a129183e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000019a12918420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000019a12918458 .param/l "sll" 0 4 6, C4<000000>;
P_0000019a12918490 .param/l "slt" 0 4 5, C4<101010>;
P_0000019a129184c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000019a12918500 .param/l "srl" 0 4 6, C4<000010>;
P_0000019a12918538 .param/l "sub" 0 4 5, C4<100010>;
P_0000019a12918570 .param/l "subu" 0 4 5, C4<100011>;
P_0000019a129185a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000019a129185e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000019a12918618 .param/l "xori" 0 4 8, C4<001110>;
v0000019a128aab90_0 .var "ALUOp", 3 0;
v0000019a128aa410_0 .var "ALUSrc", 0 0;
v0000019a128aa0f0_0 .var "MemReadEn", 0 0;
v0000019a128a9d30_0 .var "MemWriteEn", 0 0;
v0000019a128aac30_0 .var "MemtoReg", 0 0;
v0000019a128aa190_0 .var "RegDst", 0 0;
v0000019a128aacd0_0 .var "RegWriteEn", 0 0;
v0000019a128aa5f0_0 .net "funct", 5 0, L_0000019a1296cb30;  alias, 1 drivers
v0000019a128aad70_0 .var "hlt", 0 0;
v0000019a128aaff0_0 .net "opcode", 5 0, L_0000019a12921b00;  alias, 1 drivers
v0000019a128ab090_0 .net "rst", 0 0, v0000019a12922780_0;  alias, 1 drivers
E_0000019a128b1810 .event anyedge, v0000019a128ab090_0, v0000019a128aaff0_0, v0000019a128aa5f0_0;
S_0000019a127d6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000019a128462a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000019a128b23d0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000019a129235e0 .functor BUFZ 32, L_0000019a1296ce50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019a128ab270_0 .net "Data_Out", 31 0, L_0000019a129235e0;  alias, 1 drivers
v0000019a128aa690 .array "InstMem", 0 1023, 31 0;
v0000019a128aa050_0 .net *"_ivl_0", 31 0, L_0000019a1296ce50;  1 drivers
v0000019a128aa7d0_0 .net *"_ivl_3", 9 0, L_0000019a1296bf50;  1 drivers
v0000019a128aa870_0 .net *"_ivl_4", 11 0, L_0000019a1296bcd0;  1 drivers
L_0000019a12924260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019a128ab310_0 .net *"_ivl_7", 1 0, L_0000019a12924260;  1 drivers
v0000019a128ab3b0_0 .net "addr", 31 0, v0000019a129193d0_0;  alias, 1 drivers
v0000019a128a9650_0 .var/i "i", 31 0;
L_0000019a1296ce50 .array/port v0000019a128aa690, L_0000019a1296bcd0;
L_0000019a1296bf50 .part v0000019a129193d0_0, 0, 10;
L_0000019a1296bcd0 .concat [ 10 2 0 0], L_0000019a1296bf50, L_0000019a12924260;
S_0000019a12844950 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000019a128462a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000019a12923810 .functor BUFZ 32, L_0000019a1296d030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019a12923ab0 .functor BUFZ 32, L_0000019a1296d3f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019a128a9830_0 .net *"_ivl_0", 31 0, L_0000019a1296d030;  1 drivers
v0000019a128a98d0_0 .net *"_ivl_10", 6 0, L_0000019a1296d490;  1 drivers
L_0000019a12924338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019a12888150_0 .net *"_ivl_13", 1 0, L_0000019a12924338;  1 drivers
v0000019a12888330_0 .net *"_ivl_2", 6 0, L_0000019a1296cef0;  1 drivers
L_0000019a129242f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019a129191f0_0 .net *"_ivl_5", 1 0, L_0000019a129242f0;  1 drivers
v0000019a12918bb0_0 .net *"_ivl_8", 31 0, L_0000019a1296d3f0;  1 drivers
v0000019a129190b0_0 .net "clk", 0 0, L_0000019a12923a40;  alias, 1 drivers
v0000019a12919150_0 .var/i "i", 31 0;
v0000019a12918c50_0 .net "readData1", 31 0, L_0000019a12923810;  alias, 1 drivers
v0000019a12918f70_0 .net "readData2", 31 0, L_0000019a12923ab0;  alias, 1 drivers
v0000019a12919a10_0 .net "readRegister1", 4 0, L_0000019a12921100;  alias, 1 drivers
v0000019a129196f0_0 .net "readRegister2", 4 0, L_0000019a1296d5d0;  alias, 1 drivers
v0000019a12919fb0 .array "registers", 31 0, 31 0;
v0000019a12919c90_0 .net "rst", 0 0, v0000019a12922780_0;  alias, 1 drivers
v0000019a12918cf0_0 .net "we", 0 0, v0000019a128aacd0_0;  alias, 1 drivers
v0000019a12918d90_0 .net "writeData", 31 0, L_0000019a1297e970;  alias, 1 drivers
v0000019a12919790_0 .net "writeRegister", 4 0, L_0000019a1296d7b0;  alias, 1 drivers
E_0000019a128b2250/0 .event negedge, v0000019a128ab090_0;
E_0000019a128b2250/1 .event posedge, v0000019a129190b0_0;
E_0000019a128b2250 .event/or E_0000019a128b2250/0, E_0000019a128b2250/1;
L_0000019a1296d030 .array/port v0000019a12919fb0, L_0000019a1296cef0;
L_0000019a1296cef0 .concat [ 5 2 0 0], L_0000019a12921100, L_0000019a129242f0;
L_0000019a1296d3f0 .array/port v0000019a12919fb0, L_0000019a1296d490;
L_0000019a1296d490 .concat [ 5 2 0 0], L_0000019a1296d5d0, L_0000019a12924338;
S_0000019a12844ae0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000019a12844950;
 .timescale 0 0;
v0000019a128a9790_0 .var/i "i", 31 0;
S_0000019a1282eda0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000019a128462a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000019a128b24d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000019a12922e70 .functor NOT 1, v0000019a128aa190_0, C4<0>, C4<0>, C4<0>;
v0000019a12919290_0 .net *"_ivl_0", 0 0, L_0000019a12922e70;  1 drivers
v0000019a12918ed0_0 .net "in1", 4 0, L_0000019a1296d5d0;  alias, 1 drivers
v0000019a129187f0_0 .net "in2", 4 0, L_0000019a12920ca0;  alias, 1 drivers
v0000019a12918930_0 .net "out", 4 0, L_0000019a1296d7b0;  alias, 1 drivers
v0000019a12919d30_0 .net "s", 0 0, v0000019a128aa190_0;  alias, 1 drivers
L_0000019a1296d7b0 .functor MUXZ 5, L_0000019a12920ca0, L_0000019a1296d5d0, L_0000019a12922e70, C4<>;
S_0000019a1282ef30 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000019a128462a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000019a128b1a10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000019a129231f0 .functor NOT 1, v0000019a128aac30_0, C4<0>, C4<0>, C4<0>;
v0000019a1291a230_0 .net *"_ivl_0", 0 0, L_0000019a129231f0;  1 drivers
v0000019a12919330_0 .net "in1", 31 0, v0000019a12919e70_0;  alias, 1 drivers
v0000019a12918e30_0 .net "in2", 31 0, v0000019a12919010_0;  alias, 1 drivers
v0000019a12918750_0 .net "out", 31 0, L_0000019a1297e970;  alias, 1 drivers
v0000019a1291a2d0_0 .net "s", 0 0, v0000019a128aac30_0;  alias, 1 drivers
L_0000019a1297e970 .functor MUXZ 32, v0000019a12919010_0, v0000019a12919e70_0, L_0000019a129231f0, C4<>;
S_0000019a12874790 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000019a128462a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000019a12874920 .param/l "ADD" 0 9 12, C4<0000>;
P_0000019a12874958 .param/l "AND" 0 9 12, C4<0010>;
P_0000019a12874990 .param/l "NOR" 0 9 12, C4<0101>;
P_0000019a128749c8 .param/l "OR" 0 9 12, C4<0011>;
P_0000019a12874a00 .param/l "SGT" 0 9 12, C4<0111>;
P_0000019a12874a38 .param/l "SLL" 0 9 12, C4<1000>;
P_0000019a12874a70 .param/l "SLT" 0 9 12, C4<0110>;
P_0000019a12874aa8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000019a12874ae0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000019a12874b18 .param/l "XOR" 0 9 12, C4<0100>;
P_0000019a12874b50 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000019a12874b88 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000019a129247b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019a12919650_0 .net/2u *"_ivl_0", 31 0, L_0000019a129247b8;  1 drivers
v0000019a12919970_0 .net "opSel", 3 0, v0000019a128aab90_0;  alias, 1 drivers
v0000019a12919ab0_0 .net "operand1", 31 0, L_0000019a1297e790;  alias, 1 drivers
v0000019a1291a190_0 .net "operand2", 31 0, L_0000019a1297e330;  alias, 1 drivers
v0000019a12919e70_0 .var "result", 31 0;
v0000019a12919b50_0 .net "zero", 0 0, L_0000019a1297e830;  alias, 1 drivers
E_0000019a128b1cd0 .event anyedge, v0000019a128aab90_0, v0000019a12919ab0_0, v0000019a128ab130_0;
L_0000019a1297e830 .cmp/eq 32, v0000019a12919e70_0, L_0000019a129247b8;
S_0000019a1285fe40 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000019a128462a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000019a1291a670 .param/l "RType" 0 4 2, C4<000000>;
P_0000019a1291a6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000019a1291a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000019a1291a718 .param/l "addu" 0 4 5, C4<100001>;
P_0000019a1291a750 .param/l "and_" 0 4 5, C4<100100>;
P_0000019a1291a788 .param/l "andi" 0 4 8, C4<001100>;
P_0000019a1291a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000019a1291a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000019a1291a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000019a1291a868 .param/l "j" 0 4 12, C4<000010>;
P_0000019a1291a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000019a1291a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000019a1291a910 .param/l "lw" 0 4 8, C4<100011>;
P_0000019a1291a948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000019a1291a980 .param/l "or_" 0 4 5, C4<100101>;
P_0000019a1291a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000019a1291a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000019a1291aa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000019a1291aa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000019a1291aa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000019a1291aad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000019a1291ab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000019a1291ab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000019a1291ab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000019a1291abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000019a1291abe8 .param/l "xori" 0 4 8, C4<001110>;
v0000019a12919bf0_0 .var "PCsrc", 0 0;
v0000019a129186b0_0 .net "funct", 5 0, L_0000019a1296cb30;  alias, 1 drivers
v0000019a12919510_0 .net "opcode", 5 0, L_0000019a12921b00;  alias, 1 drivers
v0000019a12918a70_0 .net "operand1", 31 0, L_0000019a12923810;  alias, 1 drivers
v0000019a12919830_0 .net "operand2", 31 0, L_0000019a1297e330;  alias, 1 drivers
v0000019a129195b0_0 .net "rst", 0 0, v0000019a12922780_0;  alias, 1 drivers
E_0000019a128b1850/0 .event anyedge, v0000019a128ab090_0, v0000019a128aaff0_0, v0000019a12918c50_0, v0000019a128ab130_0;
E_0000019a128b1850/1 .event anyedge, v0000019a128aa5f0_0;
E_0000019a128b1850 .event/or E_0000019a128b1850/0, E_0000019a128b1850/1;
S_0000019a1285ffd0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000019a128462a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000019a12919dd0 .array "DataMem", 0 1023, 31 0;
v0000019a12919f10_0 .net "address", 31 0, v0000019a12919e70_0;  alias, 1 drivers
v0000019a129189d0_0 .net "clock", 0 0, L_0000019a12922ee0;  1 drivers
v0000019a12918b10_0 .net "data", 31 0, L_0000019a12923ab0;  alias, 1 drivers
v0000019a1291a050_0 .var/i "i", 31 0;
v0000019a12919010_0 .var "q", 31 0;
v0000019a1291a370_0 .net "rden", 0 0, v0000019a128aa0f0_0;  alias, 1 drivers
v0000019a1291a0f0_0 .net "wren", 0 0, v0000019a128a9d30_0;  alias, 1 drivers
E_0000019a128b1f10 .event posedge, v0000019a129189d0_0;
S_0000019a12858be0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000019a128462a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000019a128b1b90 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000019a129198d0_0 .net "PCin", 31 0, L_0000019a1296c310;  alias, 1 drivers
v0000019a129193d0_0 .var "PCout", 31 0;
v0000019a1291a410_0 .net "clk", 0 0, L_0000019a12923a40;  alias, 1 drivers
v0000019a1291a4b0_0 .net "rst", 0 0, v0000019a12922780_0;  alias, 1 drivers
    .scope S_0000019a1285fe40;
T_0 ;
    %wait E_0000019a128b1850;
    %load/vec4 v0000019a129195b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019a12919bf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000019a12919510_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000019a12918a70_0;
    %load/vec4 v0000019a12919830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000019a12919510_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000019a12918a70_0;
    %load/vec4 v0000019a12919830_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000019a12919510_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000019a12919510_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000019a12919510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000019a129186b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000019a12919bf0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000019a12858be0;
T_1 ;
    %wait E_0000019a128b2250;
    %load/vec4 v0000019a1291a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000019a129193d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000019a129198d0_0;
    %assign/vec4 v0000019a129193d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019a127d6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019a128a9650_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000019a128a9650_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000019a128a9650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %load/vec4 v0000019a128a9650_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019a128a9650_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a128aa690, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000019a127d69c0;
T_3 ;
    %wait E_0000019a128b1810;
    %load/vec4 v0000019a128ab090_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000019a128aad70_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019a128aa410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019a128aacd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019a128a9d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019a128aac30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019a128aa0f0_0, 0;
    %assign/vec4 v0000019a128aa190_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000019a128aad70_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000019a128aab90_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000019a128aa410_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019a128aacd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019a128a9d30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019a128aac30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019a128aa0f0_0, 0, 1;
    %store/vec4 v0000019a128aa190_0, 0, 1;
    %load/vec4 v0000019a128aaff0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aad70_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aa190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aacd0_0, 0;
    %load/vec4 v0000019a128aa5f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aa410_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aa410_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aacd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aa190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aa410_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aacd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019a128aa190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aa410_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aacd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aa410_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aacd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aa410_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aacd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aa410_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aacd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aa410_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aa0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aacd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aa410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aac30_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128a9d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019a128aa410_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019a128aab90_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000019a12844950;
T_4 ;
    %wait E_0000019a128b2250;
    %fork t_1, S_0000019a12844ae0;
    %jmp t_0;
    .scope S_0000019a12844ae0;
t_1 ;
    %load/vec4 v0000019a12919c90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019a128a9790_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000019a128a9790_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000019a128a9790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919fb0, 0, 4;
    %load/vec4 v0000019a128a9790_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019a128a9790_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000019a12918cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000019a12918d90_0;
    %load/vec4 v0000019a12919790_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919fb0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000019a12844950;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000019a12844950;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019a12919150_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000019a12919150_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000019a12919150_0;
    %ix/getv/s 4, v0000019a12919150_0;
    %load/vec4a v0000019a12919fb0, 4;
    %ix/getv/s 4, v0000019a12919150_0;
    %load/vec4a v0000019a12919fb0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000019a12919150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019a12919150_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000019a12874790;
T_6 ;
    %wait E_0000019a128b1cd0;
    %load/vec4 v0000019a12919970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000019a12919e70_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000019a12919ab0_0;
    %load/vec4 v0000019a1291a190_0;
    %add;
    %assign/vec4 v0000019a12919e70_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000019a12919ab0_0;
    %load/vec4 v0000019a1291a190_0;
    %sub;
    %assign/vec4 v0000019a12919e70_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000019a12919ab0_0;
    %load/vec4 v0000019a1291a190_0;
    %and;
    %assign/vec4 v0000019a12919e70_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000019a12919ab0_0;
    %load/vec4 v0000019a1291a190_0;
    %or;
    %assign/vec4 v0000019a12919e70_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000019a12919ab0_0;
    %load/vec4 v0000019a1291a190_0;
    %xor;
    %assign/vec4 v0000019a12919e70_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000019a12919ab0_0;
    %load/vec4 v0000019a1291a190_0;
    %or;
    %inv;
    %assign/vec4 v0000019a12919e70_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000019a12919ab0_0;
    %load/vec4 v0000019a1291a190_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000019a12919e70_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000019a1291a190_0;
    %load/vec4 v0000019a12919ab0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000019a12919e70_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000019a12919ab0_0;
    %ix/getv 4, v0000019a1291a190_0;
    %shiftl 4;
    %assign/vec4 v0000019a12919e70_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000019a12919ab0_0;
    %ix/getv 4, v0000019a1291a190_0;
    %shiftr 4;
    %assign/vec4 v0000019a12919e70_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000019a1285ffd0;
T_7 ;
    %wait E_0000019a128b1f10;
    %load/vec4 v0000019a1291a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000019a12919f10_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000019a12919dd0, 4;
    %assign/vec4 v0000019a12919010_0, 0;
T_7.0 ;
    %load/vec4 v0000019a1291a0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000019a12918b10_0;
    %ix/getv 3, v0000019a12919f10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919dd0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000019a1285ffd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019a1291a050_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000019a1291a050_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000019a1291a050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919dd0, 0, 4;
    %load/vec4 v0000019a1291a050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019a1291a050_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919dd0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919dd0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919dd0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919dd0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919dd0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919dd0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919dd0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919dd0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919dd0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919dd0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919dd0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919dd0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019a12919dd0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000019a1285ffd0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019a1291a050_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000019a1291a050_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000019a1291a050_0;
    %load/vec4a v0000019a12919dd0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000019a1291a050_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000019a1291a050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019a1291a050_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000019a128462a0;
T_10 ;
    %wait E_0000019a128b2250;
    %load/vec4 v0000019a12921380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019a129220a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000019a129220a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000019a129220a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000019a128a43f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019a129219c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019a12922780_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000019a128a43f0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000019a129219c0_0;
    %inv;
    %assign/vec4 v0000019a129219c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000019a128a43f0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./RemoveDuplicates/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019a12922780_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019a12922780_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000019a12921f60_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
