
*** Running vivado
    with args -log elevator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source elevator.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source elevator.tcl -notrace
Command: synth_design -top elevator -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13272
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'elevator' [C:/Users/thatcher/Desktop/elevator/elevator.srcs/sources_1/new/elevator.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [C:/Users/thatcher/Desktop/elevator/elevator.srcs/sources_1/new/clock_div.v:3]
	Parameter N bound to: 5 - type: integer 
	Parameter T_1s bound to: 99999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (0#1) [C:/Users/thatcher/Desktop/elevator/elevator.srcs/sources_1/new/clock_div.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_div__parameterized0' [C:/Users/thatcher/Desktop/elevator/elevator.srcs/sources_1/new/clock_div.v:3]
	Parameter N bound to: 1 - type: integer 
	Parameter T_1s bound to: 99999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_div__parameterized0' (0#1) [C:/Users/thatcher/Desktop/elevator/elevator.srcs/sources_1/new/clock_div.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/thatcher/Desktop/elevator/elevator.srcs/sources_1/new/elevator.v:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/thatcher/Desktop/elevator/elevator.srcs/sources_1/new/elevator.v:106]
INFO: [Synth 8-6155] done synthesizing module 'elevator' (0#1) [C:/Users/thatcher/Desktop/elevator/elevator.srcs/sources_1/new/elevator.v:3]
WARNING: [Synth 8-7137] Register clk_div_reg in module clock_div has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/thatcher/Desktop/elevator/elevator.srcs/sources_1/new/clock_div.v:15]
WARNING: [Synth 8-7137] Register clk_div_reg in module clock_div__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/thatcher/Desktop/elevator/elevator.srcs/sources_1/new/clock_div.v:15]
WARNING: [Synth 8-6014] Unused sequential element now_btn_reg was removed.  [C:/Users/thatcher/Desktop/elevator/elevator.srcs/sources_1/new/elevator.v:43]
WARNING: [Synth 8-6014] Unused sequential element temp_floor_reg was removed.  [C:/Users/thatcher/Desktop/elevator/elevator.srcs/sources_1/new/elevator.v:44]
WARNING: [Synth 8-3917] design elevator has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design elevator has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design elevator has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design elevator has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1280.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1280.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1280.867 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1280.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/thatcher/Desktop/elevator/elevator.srcs/constrs_1/new/elevator_xdc.xdc]
Finished Parsing XDC File [C:/Users/thatcher/Desktop/elevator/elevator.srcs/constrs_1/new/elevator_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/thatcher/Desktop/elevator/elevator.srcs/constrs_1/new/elevator_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/elevator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/elevator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1301.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1301.273 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1301.273 ; gain = 20.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1301.273 ; gain = 20.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1301.273 ; gain = 20.406
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'elevator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    stay |                              001 |                               11
                    down |                              010 |                               01
                      up |                              100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'elevator'
WARNING: [Synth 8-327] inferring latch for variable 'next_floor_reg' [C:/Users/thatcher/Desktop/elevator/elevator.srcs/sources_1/new/elevator.v:108]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1301.273 ; gain = 20.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 10    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design elevator has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design elevator has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design elevator has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design elevator has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1301.273 ; gain = 20.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1301.273 ; gain = 20.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1301.273 ; gain = 20.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1301.273 ; gain = 20.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1301.273 ; gain = 20.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1301.273 ; gain = 20.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1301.273 ; gain = 20.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1301.273 ; gain = 20.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1301.273 ; gain = 20.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1301.273 ; gain = 20.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |     8|
|4     |LUT2   |   122|
|5     |LUT3   |     9|
|6     |LUT4   |     6|
|7     |LUT5   |    13|
|8     |LUT6   |    22|
|9     |FDCE   |    73|
|10    |FDPE   |     1|
|11    |FDRE   |    11|
|12    |LD     |     5|
|13    |IBUF   |     7|
|14    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1301.273 ; gain = 20.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1301.273 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1301.273 ; gain = 20.406
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1301.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1301.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

Synth Design complete, checksum: 3855ca58
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1301.273 ; gain = 20.406
INFO: [Common 17-1381] The checkpoint 'C:/Users/thatcher/Desktop/elevator/elevator.runs/synth_1/elevator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file elevator_utilization_synth.rpt -pb elevator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 23:58:17 2022...
