<?xml version="1.0" encoding="UTF-8"?>
<module id="EDMA_4_CC" HW_revision="" XML_version="1" description="">
  <!-- csl_tpccregs -->
  <register id="tpcc_pid" offset="0x00000" width="32" description="">
  </register>
  <register id="tpcc_cfg" offset="0x00004" width="32" description="">
    <bitfield id="mp_exist" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="chmap_exist" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="num_regn" width="2" begin="21" end="20" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_clkgdis" offset="0x000fc" width="32" description="">
    <bitfield id="clkgdis" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_dchmap" offset="0x00100" width="32" description="(1 of 64, stride 4)">
    <bitfield id="paentry" width="9" begin="13" end="5" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_qchmap" offset="0x00200" width="32" description="(1 of 8, stride 4)">
    <bitfield id="paentry" width="9" begin="13" end="5" description="" rwaccess="RW" />
    <bitfield id="trword" width="3" begin="4" end="2" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_dmaqnum" offset="0x00240" width="32" description="(1 of 8, stride 4)">
    <bitfield id="e0" width="3" begin="2" end="0" description="" rwaccess="RW" />
    <bitfield id="e1" width="3" begin="6" end="4" description="" rwaccess="RW" />
    <bitfield id="e2" width="3" begin="10" end="8" description="" rwaccess="RW" />
    <bitfield id="e3" width="3" begin="14" end="12" description="" rwaccess="RW" />
    <bitfield id="e4" width="3" begin="18" end="16" description="" rwaccess="RW" />
    <bitfield id="e5" width="3" begin="22" end="20" description="" rwaccess="RW" />
    <bitfield id="e6" width="3" begin="26" end="24" description="" rwaccess="RW" />
    <bitfield id="e7" width="3" begin="30" end="28" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_qdmaqnum" offset="0x00260" width="32" description="">
    <bitfield id="e0" width="3" begin="2" end="0" description="" rwaccess="RW" />
    <bitfield id="e1" width="3" begin="6" end="4" description="" rwaccess="RW" />
    <bitfield id="e2" width="3" begin="10" end="8" description="" rwaccess="RW" />
    <bitfield id="e3" width="3" begin="14" end="12" description="" rwaccess="RW" />
    <bitfield id="e4" width="3" begin="18" end="16" description="" rwaccess="RW" />
    <bitfield id="e5" width="3" begin="22" end="20" description="" rwaccess="RW" />
    <bitfield id="e6" width="3" begin="26" end="24" description="" rwaccess="RW" />
    <bitfield id="e7" width="3" begin="30" end="28" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_quetcmap" offset="0x00280" width="32" description="">
    <bitfield id="tcnumq0" width="3" begin="2" end="0" description="" rwaccess="RW" />
    <bitfield id="tcnumq1" width="3" begin="6" end="4" description="" rwaccess="RW" />
    <bitfield id="tcnumq2" width="3" begin="10" end="8" description="" rwaccess="RW" />
    <bitfield id="tcnumq3" width="3" begin="14" end="12" description="" rwaccess="RW" />
    <bitfield id="tcnumq4" width="3" begin="18" end="16" description="" rwaccess="RW" />
    <bitfield id="tcnumq5" width="3" begin="22" end="20" description="" rwaccess="RW" />
    <bitfield id="tcnumq6" width="3" begin="26" end="24" description="" rwaccess="RW" />
    <bitfield id="tcnumq7" width="3" begin="30" end="28" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_quepri" offset="0x00284" width="32" description="">
    <bitfield id="priq0" width="3" begin="2" end="0" description="" rwaccess="RW" />
    <bitfield id="priq1" width="3" begin="6" end="4" description="" rwaccess="RW" />
    <bitfield id="priq2" width="3" begin="10" end="8" description="" rwaccess="RW" />
    <bitfield id="priq3" width="3" begin="14" end="12" description="" rwaccess="RW" />
    <bitfield id="priq4" width="3" begin="18" end="16" description="" rwaccess="RW" />
    <bitfield id="priq5" width="3" begin="22" end="20" description="" rwaccess="RW" />
    <bitfield id="priq6" width="3" begin="26" end="24" description="" rwaccess="RW" />
    <bitfield id="priq7" width="3" begin="30" end="28" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_emr" offset="0x00300" width="32" description="">
    <bitfield id="emr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="emr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="emr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="emr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="emr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="emr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="emr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="emr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="emr8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="emr9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="emr10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="emr11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="emr12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="emr13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="emr14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="emr15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="emr16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="emr17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="emr18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="emr19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="emr20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="emr21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="emr22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="emr23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="emr24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="emr25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="emr26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="emr27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="emr28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="emr29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="emr30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="emr31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_emrh" offset="0x00304" width="32" description="">
  </register>
  <register id="tpcc_emcr" offset="0x00308" width="32" description="">
    <bitfield id="emcr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="emcr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="emcr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="emcr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="emcr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="emcr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="emcr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="emcr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="emcr8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="emcr9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="emcr10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="emcr11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="emcr12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="emcr13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="emcr14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="emcr15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="emcr16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="emcr17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="emcr18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="emcr19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="emcr20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="emcr21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="emcr22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="emcr23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="emcr24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="emcr25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="emcr26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="emcr27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="emcr28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="emcr29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="emcr30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="emcr31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_emcrh" offset="0x0030c" width="32" description="">
  </register>
  <register id="tpcc_qemr" offset="0x00310" width="32" description="">
    <bitfield id="qemr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qemr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="qemr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="qemr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="qemr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="qemr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="qemr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="qemr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_qemcr" offset="0x00314" width="32" description="">
    <bitfield id="qemcr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qemcr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="qemcr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="qemcr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="qemcr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="qemcr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="qemcr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="qemcr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_ccerr" offset="0x00318" width="32" description="">
    <bitfield id="qthrxd0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qthrxd1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="qthrxd2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="qthrxd3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="qthrxd4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="qthrxd5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="qthrxd6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="qthrxd7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="tccerr" width="1" begin="16" end="16" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_ccerrclr" offset="0x0031c" width="32" description="">
    <bitfield id="qthrxd0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qthrxd1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="qthrxd2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="qthrxd3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="qthrxd4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="qthrxd5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="qthrxd6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="qthrxd7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="tccerr" width="1" begin="16" end="16" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_eeval" offset="0x00320" width="32" description="">
    <bitfield id="eval" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="set" width="1" begin="1" end="1" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_dra_drae" offset="0x00340" width="32" description="(1 of 8, stride 8)">
  </register>
  <register id="tpcc_dra_draeh" offset="0x00344" width="32" description="(1 of 8, stride 8)">
  </register>
  <register id="tpcc_qrae" offset="0x00380" width="32" description="(1 of 8, stride 4)">
    <bitfield id="qrae0_e0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qrae0_e1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="qrae0_e2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="qrae0_e3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="qrae0_e4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="qrae0_e5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="qrae0_e6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="qrae0_e7" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_qe" offset="0x00400" width="32" description="(1 of 128, stride 4)">
    <bitfield id="r_qemr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="r_qemr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="r_qemr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="r_qemr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="r_qemr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="r_qemr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="r_qemr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="r_qemr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_qstat" offset="0x00600" width="32" description="(1 of 8, stride 4)">
    <bitfield id="strptr" width="4" begin="3" end="0" description="" rwaccess="RW" />
    <bitfield id="numval" width="5" begin="12" end="8" description="" rwaccess="RW" />
    <bitfield id="wm" width="5" begin="20" end="16" description="" rwaccess="RW" />
    <bitfield id="thrxcd" width="1" begin="24" end="24" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_qwmthra" offset="0x00620" width="32" description="">
    <bitfield id="q0" width="5" begin="4" end="0" description="" rwaccess="RW" />
    <bitfield id="q1" width="5" begin="12" end="8" description="" rwaccess="RW" />
    <bitfield id="q2" width="5" begin="20" end="16" description="" rwaccess="RW" />
    <bitfield id="q3" width="5" begin="28" end="24" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_qwmthrb" offset="0x00624" width="32" description="">
    <bitfield id="q4" width="5" begin="4" end="0" description="" rwaccess="RW" />
    <bitfield id="q1" width="5" begin="12" end="8" description="" rwaccess="RW" />
    <bitfield id="q2" width="5" begin="20" end="16" description="" rwaccess="RW" />
    <bitfield id="q3" width="5" begin="28" end="24" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_ccstat" offset="0x00640" width="32" description="">
    <bitfield id="evtactv" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qevtactv" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="tractv" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="wstatactv" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="actv" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="comp_actv" width="6" begin="13" end="8" description="" rwaccess="RW" />
    <bitfield id="queactv0" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="queactv1" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="queactv2" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="queactv3" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="queactv4" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="queactv5" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="queactv6" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="queactv7" width="1" begin="23" end="23" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_aetctl" offset="0x00700" width="32" description="">
    <bitfield id="strtevt" width="6" begin="5" end="0" description="" rwaccess="RW" />
    <bitfield id="type" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="endint" width="6" begin="13" end="8" description="" rwaccess="RW" />
    <bitfield id="en" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_aetstat" offset="0x00704" width="32" description="">
    <bitfield id="stat" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_aetcmd" offset="0x00708" width="32" description="">
    <bitfield id="clr" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_mpfar" offset="0x00800" width="32" description="">
    <bitfield id="faddr" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_mpfsr" offset="0x00804" width="32" description="">
    <bitfield id="uxe" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="uwe" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="ure" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="sxe" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="swe" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="sre" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="sece" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="fid" width="4" begin="12" end="9" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_mpfcr" offset="0x00808" width="32" description="">
    <bitfield id="mpfclr" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_mppag" offset="0x0080c" width="32" description="">
    <bitfield id="ux" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="uw" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="ur" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="sx" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="sw" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="sr" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="emu" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="ns" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="ext" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="aid0" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="aid1" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="aid2" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="aid3" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="aid4" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="aid5" width="1" begin="15" end="15" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_mppa" offset="0x00810" width="32" description="(1 of 8, stride 4)">
    <bitfield id="ux" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="uw" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="ur" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="sx" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="sw" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="sr" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="emu" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="ns" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="ext" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="aid0" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="aid1" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="aid2" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="aid3" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="aid4" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="aid5" width="1" begin="15" end="15" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_er" offset="0x01000" width="32" description="">
    <bitfield id="e0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="e1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="e2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="e3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="e4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="e5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="e6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="e7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="e8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="e9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="e10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="e11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="e12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="e13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="e14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="e15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="e16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="e17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="e18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="e19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="e20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="e21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="e22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="e23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="e24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="e25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="e26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="e27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="e28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="e29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="e30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="e31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_erh" offset="0x01004" width="32" description="">
  </register>
  <register id="tpcc_ecr" offset="0x01008" width="32" description="">
    <bitfield id="e0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="e1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="e2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="e3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="e4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="e5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="e6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="e7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="e8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="e9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="e10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="e11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="e12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="e13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="e14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="e15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="e16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="e17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="e18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="e19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="e20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="e21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="e22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="e23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="e24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="e25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="e26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="e27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="e28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="e29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="e30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="e31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_ecrh" offset="0x0100c" width="32" description="">
  </register>
  <register id="tpcc_esr" offset="0x01010" width="32" description="">
    <bitfield id="e0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="e1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="e2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="e3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="e4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="e5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="e6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="e7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="e8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="e9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="e10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="e11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="e12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="e13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="e14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="e15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="e16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="e17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="e18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="e19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="e20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="e21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="e22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="e23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="e24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="e25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="e26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="e27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="e28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="e29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="e30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="e31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_esrh" offset="0x01014" width="32" description="">
  </register>
  <register id="tpcc_cer" offset="0x01018" width="32" description="">
    <bitfield id="e0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="e1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="e2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="e3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="e4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="e5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="e6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="e7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="e8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="e9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="e10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="e11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="e12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="e13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="e14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="e15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="e16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="e17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="e18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="e19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="e20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="e21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="e22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="e23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="e24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="e25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="e26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="e27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="e28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="e29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="e30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="e31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_cerh" offset="0x0101c" width="32" description="">
  </register>
  <register id="tpcc_eer" offset="0x01020" width="32" description="">
    <bitfield id="e0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="e1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="e2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="e3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="e4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="e5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="e6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="e7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="e8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="e9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="e10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="e11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="e12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="e13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="e14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="e15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="e16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="e17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="e18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="e19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="e20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="e21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="e22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="e23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="e24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="e25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="e26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="e27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="e28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="e29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="e30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="e31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_eerh" offset="0x01024" width="32" description="">
  </register>
  <register id="tpcc_eecr" offset="0x01028" width="32" description="">
    <bitfield id="e0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="e1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="e2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="e3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="e4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="e5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="e6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="e7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="e8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="e9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="e10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="e11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="e12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="e13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="e14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="e15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="e16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="e17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="e18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="e19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="e20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="e21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="e22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="e23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="e24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="e25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="e26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="e27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="e28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="e29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="e30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="e31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_eecrh" offset="0x0102c" width="32" description="">
  </register>
  <register id="tpcc_eesr" offset="0x01030" width="32" description="">
    <bitfield id="e0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="e1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="e2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="e3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="e4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="e5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="e6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="e7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="e8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="e9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="e10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="e11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="e12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="e13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="e14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="e15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="e16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="e17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="e18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="e19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="e20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="e21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="e22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="e23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="e24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="e25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="e26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="e27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="e28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="e29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="e30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="e31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_eesrh" offset="0x01034" width="32" description="">
  </register>
  <register id="tpcc_ser" offset="0x01038" width="32" description="">
    <bitfield id="ser0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="ser1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="ser2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="ser3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="ser4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="ser5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="ser6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="ser7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="ser8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="ser9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="ser10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="ser11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="ser12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="ser13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="ser14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="ser15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="ser16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="ser17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="ser18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="ser19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="ser20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="ser21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="ser22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="ser23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="ser24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="ser25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="ser26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="ser27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="ser28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="ser29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="ser30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="ser31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_serh" offset="0x0103c" width="32" description="">
  </register>
  <register id="tpcc_secr" offset="0x01040" width="32" description="">
    <bitfield id="secr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="secr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="secr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="secr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="secr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="secr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="secr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="secr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="secr8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="secr9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="secr10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="secr11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="secr12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="secr13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="secr14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="secr15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="secr16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="secr17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="secr18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="secr19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="secr20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="secr21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="secr22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="secr23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="secr24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="secr25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="secr26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="secr27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="secr28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="secr29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="secr30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="secr31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_secrh" offset="0x01044" width="32" description="">
  </register>
  <register id="tpcc_ier" offset="0x01050" width="32" description="">
    <bitfield id="ier0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="ier1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="ier2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="ier3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="ier4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="ier5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="ier6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="ier7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="ier8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="ier9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="ier10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="ier11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="ier12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="ier13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="ier14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="ier15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="ier16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="ier17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="ier18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="ier19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="ier20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="ier21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="ier22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="ier23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="ier24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="ier25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="ier26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="ier27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="ier28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="ier29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="ier30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="ier31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_ierh" offset="0x01054" width="32" description="">
  </register>
  <register id="tpcc_iecr" offset="0x01058" width="32" description="">
    <bitfield id="iecr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="iecr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="iecr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="iecr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="iecr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="iecr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="iecr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="iecr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="iecr8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="iecr9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="iecr10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="iecr11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="iecr12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="iecr13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="iecr14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="iecr15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="iecr16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="iecr17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="iecr18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="iecr19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="iecr20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="iecr21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="iecr22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="iecr23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="iecr24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="iecr25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="iecr26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="iecr27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="iecr28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="iecr29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="iecr30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="iecr31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_iecrh" offset="0x0105c" width="32" description="">
  </register>
  <register id="tpcc_iesr" offset="0x01060" width="32" description="">
    <bitfield id="iesr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="iesr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="iesr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="iesr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="iesr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="iesr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="iesr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="iesr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="iesr8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="iesr9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="iesr10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="iesr11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="iesr12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="iesr13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="iesr14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="iesr15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="iesr16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="iesr17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="iesr18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="iesr19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="iesr20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="iesr21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="iesr22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="iesr23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="iesr24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="iesr25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="iesr26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="iesr27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="iesr28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="iesr29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="iesr30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="iesr31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_iesrh" offset="0x01064" width="32" description="">
  </register>
  <register id="tpcc_ipr" offset="0x01068" width="32" description="">
    <bitfield id="ipr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="ipr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="ipr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="ipr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="ipr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="ipr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="ipr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="ipr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="ipr8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="ipr9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="ipr10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="ipr11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="ipr12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="ipr13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="ipr14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="ipr15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="ipr16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="ipr17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="ipr18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="ipr19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="ipr20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="ipr21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="ipr22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="ipr23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="ipr24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="ipr25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="ipr26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="ipr27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="ipr28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="ipr29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="ipr30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="ipr31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_iprh" offset="0x0106c" width="32" description="">
  </register>
  <register id="tpcc_icr" offset="0x01070" width="32" description="">
    <bitfield id="icr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="icr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="icr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="icr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="icr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="icr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="icr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="icr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="icr8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="icr9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="icr10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="icr11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="icr12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="icr13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="icr14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="icr15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="icr16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="icr17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="icr18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="icr19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="icr20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="icr21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="icr22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="icr23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="icr24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="icr25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="icr26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="icr27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="icr28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="icr29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="icr30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="icr31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_icrh" offset="0x01074" width="32" description="">
  </register>
  <register id="tpcc_ieval" offset="0x01078" width="32" description="">
    <bitfield id="eval" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="set" width="1" begin="1" end="1" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_qer" offset="0x01080" width="32" description="">
    <bitfield id="qer0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qer1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="qer2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="qer3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="qer4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="qer5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="qer6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="qer7" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_qeer" offset="0x01084" width="32" description="">
    <bitfield id="qeer0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qeer1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="qeer2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="qeer3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="qeer4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="qeer5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="qeer6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="qeer7" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_qeecr" offset="0x01088" width="32" description="">
    <bitfield id="qeecr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qeecr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="qeecr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="qeecr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="qeecr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="qeecr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="qeecr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="qeecr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_qeesr" offset="0x0108c" width="32" description="">
    <bitfield id="qeesr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qeesr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="qeesr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="qeesr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="qeesr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="qeesr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="qeesr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="qeesr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_qser" offset="0x01090" width="32" description="">
    <bitfield id="qser0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qser1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="qser2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="qser3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="qser4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="qser5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="qser6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="qser7" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="tpcc_qsecr" offset="0x01094" width="32" description="">
    <bitfield id="qsecr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qsecr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="qsecr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="qsecr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="qsecr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="qsecr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="qsecr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="qsecr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_er" offset="0x02000" width="32" description="(1 of 8, stride 512)">
    <bitfield id="e0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="e1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="e2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="e3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="e4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="e5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="e6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="e7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="e8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="e9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="e10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="e11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="e12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="e13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="e14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="e15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="e16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="e17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="e18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="e19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="e20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="e21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="e22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="e23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="e24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="e25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="e26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="e27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="e28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="e29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="e30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="e31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_erh" offset="0x02004" width="32" description="(1 of 8, stride 512)">
  </register>
  <register id="shadow_tpcc_ecr" offset="0x02008" width="32" description="(1 of 8, stride 512)">
    <bitfield id="e0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="e1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="e2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="e3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="e4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="e5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="e6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="e7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="e8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="e9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="e10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="e11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="e12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="e13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="e14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="e15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="e16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="e17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="e18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="e19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="e20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="e21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="e22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="e23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="e24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="e25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="e26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="e27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="e28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="e29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="e30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="e31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_ecrh" offset="0x0200c" width="32" description="(1 of 8, stride 512)">
  </register>
  <register id="shadow_tpcc_esr" offset="0x02010" width="32" description="(1 of 8, stride 512)">
    <bitfield id="e0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="e1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="e2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="e3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="e4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="e5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="e6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="e7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="e8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="e9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="e10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="e11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="e12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="e13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="e14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="e15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="e16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="e17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="e18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="e19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="e20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="e21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="e22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="e23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="e24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="e25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="e26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="e27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="e28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="e29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="e30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="e31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_esrh" offset="0x02014" width="32" description="(1 of 8, stride 512)">
  </register>
  <register id="shadow_tpcc_cer" offset="0x02018" width="32" description="(1 of 8, stride 512)">
    <bitfield id="e0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="e1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="e2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="e3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="e4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="e5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="e6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="e7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="e8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="e9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="e10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="e11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="e12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="e13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="e14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="e15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="e16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="e17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="e18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="e19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="e20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="e21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="e22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="e23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="e24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="e25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="e26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="e27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="e28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="e29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="e30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="e31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_cerh" offset="0x0201c" width="32" description="(1 of 8, stride 512)">
  </register>
  <register id="shadow_tpcc_eer" offset="0x02020" width="32" description="(1 of 8, stride 512)">
    <bitfield id="e0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="e1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="e2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="e3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="e4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="e5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="e6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="e7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="e8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="e9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="e10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="e11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="e12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="e13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="e14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="e15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="e16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="e17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="e18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="e19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="e20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="e21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="e22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="e23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="e24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="e25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="e26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="e27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="e28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="e29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="e30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="e31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_eerh" offset="0x02024" width="32" description="(1 of 8, stride 512)">
  </register>
  <register id="shadow_tpcc_eecr" offset="0x02028" width="32" description="(1 of 8, stride 512)">
    <bitfield id="e0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="e1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="e2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="e3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="e4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="e5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="e6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="e7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="e8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="e9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="e10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="e11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="e12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="e13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="e14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="e15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="e16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="e17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="e18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="e19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="e20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="e21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="e22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="e23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="e24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="e25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="e26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="e27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="e28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="e29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="e30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="e31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_eecrh" offset="0x0202c" width="32" description="(1 of 8, stride 512)">
  </register>
  <register id="shadow_tpcc_eesr" offset="0x02030" width="32" description="(1 of 8, stride 512)">
    <bitfield id="e0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="e1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="e2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="e3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="e4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="e5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="e6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="e7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="e8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="e9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="e10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="e11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="e12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="e13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="e14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="e15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="e16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="e17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="e18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="e19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="e20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="e21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="e22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="e23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="e24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="e25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="e26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="e27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="e28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="e29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="e30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="e31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_eesrh" offset="0x02034" width="32" description="(1 of 8, stride 512)">
  </register>
  <register id="shadow_tpcc_ser" offset="0x02038" width="32" description="(1 of 8, stride 512)">
    <bitfield id="ser0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="ser1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="ser2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="ser3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="ser4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="ser5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="ser6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="ser7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="ser8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="ser9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="ser10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="ser11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="ser12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="ser13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="ser14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="ser15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="ser16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="ser17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="ser18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="ser19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="ser20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="ser21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="ser22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="ser23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="ser24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="ser25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="ser26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="ser27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="ser28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="ser29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="ser30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="ser31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_serh" offset="0x0203c" width="32" description="(1 of 8, stride 512)">
  </register>
  <register id="shadow_tpcc_secr" offset="0x02040" width="32" description="(1 of 8, stride 512)">
    <bitfield id="secr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="secr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="secr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="secr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="secr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="secr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="secr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="secr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="secr8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="secr9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="secr10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="secr11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="secr12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="secr13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="secr14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="secr15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="secr16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="secr17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="secr18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="secr19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="secr20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="secr21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="secr22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="secr23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="secr24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="secr25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="secr26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="secr27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="secr28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="secr29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="secr30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="secr31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_secrh" offset="0x02044" width="32" description="(1 of 8, stride 512)">
  </register>
  <register id="shadow_tpcc_ier" offset="0x02050" width="32" description="(1 of 8, stride 512)">
    <bitfield id="ier0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="ier1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="ier2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="ier3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="ier4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="ier5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="ier6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="ier7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="ier8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="ier9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="ier10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="ier11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="ier12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="ier13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="ier14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="ier15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="ier16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="ier17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="ier18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="ier19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="ier20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="ier21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="ier22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="ier23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="ier24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="ier25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="ier26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="ier27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="ier28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="ier29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="ier30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="ier31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_ierh" offset="0x02054" width="32" description="(1 of 8, stride 512)">
  </register>
  <register id="shadow_tpcc_iecr" offset="0x02058" width="32" description="(1 of 8, stride 512)">
    <bitfield id="iecr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="iecr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="iecr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="iecr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="iecr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="iecr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="iecr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="iecr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="iecr8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="iecr9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="iecr10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="iecr11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="iecr12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="iecr13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="iecr14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="iecr15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="iecr16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="iecr17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="iecr18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="iecr19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="iecr20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="iecr21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="iecr22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="iecr23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="iecr24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="iecr25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="iecr26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="iecr27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="iecr28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="iecr29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="iecr30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="iecr31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_iecrh" offset="0x0205c" width="32" description="(1 of 8, stride 512)">
  </register>
  <register id="shadow_tpcc_iesr" offset="0x02060" width="32" description="(1 of 8, stride 512)">
    <bitfield id="iesr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="iesr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="iesr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="iesr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="iesr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="iesr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="iesr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="iesr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="iesr8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="iesr9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="iesr10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="iesr11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="iesr12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="iesr13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="iesr14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="iesr15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="iesr16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="iesr17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="iesr18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="iesr19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="iesr20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="iesr21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="iesr22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="iesr23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="iesr24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="iesr25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="iesr26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="iesr27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="iesr28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="iesr29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="iesr30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="iesr31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_iesrh" offset="0x02064" width="32" description="(1 of 8, stride 512)">
  </register>
  <register id="shadow_tpcc_ipr" offset="0x02068" width="32" description="(1 of 8, stride 512)">
    <bitfield id="ipr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="ipr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="ipr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="ipr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="ipr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="ipr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="ipr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="ipr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="ipr8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="ipr9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="ipr10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="ipr11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="ipr12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="ipr13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="ipr14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="ipr15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="ipr16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="ipr17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="ipr18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="ipr19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="ipr20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="ipr21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="ipr22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="ipr23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="ipr24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="ipr25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="ipr26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="ipr27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="ipr28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="ipr29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="ipr30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="ipr31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_iprh" offset="0x0206c" width="32" description="(1 of 8, stride 512)">
  </register>
  <register id="shadow_tpcc_icr" offset="0x02070" width="32" description="(1 of 8, stride 512)">
    <bitfield id="icr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="icr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="icr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="icr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="icr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="icr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="icr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="icr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="icr8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="icr9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="icr10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="icr11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="icr12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="icr13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="icr14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="icr15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="icr16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="icr17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="icr18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="icr19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="icr20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="icr21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="icr22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="icr23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="icr24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="icr25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="icr26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="icr27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="icr28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="icr29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="icr30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="icr31" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_icrh" offset="0x02074" width="32" description="(1 of 8, stride 512)">
  </register>
  <register id="shadow_tpcc_ieval" offset="0x02078" width="32" description="(1 of 8, stride 512)">
    <bitfield id="eval" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="set" width="1" begin="1" end="1" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_qer" offset="0x02080" width="32" description="(1 of 8, stride 512)">
    <bitfield id="qer0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qer1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="qer2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="qer3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="qer4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="qer5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="qer6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="qer7" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_qeer" offset="0x02084" width="32" description="(1 of 8, stride 512)">
    <bitfield id="qeer0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qeer1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="qeer2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="qeer3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="qeer4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="qeer5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="qeer6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="qeer7" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_qeecr" offset="0x02088" width="32" description="(1 of 8, stride 512)">
    <bitfield id="qeecr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qeecr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="qeecr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="qeecr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="qeecr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="qeecr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="qeecr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="qeecr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_qeesr" offset="0x0208c" width="32" description="(1 of 8, stride 512)">
    <bitfield id="qeesr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qeesr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="qeesr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="qeesr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="qeesr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="qeesr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="qeesr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="qeesr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_qser" offset="0x02090" width="32" description="(1 of 8, stride 512)">
    <bitfield id="qser0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qser1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="qser2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="qser3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="qser4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="qser5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="qser6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="qser7" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="shadow_tpcc_qsecr" offset="0x02094" width="32" description="(1 of 8, stride 512)">
    <bitfield id="qsecr0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="qsecr1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="qsecr2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="qsecr3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="qsecr4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="qsecr5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="qsecr6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="qsecr7" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="paramset_opt" offset="0x04000" width="32" description="(1 of 512, stride 32)">
  </register>
  <register id="paramset_src" offset="0x04004" width="32" description="(1 of 512, stride 32)">
  </register>
  <register id="paramset_a_b_cnt" offset="0x04008" width="32" description="(1 of 512, stride 32)">
  </register>
  <register id="paramset_dst" offset="0x0400c" width="32" description="(1 of 512, stride 32)">
  </register>
  <register id="paramset_src_dst_bidx" offset="0x04010" width="32" description="(1 of 512, stride 32)">
  </register>
  <register id="paramset_link_bcntrld" offset="0x04014" width="32" description="(1 of 512, stride 32)">
  </register>
  <register id="paramset_src_dst_cidx" offset="0x04018" width="32" description="(1 of 512, stride 32)">
  </register>
  <register id="paramset_ccnt" offset="0x0401c" width="32" description="(1 of 512, stride 32)">
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
