module AND (
			input logic A, B,
			output logic RestAND
);

always_comb begin
	RestAND = A and B;
	
end

endmodule