
****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source build.tcl
# proc _do_impl {jobs {strategies ""}} {
#     if {![llength $strategies]} {
#         launch_runs impl_1 -to_step write_bitstream -jobs $jobs
#         wait_on_run impl_1
#     } else {
#         set impl_runs "impl_1"
#         set_property STRATEGY "[lindex $strategies 0]" [get_runs impl_1]
#         for {set i 1} {$i < [llength $strategies]} {incr i 1} {
#             set r impl_[expr $i + 1]
#             set s [lindex $strategies $i]
#             create_run $r -flow {Vivado Implementation 2020} -parent_run synth_1 -strategy "$s"
#             lappend impl_runs $r
#         }
#         launch_runs $impl_runs -to_step write_bitstream -jobs $jobs
#         foreach r $impl_runs {
#             wait_on_run $r
#         }
#     }
# }
# proc _do_post_impl {build_dir top impl_run {zynq_family 0}} {
#     if {$zynq_family} {
#         current_run $impl_run
#         set sdk_dir ${build_dir}/${top}.sdk
#         file mkdir $sdk_dir
#         write_hw_platform -fixed -force -include_bit -file ${sdk_dir}/${top}.xsa
#     } else {
#         set interface SPIx4
#         set start_address 0x01002000
#         set bit_file ${build_dir}/${top}.runs/${impl_run}/${top}.bit
#         set mcs_file ${build_dir}/${top}.runs/${impl_run}/${top}.mcs
#         write_cfgmem -format mcs -size 128 -interface $interface -loadbit "up $start_address $bit_file" -file "$mcs_file"
#     }
# }
# set root_dir [file normalize ..]
# set constr_dir ${root_dir}/constr
# set plugin_dir ${root_dir}/plugin
# set script_dir ${root_dir}/script
# set src_dir ${root_dir}/src
# array set build_options {
#     -board_repo  ""
#     -board       au250
#     -tag         ""
#     -overwrite   0
#     -rebuild     0
#     -jobs        8
#     -synth_ip    1
#     -impl        0
#     -post_impl   0
#     -user_plugin ""
#     -user_build_dir ""
#     -bitstream_userid  "0xDEADC0DE"
#     -bitstream_usr_access "0x66669999"
#     -sim  0
# }
# set build_options(-user_plugin) ${plugin_dir}/p2p
# array set design_params {
#     -build_timestamp  0
#     -min_pkt_len      64
#     -max_pkt_len      1518
#     -use_phys_func    1
#     -num_phys_func    1
#     -num_queue        512
#     -num_cmac_port    1
# }
# set design_params(-build_timestamp) [clock format [clock seconds] -format %m%d%H%M]
# array set sim_params {
#     -sim_exec_path    ""
#     -sim_lib_path     ""
#     -sim_top          ""
# }
# for {set i 0} {$i < $argc} {incr i 2} {
#     set arg [lindex $argv $i]
#     set val [lindex $argv [expr $i+1]]
#     if {[info exists build_options($arg)]} {
#         set build_options($arg) $val
#         puts "Set build option $arg to $val"
#     } elseif {[info exists design_params($arg)]} {
#         set design_params($arg) $val
#         puts "Set design parameter $arg to $val"
#     } elseif {[info exists sim_params($arg)]} {
#         set sim_params($arg) $val
#         puts "Set sim parameter $arg to $val"
#     } else {
#         puts "Skip unknown argument $arg and its value $val"
#     }
# }
Set build option -board to au55c
Set build option -tag to forward_2501142058
Set design parameter -build_timestamp to 2501142058
Set build option -impl to 1
Set build option -synth_ip to 1
Set build option -post_impl to 1
Set build option -user_plugin to ../../Examples/forward
Set build option -user_build_dir to /home/aneesh/workspace/P4Framework/build
Set design parameter -num_cmac_port to 2
Set design parameter -num_phys_func to 2
Skip unknown argument -compile_mode and its value FastCompile
Set build option -jobs to 16
# foreach {key value} [array get build_options] {
#     set [string range $key 1 end] $value
# }
# foreach {key value} [array get design_params] {
#     set [string range $key 1 end] $value
# }
# if {$min_pkt_len < 64 || $min_pkt_len > 256} {
#     puts "Invalid value for -min_pkt_len: allowed range is \[64, 256\]"
#     exit
# }
# if {$max_pkt_len < 256 || $max_pkt_len > 9600} {
#     puts "Invalid value for -max_pkt_len: allowed range is \[256, 9600\]"
#     exit
# }
# if {$num_queue < 1 || $num_queue > 2048} {
#     puts "Invalid value for -num_queue: allowed range is \[1, 2048\]"
#     exit
# }
# if {$num_phys_func < 0 || $num_phys_func > 4} {
#     puts "Invalid value for -num_phys_func: allowed range is \[0, 4\]"
#     exit
# }
# if {$num_cmac_port != 1 && $num_cmac_port != 2} {
#     puts "Invalid value for -num_cmac_port: allowed values are 1 and 2"
#     exit
# }
# source ${script_dir}/board_settings/${board}.tcl
## set part xcu55c-fsvh2892-2L-e
## set board_part xilinx.com:au55c:part0:1.0
## set zynq_family 0
# set top open_nic_shell
# set build_name ${board}
# if {![string equal $tag ""]} {
#     set build_name ${build_name}_${tag}
# }
# if {![string equal $user_build_dir ""]} {
#     set build_dir [file normalize $user_build_dir/${build_name}] 
# } else {
#     set build_dir [file normalize ${root_dir}/build/${build_name}]
# }
# if {[file exists $build_dir]} {
#     if {!$rebuild } {
#         puts "Found existing build directory $build_dir"
#         puts "  1. Update existing build directory (default)"
#         puts "  2. Delete existing build directory and create a new one"
#         puts "  3. Exit"
#         puts -nonewline {Choose an option: }
#         gets stdin ans
#         if {[string equal $ans "2"]} {
#             file delete -force $build_dir
#             puts "Deleted existing build directory $build_dir"
#             file mkdir $build_dir
#         } elseif {[string equal $ans "3"]} {
#             puts "Build directory existed. Try to specify a different design tag"
#             exit
#         }
#     } else {
# 	file delete -force $build_dir/open_nic_shell
# 	puts "Deleted existing build director $build_dir/open_nic_shell"
#     }
# } else {
#     file mkdir $build_dir
# }
# set fp [open "${build_dir}/DESIGN_PARAMETERS" w]
# foreach {param val} [array get design_params] {
#     puts $fp "$param $val"
# }
# close $fp
# if {[string equal $board_repo ""]} {
#     set_param board.repoPaths "${root_dir}/board_files"    
#     # xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
# } else {
#     set_param board.repoPaths $board_repo
# }
# foreach name [glob -tails -directory ${src_dir} -type d *] {
#     if {![string equal $name "shell"]} {
#         dict append module_dict $name "${src_dir}/${name}"
#     }
# }
# set ip_build_dir ${build_dir}/vivado_ip
# if {![file exists ${ip_build_dir}/manage_ip/]} {
#     puts "INFO: \[Manage IP\] Creating Manage IP project..."
#     create_project -force manage_ip ${ip_build_dir}/manage_ip -part $part -ip
#     if {![string equal $board_part ""]} {
#         set_property BOARD_PART $board_part [current_project]
#     }
#     set_property simulator_language verilog [current_project]
# } else {
#     puts "INFO: \[Manage IP\] Opening existing Manage IP project..."
#     open_project -quiet ${ip_build_dir}/manage_ip/manage_ip.xpr
# }
INFO: [Manage IP] Creating Manage IP project...
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2113.762 ; gain = 163.023 ; free physical = 89436 ; free virtual = 122949
WARNING: [Board 49-151] The current board 'xilinx.com::au55c:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
# set ip_dict [dict create]
# dict for {module module_dir} $module_dict {
#     set ip_tcl_dir ${module_dir}/vivado_ip
# 
#     # Check the existence of "$ip_tcl_dir" and "${ip_tcl_dir}/vivado_ip.tcl"
#     if {![file exists $ip_tcl_dir] || ![file exists ${ip_tcl_dir}/vivado_ip.tcl]} {
#         puts "INFO: \[$module\] Nothing to build"
#         continue
#     }
# 
#     # Expect the variable "$ips" defined in "vivado_ip.tcl"
#     source ${ip_tcl_dir}/vivado_ip.tcl
#     if {![info exists ips]} {
#         puts "INFO: \[$module\] Nothing to build"
#         continue
#     }
# 
#     foreach ip $ips {
#         # Pre-save IP name and its build directory to a global dictionary
#         dict append ip_dict $ip ${ip_build_dir}/${ip}
# 
#         # Remove IP that does not exists in the project, which may have been
#         # deleted by the user and needs to be regnerated
#         if {[string equal [get_ips -quiet $ip] ""]} {
#             export_ip_user_files -of_objects [get_files ${ip_build_dir}/${ip}/${ip}.xci] -no_script -reset -force -quiet
#             remove_files -quiet [get_files ${ip_build_dir}/${ip}/${ip}.xci]
#             file delete -force ${ip_build_dir}/${ip}
#         }
# 
#         # Build the IPs only when
#         # - IP directory does not exist, or
#         # - "$overwrite" option is nonzero
#         set cached [file exists ${ip_build_dir}/${ip}]
#         if {$cached && !$overwrite} {
#             puts "INFO: \[$ip\] Use existing IP build (overwrite=0)"
#             continue
#         }
#         if {$cached} {
#             puts "INFO: \[$ip\] Found existing IP build, deleting... (overwrite=1)"
#             file delete -force ${ip_build_dir}/${ip}
#         }
# 
#         # Rule for IP scripts
#         # - Source "${ip}_${board}.tcl" if exists
#         # - Else, source "${ip}.tcl" if exists
#         # - Otherwise, skip this IP as it may be specific for certain board target
#         if {[file exists "${ip_tcl_dir}/${ip}_${board}.tcl"]} {
#             source ${ip_tcl_dir}/${ip}_${board}.tcl
#         } elseif {[file exists "${ip_tcl_dir}/${ip}.tcl"]} {
#             source ${ip_tcl_dir}/${ip}.tcl
#         } else {
#             continue
#         }
# 
#         upgrade_ip [get_ips $ip]
#         generate_target synthesis [get_ips $ip]
# 
#         # Run out-of-context IP synthesis
#         if {$synth_ip} {
#             create_ip_run [get_ips $ip]
#             launch_runs ${ip}_synth_1
#             wait_on_run ${ip}_synth_1
#         }
#     }
# }
INFO: [box_250mhz] Nothing to build
INFO: [box_322mhz] Nothing to build
INFO: [zynq_usplus_ps] Nothing to build
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0.xci'
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0.xci'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2023.1/data/ip'.
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
create_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3602.590 ; gain = 1465.016 ; free physical = 88042 ; free virtual = 121556
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmac_usplus_0'...
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cmac_usplus_0'...
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3655.059 ; gain = 5.938 ; free physical = 87989 ; free virtual = 121514
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cmac_usplus_0
[Tue Jan 14 20:59:28 2025] Launched cmac_usplus_0_synth_1...
Run output will be captured here: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_usplus_0_synth_1/runme.log
[Tue Jan 14 20:59:28 2025] Waiting for cmac_usplus_0_synth_1 to finish...

*** Running vivado
    with args -log cmac_usplus_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cmac_usplus_0.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source cmac_usplus_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.047 ; gain = 123.992 ; free physical = 86775 ; free virtual = 120300
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cmac_usplus_0
Command: synth_design -top cmac_usplus_0 -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1444900
INFO: [Synth 8-11241] undeclared symbol 'ability_match', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:1492]
INFO: [Synth 8-11241] undeclared symbol 'acknowledge_match', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:1493]
INFO: [Synth 8-11241] undeclared symbol 'pp2stats_is_control', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:22912]
INFO: [Synth 8-11241] undeclared symbol 'stat_rx_overflow_err', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:27949]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_overflow_err_ml', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:38428]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_underflow_err_ml', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:38429]
INFO: [Synth 8-11241] undeclared symbol 'dataout0', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39884]
INFO: [Synth 8-11241] undeclared symbol 'dataout1', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39885]
INFO: [Synth 8-11241] undeclared symbol 'dataout2', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39886]
INFO: [Synth 8-11241] undeclared symbol 'dataout3', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39887]
INFO: [Synth 8-11241] undeclared symbol 'dataout4', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39888]
INFO: [Synth 8-11241] undeclared symbol 'dataout5', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39889]
INFO: [Synth 8-11241] undeclared symbol 'dataout6', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39890]
INFO: [Synth 8-11241] undeclared symbol 'dataout7', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39891]
INFO: [Synth 8-11241] undeclared symbol 'dataout8', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39892]
INFO: [Synth 8-11241] undeclared symbol 'dataout9', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39893]
INFO: [Synth 8-11241] undeclared symbol 'dataout10', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39894]
INFO: [Synth 8-11241] undeclared symbol 'dataout11', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39895]
INFO: [Synth 8-11241] undeclared symbol 'dataout12', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39896]
INFO: [Synth 8-11241] undeclared symbol 'dataout13', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39897]
INFO: [Synth 8-11241] undeclared symbol 'dataout14', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39898]
INFO: [Synth 8-11241] undeclared symbol 'dataout15', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39899]
INFO: [Synth 8-11241] undeclared symbol 'dataout16', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39900]
INFO: [Synth 8-11241] undeclared symbol 'dataout17', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39901]
INFO: [Synth 8-11241] undeclared symbol 'dataout18', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39902]
INFO: [Synth 8-11241] undeclared symbol 'dataout19', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39903]
INFO: [Synth 8-11241] undeclared symbol 'is_ctrlout', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:39904]
INFO: [Synth 8-11241] undeclared symbol 'pp2stats_is_control', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:69306]
INFO: [Synth 8-11241] undeclared symbol 'stat_rx_overflow_err', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:74343]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_overflow_err_ml', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:86460]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_underflow_err_ml', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:86461]
INFO: [Synth 8-11241] undeclared symbol 'dataout0', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87916]
INFO: [Synth 8-11241] undeclared symbol 'dataout1', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87917]
INFO: [Synth 8-11241] undeclared symbol 'dataout2', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87918]
INFO: [Synth 8-11241] undeclared symbol 'dataout3', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87919]
INFO: [Synth 8-11241] undeclared symbol 'dataout4', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87920]
INFO: [Synth 8-11241] undeclared symbol 'dataout5', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87921]
INFO: [Synth 8-11241] undeclared symbol 'dataout6', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87922]
INFO: [Synth 8-11241] undeclared symbol 'dataout7', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87923]
INFO: [Synth 8-11241] undeclared symbol 'dataout8', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87924]
INFO: [Synth 8-11241] undeclared symbol 'dataout9', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87925]
INFO: [Synth 8-11241] undeclared symbol 'dataout10', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87926]
INFO: [Synth 8-11241] undeclared symbol 'dataout11', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87927]
INFO: [Synth 8-11241] undeclared symbol 'dataout12', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87928]
INFO: [Synth 8-11241] undeclared symbol 'dataout13', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87929]
INFO: [Synth 8-11241] undeclared symbol 'dataout14', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87930]
INFO: [Synth 8-11241] undeclared symbol 'dataout15', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87931]
INFO: [Synth 8-11241] undeclared symbol 'dataout16', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87932]
INFO: [Synth 8-11241] undeclared symbol 'dataout17', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87933]
INFO: [Synth 8-11241] undeclared symbol 'dataout18', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87934]
INFO: [Synth 8-11241] undeclared symbol 'dataout19', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87935]
INFO: [Synth 8-11241] undeclared symbol 'is_ctrlout', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:87936]
INFO: [Synth 8-11241] undeclared symbol 'pp2stats_is_control', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:116651]
INFO: [Synth 8-11241] undeclared symbol 'stat_rx_overflow_err', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:121970]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_overflow_err_ml', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:131744]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_underflow_err_ml', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:131745]
INFO: [Synth 8-11241] undeclared symbol 'dataout0', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132798]
INFO: [Synth 8-11241] undeclared symbol 'dataout1', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132799]
INFO: [Synth 8-11241] undeclared symbol 'dataout2', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132800]
INFO: [Synth 8-11241] undeclared symbol 'dataout3', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132801]
INFO: [Synth 8-11241] undeclared symbol 'dataout4', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132802]
INFO: [Synth 8-11241] undeclared symbol 'dataout5', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132803]
INFO: [Synth 8-11241] undeclared symbol 'dataout6', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132804]
INFO: [Synth 8-11241] undeclared symbol 'dataout7', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132805]
INFO: [Synth 8-11241] undeclared symbol 'dataout8', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132806]
INFO: [Synth 8-11241] undeclared symbol 'dataout9', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132807]
INFO: [Synth 8-11241] undeclared symbol 'dataout10', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132808]
INFO: [Synth 8-11241] undeclared symbol 'dataout11', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132809]
INFO: [Synth 8-11241] undeclared symbol 'dataout12', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132810]
INFO: [Synth 8-11241] undeclared symbol 'dataout13', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132811]
INFO: [Synth 8-11241] undeclared symbol 'dataout14', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132812]
INFO: [Synth 8-11241] undeclared symbol 'dataout15', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132813]
INFO: [Synth 8-11241] undeclared symbol 'dataout16', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132814]
INFO: [Synth 8-11241] undeclared symbol 'dataout17', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132815]
INFO: [Synth 8-11241] undeclared symbol 'dataout18', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132816]
INFO: [Synth 8-11241] undeclared symbol 'dataout19', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132817]
INFO: [Synth 8-11241] undeclared symbol 'is_ctrlout', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/hdl/cmac_usplus_v3_1_rfs.sv:132818]
INFO: [Synth 8-11241] undeclared symbol 'Bus2IP_RdCE', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_if_wrapper.v:681]
INFO: [Synth 8-11241] undeclared symbol 'Bus2IP_WrCE', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_if_wrapper.v:682]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3944.801 ; gain = 418.770 ; free physical = 84667 ; free virtual = 118192
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0.v:52]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_wrapper' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:52]
	Parameter C_CMAC_CAUI4_MODE bound to: 1 - type: integer 
	Parameter C_NUM_LANES bound to: 4 - type: integer 
	Parameter C_LINE_RATE bound to: 25.781250 - type: double 
	Parameter C_GT_TYPE bound to: GTY - type: string 
	Parameter C_GT_REF_CLK_FREQ bound to: 161.132812 - type: double 
	Parameter C_OPERATING_MODE bound to: 3 - type: string 
	Parameter C_CLOCKING_MODE bound to: Asynchronous - type: string 
	Parameter C_GT_DRP_CLK bound to: 125.00 - type: string 
	Parameter C_USER_INTERFACE bound to: AXIS - type: string 
	Parameter C_TX_FCS_INS_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_IGNORE_FCS bound to: 1 - type: integer 
	Parameter C_TX_LANE0_VLM_BIP7_OVERRIDE bound to: 0 - type: integer 
	Parameter C_RX_DELETE_FCS bound to: 1 - type: integer 
	Parameter C_RX_IGNORE_FCS bound to: 0 - type: integer 
	Parameter C_RX_MAX_PACKET_LEN bound to: 15'b000010111101110 
	Parameter C_RX_MIN_PACKET_LEN bound to: 8'b01000000 
	Parameter C_RX_CHECK_ACK bound to: 1 - type: integer 
	Parameter C_RX_CHECK_PREAMBLE bound to: 0 - type: integer 
	Parameter C_RX_CHECK_SFD bound to: 0 - type: integer 
	Parameter C_RX_PROCESS_LFI bound to: 0 - type: integer 
	Parameter C_TX_IPG_VALUE bound to: 4'b1100 
	Parameter C_TX_FLOW_CONTROL bound to: 1 - type: integer 
	Parameter C_RX_FLOW_CONTROL bound to: 1 - type: integer 
	Parameter C_RX_FORWARD_CONTROL_FRAMES bound to: 0 - type: integer 
	Parameter C_TX_PTP_1STEP_ENABLE bound to: 0 - type: integer 
	Parameter C_PTP_TRANSPCLK_MODE bound to: 0 - type: integer 
	Parameter C_TX_PTP_LATENCY_ADJUST bound to: 0 - type: integer 
	Parameter C_TX_PTP_VLANE_ADJUST_MODE bound to: 0 - type: integer 
	Parameter C_RX_PAUSE_DA_UCAST bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_PAUSE_SA bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_PAUSE_DA_MCAST bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_DA_GPP bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_SA_GPP bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_TX_DA_PPP bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_SA_PPP bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_OPCODE_MIN_GCP bound to: 16'b0000000000000000 
	Parameter C_RX_OPCODE_MAX_GCP bound to: 16'b1111111111111111 
	Parameter C_RX_OPCODE_MIN_PCP bound to: 16'b0000000000000000 
	Parameter C_RX_OPCODE_MAX_PCP bound to: 16'b1111111111111111 
	Parameter C_RX_OPCODE_GPP bound to: 16'b0000000000000001 
	Parameter C_RX_OPCODE_PPP bound to: 16'b0000000100000001 
	Parameter C_TX_OPCODE_GPP bound to: 16'b0000000000000001 
	Parameter C_TX_OPCODE_PPP bound to: 16'b0000000100000001 
	Parameter C_RX_ETYPE_GCP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_PCP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_GPP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_PPP bound to: 16'b1000100000001000 
	Parameter C_TX_ETHERTYPE_GPP bound to: 16'b1000100000001000 
	Parameter C_TX_ETHERTYPE_PPP bound to: 16'b1000100000001000 
	Parameter C_CMAC_CORE_SELECT bound to: CMACE4_X0Y3 - type: string 
	Parameter C_LANE1_GT_LOC bound to: X0Y24 - type: string 
	Parameter C_LANE2_GT_LOC bound to: X0Y25 - type: string 
	Parameter C_LANE3_GT_LOC bound to: X0Y26 - type: string 
	Parameter C_LANE4_GT_LOC bound to: X0Y27 - type: string 
	Parameter C_LANE5_GT_LOC bound to: NA - type: string 
	Parameter C_LANE6_GT_LOC bound to: NA - type: string 
	Parameter C_LANE7_GT_LOC bound to: NA - type: string 
	Parameter C_LANE8_GT_LOC bound to: NA - type: string 
	Parameter C_LANE9_GT_LOC bound to: NA - type: string 
	Parameter C_LANE10_GT_LOC bound to: NA - type: string 
	Parameter C_INCLUDE_SHARED_LOGIC bound to: 2 - type: integer 
	Parameter C_INS_LOSS_NYQ bound to: 20 - type: integer 
	Parameter C_RX_EQ_MODE bound to: AUTO - type: string 
	Parameter C_RX_GT_BUFFER bound to: 1 - type: integer 
	Parameter C_GT_RX_BUFFER_BYPASS bound to: 0 - type: integer 
	Parameter C_ENABLE_PIPELINE_REG bound to: 1 - type: integer 
	Parameter C_ADD_GT_CNRL_STS_PORTS bound to: 0 - type: integer 
	Parameter C_PLL_TYPE bound to: QPLL0 - type: string 
	Parameter C_RS_FEC_TRANSCODE_BYPASS bound to: 0 - type: integer 
	Parameter C_RS_FEC_CORE_SEL bound to: CMACE4_X0Y0 - type: string 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_cdc_sync' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2636]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_cdc_sync' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2636]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_syncer_reset' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2780]
	Parameter PIPE_LEN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_syncer_reset' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2780]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axi4_lite_if_wrapper' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_if_wrapper.v:51]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axi4_lite_reg_map' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:51]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized2' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized2' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized3' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized3' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized4' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized4' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized5' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized5' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized6' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized6' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axi4_syncer_pulse' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6595]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axi4_syncer_level' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6485]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axi4_syncer_level' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6485]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axi4_syncer_pulse' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6595]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized7' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized7' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized8' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized8' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_pmtick_statsreg' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6406]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_pmtick_statsreg' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized9' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axi4_cdc_sync_2stage__parameterized9' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_pmtick_statsreg__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6406]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_pmtick_statsreg__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_pmtick_statsreg__parameterized1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6406]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_pmtick_statsreg__parameterized1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_pmtick_statsreg__parameterized2' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6406]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_pmtick_statsreg__parameterized2' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_pmtick_statsreg__parameterized3' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6406]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_pmtick_statsreg__parameterized3' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_pmtick_statsreg__parameterized4' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6406]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_pmtick_statsreg__parameterized4' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axi4_lite_reg_map' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:51]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axi4_lite_slave_2_ipif' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_slave_2_ipif.v:66]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axi4_lite_slave_2_ipif' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_slave_2_ipif.v:66]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axi4_lite_if_wrapper' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_if_wrapper.v:51]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_tx_sync' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2719]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_tx_sync' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2719]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_pipeline_sync_512bit' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_pipeline_sync_512bit' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2679]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_pipeline_sync_64bit' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2669]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_pipeline_sync_64bit' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2669]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_rx_64bit_pipeline_sync' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2689]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_rx_64bit_pipeline_sync' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2689]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_rx_32bit_pipeline_sync' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2699]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_rx_32bit_pipeline_sync' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2699]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_rx_16bit_pipeline_sync' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2709]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_rx_16bit_pipeline_sync' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2709]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_rx_64bit_sync' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2741]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_rx_64bit_sync' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2741]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_rx_32bit_sync' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2754]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_rx_32bit_sync' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2754]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_rx_16bit_sync' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2767]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_rx_16bit_sync' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:2767]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_lbus2axis_segmented_top' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_lbus2axis_segmented_top.v:51]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_fifo' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_lbus2axis_segmented_top.v:531]
	Parameter DATA_WIDTH bound to: 136 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter PROG_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_fifo' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_lbus2axis_segmented_top.v:531]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 56 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 56 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_lbus2axis_segmented_corelogic' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_lbus2axis_segmented_top.v:448]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_lbus2axis_segmented_corelogic' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_lbus2axis_segmented_top.v:448]
INFO: [Synth 8-226] default block is never used [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_lbus2axis_segmented_top.v:263]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_lbus2axis_segmented_top' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_lbus2axis_segmented_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axis2lbus_segmented_top' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:51]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axis2lbus_segmented_corelogic' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:154]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axis2lbus_segmented_corelogic' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:154]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axis2lbus_segmented_top' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'CMACE4' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2953]
INFO: [Synth 8-6155] done synthesizing module 'CMACE4' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2953]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71960]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71960]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1695]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1695]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_ultrascale_tx_userclk' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_ultrascale_tx_userclk.v:59]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_ultrascale_tx_userclk' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_ultrascale_tx_userclk.v:59]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_ultrascale_rx_userclk' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_ultrascale_rx_userclk.v:59]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_ultrascale_rx_userclk' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_ultrascale_rx_userclk.v:59]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_gt' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt.v:53]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_gt_gtwizard_top' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt_gtwizard_top.v:175]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_gt_gtwizard_gtye4' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt_gtwizard_gtye4.v:143]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_gt_gtye4_common_wrapper' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_common' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_COMMON' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:52975]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_COMMON' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:52975]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_common' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_gt_gtye4_common_wrapper' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_gt_gtye4_channel_wrapper' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_channel' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_CHANNEL' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:51814]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_CHANNEL' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:51814]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_channel' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_gt_gtye4_channel_wrapper' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_delay_powergood' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-226] default block is never used [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:138]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_delay_powergood' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_bit_synchronizer' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_bit_synchronizer' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_reset_synchronizer' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_reset_synchronizer' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_reset_inv_synchronizer' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_reset_inv_synchronizer' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_gt_gtwizard_gtye4' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt_gtwizard_gtye4.v:143]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_gt_gtwizard_top' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt_gtwizard_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_gt' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_wrapper' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_v3_1_13/cmac_usplus_0_wrapper.v:52]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0.v:52]
INFO: [Synth 8-3936] Found unconnected internal register 'Bus2IP_Addr_reg_reg' and it is trimmed from '32' to '16' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axi4_lite_reg_map.v:402]
WARNING: [Synth 8-3848] Net prog_full in module/entity cmac_usplus_0_fifo does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_lbus2axis_segmented_top.v:548]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-7129] Port gtwiz_userclk_tx_reset_in[0] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userclk_rx_reset_in[0] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_tx_reset_in[0] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_tx_start_user_in[0] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_rx_reset_in[0] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_rx_start_user_in[0] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_tx_done_in[0] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_rx_done_in[0] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_qpll0lock_in[0] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_qpll1lock_in[0] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[71] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[70] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[69] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[68] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[67] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[66] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[65] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[64] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[63] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[62] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[61] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[60] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[59] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[58] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[57] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[56] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[55] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[54] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[53] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[52] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[51] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[50] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[49] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[48] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[47] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[46] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[45] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[44] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[43] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[42] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[41] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[40] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[39] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[38] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[37] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[36] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[35] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[34] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[33] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[32] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[31] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[30] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[29] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[28] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[27] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[26] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[25] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[24] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[23] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[22] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[21] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[20] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[19] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[18] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[17] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[16] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[15] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[14] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[13] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[12] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[11] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[10] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[9] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[8] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[7] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[6] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[5] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[4] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[3] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[2] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[1] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[0] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[71] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[70] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[69] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[68] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[67] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[66] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[65] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[64] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[63] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[62] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[61] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[60] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[59] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[58] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[57] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[56] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[55] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[54] in module cmac_usplus_0_gt_gtwizard_gtye4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4093.582 ; gain = 567.551 ; free physical = 84509 ; free virtual = 118036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4093.582 ; gain = 567.551 ; free physical = 84508 ; free virtual = 118035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4093.582 ; gain = 567.551 ; free physical = 84507 ; free virtual = 118035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4101.582 ; gain = 0.000 ; free physical = 84506 ; free virtual = 118033
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0_ooc.xdc] for cell 'inst'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt.xdc] for cell 'inst/cmac_usplus_0_gt_i/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt.xdc] for cell 'inst/cmac_usplus_0_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cmac_usplus_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cmac_usplus_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc] for cell 'inst'
WARNING: [Constraints 18-619] A clock with name 'gt_ref_clk_p' already exists, overwriting the previous clock with the same name. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc:56]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cmac_usplus_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cmac_usplus_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_usplus_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_usplus_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_usplus_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cmac_usplus_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cmac_usplus_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cmac_usplus_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cmac_usplus_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4226.488 ; gain = 0.000 ; free physical = 84457 ; free virtual = 117985
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4226.488 ; gain = 0.000 ; free physical = 84469 ; free virtual = 117998
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 4226.488 ; gain = 700.457 ; free physical = 84460 ; free virtual = 117988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 4226.488 ; gain = 700.457 ; free physical = 84460 ; free virtual = 117988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc, line 73).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_usplus_0_gt_i/inst. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_usplus_0_synth_1/dont_touch.xdc, line 13).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_usplus_0_synth_1/dont_touch.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_usplus_0_gt_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_cmac_usplus_0_lbus2axis/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP = true for gt_ref_clk_n. (constraint file  auto generated constraint).
Applied set_property KEEP = true for gt_ref_clk_p. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 4226.488 ; gain = 700.457 ; free physical = 84459 ; free virtual = 117988
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 4226.488 ; gain = 700.457 ; free physical = 84456 ; free virtual = 117987
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_0_rx_32bit_pipeline_sync_serdes_data4' (cmac_usplus_0_rx_32bit_pipeline_sync) to 'inst/i_cmac_usplus_0_rx_32bit_pipeline_sync_serdes_data5'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_0_rx_32bit_pipeline_sync_serdes_data4' (cmac_usplus_0_rx_32bit_pipeline_sync) to 'inst/i_cmac_usplus_0_rx_32bit_pipeline_sync_serdes_data6'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_0_rx_32bit_pipeline_sync_serdes_data4' (cmac_usplus_0_rx_32bit_pipeline_sync) to 'inst/i_cmac_usplus_0_rx_32bit_pipeline_sync_serdes_data7'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_0_rx_32bit_pipeline_sync_serdes_data4' (cmac_usplus_0_rx_32bit_pipeline_sync) to 'inst/i_cmac_usplus_0_rx_32bit_pipeline_sync_serdes_data8'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_0_rx_32bit_pipeline_sync_serdes_data4' (cmac_usplus_0_rx_32bit_pipeline_sync) to 'inst/i_cmac_usplus_0_rx_32bit_pipeline_sync_serdes_data9'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_0_rx_32bit_sync_serdes_data4' (cmac_usplus_0_rx_32bit_sync) to 'inst/i_cmac_usplus_0_rx_32bit_sync_serdes_data5'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_0_rx_32bit_sync_serdes_data4' (cmac_usplus_0_rx_32bit_sync) to 'inst/i_cmac_usplus_0_rx_32bit_sync_serdes_data6'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_0_rx_32bit_sync_serdes_data4' (cmac_usplus_0_rx_32bit_sync) to 'inst/i_cmac_usplus_0_rx_32bit_sync_serdes_data7'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_0_rx_32bit_sync_serdes_data4' (cmac_usplus_0_rx_32bit_sync) to 'inst/i_cmac_usplus_0_rx_32bit_sync_serdes_data8'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_0_rx_32bit_sync_serdes_data4' (cmac_usplus_0_rx_32bit_sync) to 'inst/i_cmac_usplus_0_rx_32bit_sync_serdes_data9'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 4226.488 ; gain = 700.457 ; free physical = 84434 ; free virtual = 117965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'gt_ref_clk_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 5157.402 ; gain = 1631.371 ; free physical = 83489 ; free virtual = 117020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 5274.980 ; gain = 1748.949 ; free physical = 83379 ; free virtual = 116913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].axis_tready_i_reg ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:212]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].axis_tready_i_reg ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:212]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].axis_tready_i_reg ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:212]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[55] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[55] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[55] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[54] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[54] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[54] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[53] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[53] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[53] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[52] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[52] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[52] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[51] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[51] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[51] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[50] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[50] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[50] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[49] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[49] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[49] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[48] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[48] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[48] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[47] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[47] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[47] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[46] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[46] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[46] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[45] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[45] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[45] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[44] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[44] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[44] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[43] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[43] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[43] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[42] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[42] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[42] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[41] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[41] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[41] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[40] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[40] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[40] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[39] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[39] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[39] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[38] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[38] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[38] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[37] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[37] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[37] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[36] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[36] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[36] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[35] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[35] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[35] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[34] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[34] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[34] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[33] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[33] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[33] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[32] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[32] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[32] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[31] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[31] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[31] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[30] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[30] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[30] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[29] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[29] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[29] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[28] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[28] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[28] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[27] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[27] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[27] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[26] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[26] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[26] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[25] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[25] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[25] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[24] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[24] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[24] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[23] ) from module (cmac_usplus_0_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[23] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0/example_design/cmac_usplus_0_axis2lbus_segmented_top.v:220]
INFO: [Common 17-14] Message 'Synth 8-4765' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:18 . Memory (MB): peak = 5323.066 ; gain = 1797.035 ; free physical = 83347 ; free virtual = 116879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:23 . Memory (MB): peak = 5323.066 ; gain = 1797.035 ; free physical = 83354 ; free virtual = 116885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:23 . Memory (MB): peak = 5323.066 ; gain = 1797.035 ; free physical = 83353 ; free virtual = 116884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 5323.066 ; gain = 1797.035 ; free physical = 83356 ; free virtual = 116888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 5323.066 ; gain = 1797.035 ; free physical = 83355 ; free virtual = 116886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 5323.066 ; gain = 1797.035 ; free physical = 83349 ; free virtual = 116881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 5323.066 ; gain = 1797.035 ; free physical = 83348 ; free virtual = 116879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     3|
|2     |CARRY8        |  1098|
|3     |CMACE4        |     1|
|4     |GTYE4_CHANNEL |     4|
|5     |GTYE4_COMMON  |     1|
|6     |IBUFDS_GTE4   |     1|
|7     |LUT1          |    66|
|8     |LUT2          |  6029|
|9     |LUT3          |   345|
|10    |LUT4          |  1204|
|11    |LUT5          |   778|
|12    |LUT6          |  1997|
|13    |MUXF7         |   569|
|14    |MUXF8         |   172|
|15    |RAM32M16      |    44|
|16    |SRL16E        |    56|
|17    |FDCE          |    38|
|18    |FDPE          |    42|
|19    |FDRE          | 27140|
|20    |FDSE          |  2692|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 5323.066 ; gain = 1797.035 ; free physical = 83347 ; free virtual = 116878
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 319 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 5323.066 ; gain = 1664.129 ; free physical = 83347 ; free virtual = 116878
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 5323.074 ; gain = 1797.035 ; free physical = 83347 ; free virtual = 116878
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 5323.074 ; gain = 0.000 ; free physical = 83626 ; free virtual = 117157
INFO: [Netlist 29-17] Analyzing 1883 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/BUFG_GT_SYNC for BUFG_GT inst/BUFG_GT_GTREFCLK_INST
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[6].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[6].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5399.988 ; gain = 0.000 ; free physical = 83599 ; free virtual = 117130
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 44 instances

Synth Design complete | Checksum: d985d68d
INFO: [Common 17-83] Releasing license: Synthesis
368 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:43 . Memory (MB): peak = 5399.988 ; gain = 3201.676 ; free physical = 83597 ; free virtual = 117129
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4836.284; main = 4547.937; forked = 351.133
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 6300.848; main = 5399.992; forked = 977.777
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_usplus_0_synth_1/cmac_usplus_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cmac_usplus_0, cache-ID = 638db8c3be24f208
INFO: [Coretcl 2-1174] Renamed 45 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_usplus_0_synth_1/cmac_usplus_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cmac_usplus_0_utilization_synth.rpt -pb cmac_usplus_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 21:01:40 2025...
[Tue Jan 14 21:01:45 2025] cmac_usplus_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:02:17 ; elapsed = 00:02:17 . Memory (MB): peak = 3663.062 ; gain = 0.000 ; free physical = 87897 ; free virtual = 121496
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/cmac_subsystem_axi_crossbar.xci'
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/cmac_subsystem_axi_crossbar.xci'
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmac_subsystem_axi_crossbar'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cmac_subsystem_axi_crossbar
[Tue Jan 14 21:01:46 2025] Launched cmac_subsystem_axi_crossbar_synth_1...
Run output will be captured here: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_subsystem_axi_crossbar_synth_1/runme.log
[Tue Jan 14 21:01:46 2025] Waiting for cmac_subsystem_axi_crossbar_synth_1 to finish...

*** Running vivado
    with args -log cmac_subsystem_axi_crossbar.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cmac_subsystem_axi_crossbar.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source cmac_subsystem_axi_crossbar.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cmac_subsystem_axi_crossbar
Command: synth_design -top cmac_subsystem_axi_crossbar -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1477984
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3869.465 ; gain = 372.770 ; free physical = 84641 ; free virtual = 118260
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cmac_subsystem_axi_crossbar' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/synth/cmac_subsystem_axi_crossbar.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_axi_crossbar' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_crossbar_sasd' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_addr_decoder' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_addr_decoder' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_decerr_slave' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_decerr_slave' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_addr_arbiter_sasd' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_addr_arbiter_sasd' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_splitter' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_splitter' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_splitter__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_splitter__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_crossbar_sasd' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_axi_crossbar' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'cmac_subsystem_axi_crossbar' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/synth/cmac_subsystem_axi_crossbar.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-7129] Port S[0] in module generic_baseblocks_v2_1_0_mux_enc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WLAST in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[7] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[6] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[5] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[4] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[3] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[2] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[1] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[0] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_29_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_29_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4047.340 ; gain = 550.645 ; free physical = 84450 ; free virtual = 118070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4050.309 ; gain = 553.613 ; free physical = 84453 ; free virtual = 118073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4050.309 ; gain = 553.613 ; free physical = 84453 ; free virtual = 118073
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4050.309 ; gain = 0.000 ; free physical = 84457 ; free virtual = 118077
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/cmac_subsystem_axi_crossbar_ooc.xdc] for cell 'inst'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/cmac_subsystem_axi_crossbar_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_subsystem_axi_crossbar_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_subsystem_axi_crossbar_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4193.168 ; gain = 0.000 ; free physical = 84407 ; free virtual = 118027
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4193.168 ; gain = 0.000 ; free physical = 84407 ; free virtual = 118027
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 4193.168 ; gain = 696.473 ; free physical = 84410 ; free virtual = 118030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 4193.168 ; gain = 696.473 ; free physical = 84410 ; free virtual = 118030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_subsystem_axi_crossbar_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 4193.168 ; gain = 696.473 ; free physical = 84410 ; free virtual = 118030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 4193.168 ; gain = 696.473 ; free physical = 84413 ; free virtual = 118034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 4193.168 ; gain = 696.473 ; free physical = 84411 ; free virtual = 118032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4395.855 ; gain = 899.160 ; free physical = 84157 ; free virtual = 117778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 4419.887 ; gain = 923.191 ; free physical = 84136 ; free virtual = 117757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 4435.902 ; gain = 939.207 ; free physical = 84122 ; free virtual = 117743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 4435.902 ; gain = 939.207 ; free physical = 84126 ; free virtual = 117746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 4435.902 ; gain = 939.207 ; free physical = 84127 ; free virtual = 117747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 4435.902 ; gain = 939.207 ; free physical = 84133 ; free virtual = 117754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 4435.902 ; gain = 939.207 ; free physical = 84133 ; free virtual = 117754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 4435.902 ; gain = 939.207 ; free physical = 84133 ; free virtual = 117754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 4435.902 ; gain = 939.207 ; free physical = 84133 ; free virtual = 117754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    10|
|3     |LUT3 |     3|
|4     |LUT4 |    63|
|5     |LUT5 |    22|
|6     |LUT6 |    49|
|7     |FDRE |   130|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 4435.902 ; gain = 939.207 ; free physical = 84133 ; free virtual = 117754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4435.902 ; gain = 796.348 ; free physical = 84132 ; free virtual = 117753
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 4435.910 ; gain = 939.207 ; free physical = 84132 ; free virtual = 117753
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4435.910 ; gain = 0.000 ; free physical = 84414 ; free virtual = 118035
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4532.082 ; gain = 0.000 ; free physical = 84363 ; free virtual = 117984
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: efd4837b
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 4532.082 ; gain = 2348.082 ; free physical = 84363 ; free virtual = 117984
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3899.698; main = 3696.323; forked = 351.224
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5336.633; main = 4532.086; forked = 977.773
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_subsystem_axi_crossbar_synth_1/cmac_subsystem_axi_crossbar.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cmac_subsystem_axi_crossbar, cache-ID = 27a8b39eff84d97a
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_subsystem_axi_crossbar_synth_1/cmac_subsystem_axi_crossbar.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cmac_subsystem_axi_crossbar_utilization_synth.rpt -pb cmac_subsystem_axi_crossbar_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 21:02:47 2025...
[Tue Jan 14 21:02:51 2025] cmac_subsystem_axi_crossbar_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 3671.066 ; gain = 0.000 ; free physical = 87906 ; free virtual = 121526
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1.xci'
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1.xci'
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmac_usplus_1'...
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cmac_usplus_1'...
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3703.754 ; gain = 2.969 ; free physical = 87841 ; free virtual = 121473
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cmac_usplus_1
[Tue Jan 14 21:03:26 2025] Launched cmac_usplus_1_synth_1...
Run output will be captured here: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_usplus_1_synth_1/runme.log
[Tue Jan 14 21:03:26 2025] Waiting for cmac_usplus_1_synth_1 to finish...

*** Running vivado
    with args -log cmac_usplus_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cmac_usplus_1.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source cmac_usplus_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2066.703 ; gain = 116.023 ; free physical = 86652 ; free virtual = 120285
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cmac_usplus_1
Command: synth_design -top cmac_usplus_1 -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1501355
INFO: [Synth 8-11241] undeclared symbol 'ability_match', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:1492]
INFO: [Synth 8-11241] undeclared symbol 'acknowledge_match', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:1493]
INFO: [Synth 8-11241] undeclared symbol 'pp2stats_is_control', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:22912]
INFO: [Synth 8-11241] undeclared symbol 'stat_rx_overflow_err', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:27949]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_overflow_err_ml', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:38428]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_underflow_err_ml', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:38429]
INFO: [Synth 8-11241] undeclared symbol 'dataout0', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39884]
INFO: [Synth 8-11241] undeclared symbol 'dataout1', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39885]
INFO: [Synth 8-11241] undeclared symbol 'dataout2', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39886]
INFO: [Synth 8-11241] undeclared symbol 'dataout3', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39887]
INFO: [Synth 8-11241] undeclared symbol 'dataout4', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39888]
INFO: [Synth 8-11241] undeclared symbol 'dataout5', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39889]
INFO: [Synth 8-11241] undeclared symbol 'dataout6', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39890]
INFO: [Synth 8-11241] undeclared symbol 'dataout7', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39891]
INFO: [Synth 8-11241] undeclared symbol 'dataout8', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39892]
INFO: [Synth 8-11241] undeclared symbol 'dataout9', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39893]
INFO: [Synth 8-11241] undeclared symbol 'dataout10', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39894]
INFO: [Synth 8-11241] undeclared symbol 'dataout11', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39895]
INFO: [Synth 8-11241] undeclared symbol 'dataout12', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39896]
INFO: [Synth 8-11241] undeclared symbol 'dataout13', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39897]
INFO: [Synth 8-11241] undeclared symbol 'dataout14', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39898]
INFO: [Synth 8-11241] undeclared symbol 'dataout15', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39899]
INFO: [Synth 8-11241] undeclared symbol 'dataout16', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39900]
INFO: [Synth 8-11241] undeclared symbol 'dataout17', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39901]
INFO: [Synth 8-11241] undeclared symbol 'dataout18', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39902]
INFO: [Synth 8-11241] undeclared symbol 'dataout19', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39903]
INFO: [Synth 8-11241] undeclared symbol 'is_ctrlout', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:39904]
INFO: [Synth 8-11241] undeclared symbol 'pp2stats_is_control', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:69306]
INFO: [Synth 8-11241] undeclared symbol 'stat_rx_overflow_err', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:74343]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_overflow_err_ml', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:86460]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_underflow_err_ml', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:86461]
INFO: [Synth 8-11241] undeclared symbol 'dataout0', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87916]
INFO: [Synth 8-11241] undeclared symbol 'dataout1', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87917]
INFO: [Synth 8-11241] undeclared symbol 'dataout2', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87918]
INFO: [Synth 8-11241] undeclared symbol 'dataout3', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87919]
INFO: [Synth 8-11241] undeclared symbol 'dataout4', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87920]
INFO: [Synth 8-11241] undeclared symbol 'dataout5', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87921]
INFO: [Synth 8-11241] undeclared symbol 'dataout6', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87922]
INFO: [Synth 8-11241] undeclared symbol 'dataout7', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87923]
INFO: [Synth 8-11241] undeclared symbol 'dataout8', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87924]
INFO: [Synth 8-11241] undeclared symbol 'dataout9', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87925]
INFO: [Synth 8-11241] undeclared symbol 'dataout10', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87926]
INFO: [Synth 8-11241] undeclared symbol 'dataout11', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87927]
INFO: [Synth 8-11241] undeclared symbol 'dataout12', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87928]
INFO: [Synth 8-11241] undeclared symbol 'dataout13', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87929]
INFO: [Synth 8-11241] undeclared symbol 'dataout14', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87930]
INFO: [Synth 8-11241] undeclared symbol 'dataout15', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87931]
INFO: [Synth 8-11241] undeclared symbol 'dataout16', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87932]
INFO: [Synth 8-11241] undeclared symbol 'dataout17', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87933]
INFO: [Synth 8-11241] undeclared symbol 'dataout18', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87934]
INFO: [Synth 8-11241] undeclared symbol 'dataout19', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87935]
INFO: [Synth 8-11241] undeclared symbol 'is_ctrlout', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:87936]
INFO: [Synth 8-11241] undeclared symbol 'pp2stats_is_control', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:116651]
INFO: [Synth 8-11241] undeclared symbol 'stat_rx_overflow_err', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:121970]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_overflow_err_ml', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:131744]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_underflow_err_ml', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:131745]
INFO: [Synth 8-11241] undeclared symbol 'dataout0', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132798]
INFO: [Synth 8-11241] undeclared symbol 'dataout1', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132799]
INFO: [Synth 8-11241] undeclared symbol 'dataout2', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132800]
INFO: [Synth 8-11241] undeclared symbol 'dataout3', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132801]
INFO: [Synth 8-11241] undeclared symbol 'dataout4', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132802]
INFO: [Synth 8-11241] undeclared symbol 'dataout5', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132803]
INFO: [Synth 8-11241] undeclared symbol 'dataout6', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132804]
INFO: [Synth 8-11241] undeclared symbol 'dataout7', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132805]
INFO: [Synth 8-11241] undeclared symbol 'dataout8', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132806]
INFO: [Synth 8-11241] undeclared symbol 'dataout9', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132807]
INFO: [Synth 8-11241] undeclared symbol 'dataout10', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132808]
INFO: [Synth 8-11241] undeclared symbol 'dataout11', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132809]
INFO: [Synth 8-11241] undeclared symbol 'dataout12', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132810]
INFO: [Synth 8-11241] undeclared symbol 'dataout13', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132811]
INFO: [Synth 8-11241] undeclared symbol 'dataout14', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132812]
INFO: [Synth 8-11241] undeclared symbol 'dataout15', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132813]
INFO: [Synth 8-11241] undeclared symbol 'dataout16', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132814]
INFO: [Synth 8-11241] undeclared symbol 'dataout17', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132815]
INFO: [Synth 8-11241] undeclared symbol 'dataout18', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132816]
INFO: [Synth 8-11241] undeclared symbol 'dataout19', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132817]
INFO: [Synth 8-11241] undeclared symbol 'is_ctrlout', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/hdl/cmac_usplus_v3_1_rfs.sv:132818]
INFO: [Synth 8-11241] undeclared symbol 'Bus2IP_RdCE', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_if_wrapper.v:681]
INFO: [Synth 8-11241] undeclared symbol 'Bus2IP_WrCE', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_if_wrapper.v:682]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3944.426 ; gain = 417.770 ; free physical = 84537 ; free virtual = 118169
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1.v:52]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_wrapper' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:52]
	Parameter C_CMAC_CAUI4_MODE bound to: 1 - type: integer 
	Parameter C_NUM_LANES bound to: 4 - type: integer 
	Parameter C_LINE_RATE bound to: 25.781250 - type: double 
	Parameter C_GT_TYPE bound to: GTY - type: string 
	Parameter C_GT_REF_CLK_FREQ bound to: 161.132812 - type: double 
	Parameter C_OPERATING_MODE bound to: 3 - type: string 
	Parameter C_CLOCKING_MODE bound to: Asynchronous - type: string 
	Parameter C_GT_DRP_CLK bound to: 125.00 - type: string 
	Parameter C_USER_INTERFACE bound to: AXIS - type: string 
	Parameter C_TX_FCS_INS_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_IGNORE_FCS bound to: 1 - type: integer 
	Parameter C_TX_LANE0_VLM_BIP7_OVERRIDE bound to: 0 - type: integer 
	Parameter C_RX_DELETE_FCS bound to: 1 - type: integer 
	Parameter C_RX_IGNORE_FCS bound to: 0 - type: integer 
	Parameter C_RX_MAX_PACKET_LEN bound to: 15'b000010111101110 
	Parameter C_RX_MIN_PACKET_LEN bound to: 8'b01000000 
	Parameter C_RX_CHECK_ACK bound to: 1 - type: integer 
	Parameter C_RX_CHECK_PREAMBLE bound to: 0 - type: integer 
	Parameter C_RX_CHECK_SFD bound to: 0 - type: integer 
	Parameter C_RX_PROCESS_LFI bound to: 0 - type: integer 
	Parameter C_TX_IPG_VALUE bound to: 4'b1100 
	Parameter C_TX_FLOW_CONTROL bound to: 1 - type: integer 
	Parameter C_RX_FLOW_CONTROL bound to: 1 - type: integer 
	Parameter C_RX_FORWARD_CONTROL_FRAMES bound to: 0 - type: integer 
	Parameter C_TX_PTP_1STEP_ENABLE bound to: 0 - type: integer 
	Parameter C_PTP_TRANSPCLK_MODE bound to: 0 - type: integer 
	Parameter C_TX_PTP_LATENCY_ADJUST bound to: 0 - type: integer 
	Parameter C_TX_PTP_VLANE_ADJUST_MODE bound to: 0 - type: integer 
	Parameter C_RX_PAUSE_DA_UCAST bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_PAUSE_SA bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_PAUSE_DA_MCAST bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_DA_GPP bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_SA_GPP bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_TX_DA_PPP bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_SA_PPP bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_OPCODE_MIN_GCP bound to: 16'b0000000000000000 
	Parameter C_RX_OPCODE_MAX_GCP bound to: 16'b1111111111111111 
	Parameter C_RX_OPCODE_MIN_PCP bound to: 16'b0000000000000000 
	Parameter C_RX_OPCODE_MAX_PCP bound to: 16'b1111111111111111 
	Parameter C_RX_OPCODE_GPP bound to: 16'b0000000000000001 
	Parameter C_RX_OPCODE_PPP bound to: 16'b0000000100000001 
	Parameter C_TX_OPCODE_GPP bound to: 16'b0000000000000001 
	Parameter C_TX_OPCODE_PPP bound to: 16'b0000000100000001 
	Parameter C_RX_ETYPE_GCP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_PCP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_GPP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_PPP bound to: 16'b1000100000001000 
	Parameter C_TX_ETHERTYPE_GPP bound to: 16'b1000100000001000 
	Parameter C_TX_ETHERTYPE_PPP bound to: 16'b1000100000001000 
	Parameter C_CMAC_CORE_SELECT bound to: CMACE4_X0Y4 - type: string 
	Parameter C_LANE1_GT_LOC bound to: X0Y28 - type: string 
	Parameter C_LANE2_GT_LOC bound to: X0Y29 - type: string 
	Parameter C_LANE3_GT_LOC bound to: X0Y30 - type: string 
	Parameter C_LANE4_GT_LOC bound to: X0Y31 - type: string 
	Parameter C_LANE5_GT_LOC bound to: NA - type: string 
	Parameter C_LANE6_GT_LOC bound to: NA - type: string 
	Parameter C_LANE7_GT_LOC bound to: NA - type: string 
	Parameter C_LANE8_GT_LOC bound to: NA - type: string 
	Parameter C_LANE9_GT_LOC bound to: NA - type: string 
	Parameter C_LANE10_GT_LOC bound to: NA - type: string 
	Parameter C_INCLUDE_SHARED_LOGIC bound to: 2 - type: integer 
	Parameter C_INS_LOSS_NYQ bound to: 20 - type: integer 
	Parameter C_RX_EQ_MODE bound to: AUTO - type: string 
	Parameter C_RX_GT_BUFFER bound to: 1 - type: integer 
	Parameter C_GT_RX_BUFFER_BYPASS bound to: 0 - type: integer 
	Parameter C_ENABLE_PIPELINE_REG bound to: 1 - type: integer 
	Parameter C_ADD_GT_CNRL_STS_PORTS bound to: 0 - type: integer 
	Parameter C_PLL_TYPE bound to: QPLL0 - type: string 
	Parameter C_RS_FEC_TRANSCODE_BYPASS bound to: 0 - type: integer 
	Parameter C_RS_FEC_CORE_SEL bound to: CMACE4_X0Y0 - type: string 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_cdc_sync' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2636]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_cdc_sync' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2636]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_syncer_reset' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2780]
	Parameter PIPE_LEN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_syncer_reset' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2780]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axi4_lite_if_wrapper' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_if_wrapper.v:51]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axi4_lite_reg_map' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:51]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized2' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized2' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized3' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized3' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized4' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized4' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized5' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized5' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized6' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized6' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axi4_syncer_pulse' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6595]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axi4_syncer_level' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6485]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axi4_syncer_level' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6485]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axi4_syncer_pulse' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6595]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized7' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized7' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized8' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized8' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_pmtick_statsreg' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6406]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_pmtick_statsreg' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized9' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
	Parameter WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axi4_cdc_sync_2stage__parameterized9' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_pmtick_statsreg__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6406]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_pmtick_statsreg__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_pmtick_statsreg__parameterized1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6406]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_pmtick_statsreg__parameterized1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_pmtick_statsreg__parameterized2' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6406]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_pmtick_statsreg__parameterized2' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_pmtick_statsreg__parameterized3' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6406]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_pmtick_statsreg__parameterized3' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_pmtick_statsreg__parameterized4' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6406]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_pmtick_statsreg__parameterized4' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axi4_lite_reg_map' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:51]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axi4_lite_slave_2_ipif' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_slave_2_ipif.v:66]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axi4_lite_slave_2_ipif' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_slave_2_ipif.v:66]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axi4_lite_if_wrapper' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_if_wrapper.v:51]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_tx_sync' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2719]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_tx_sync' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2719]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_pipeline_sync_512bit' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_pipeline_sync_512bit' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2679]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_pipeline_sync_64bit' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2669]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_pipeline_sync_64bit' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2669]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_rx_64bit_pipeline_sync' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2689]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_rx_64bit_pipeline_sync' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2689]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_rx_32bit_pipeline_sync' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2699]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_rx_32bit_pipeline_sync' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2699]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_rx_16bit_pipeline_sync' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2709]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_rx_16bit_pipeline_sync' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2709]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_rx_64bit_sync' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2741]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_rx_64bit_sync' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2741]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_rx_32bit_sync' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2754]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_rx_32bit_sync' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2754]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_rx_16bit_sync' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2767]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_rx_16bit_sync' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:2767]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_lbus2axis_segmented_top' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_lbus2axis_segmented_top.v:51]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_fifo' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_lbus2axis_segmented_top.v:531]
	Parameter DATA_WIDTH bound to: 136 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter PROG_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_fifo' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_lbus2axis_segmented_top.v:531]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 56 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 56 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_lbus2axis_segmented_corelogic' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_lbus2axis_segmented_top.v:448]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_lbus2axis_segmented_corelogic' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_lbus2axis_segmented_top.v:448]
INFO: [Synth 8-226] default block is never used [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_lbus2axis_segmented_top.v:263]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_lbus2axis_segmented_top' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_lbus2axis_segmented_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axis2lbus_segmented_top' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:51]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axis2lbus_segmented_corelogic' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:154]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axis2lbus_segmented_corelogic' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:154]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axis2lbus_segmented_top' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'CMACE4' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2953]
INFO: [Synth 8-6155] done synthesizing module 'CMACE4' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2953]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71960]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71960]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1695]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1695]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_ultrascale_tx_userclk' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_ultrascale_tx_userclk.v:59]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_ultrascale_tx_userclk' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_ultrascale_tx_userclk.v:59]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_ultrascale_rx_userclk' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_ultrascale_rx_userclk.v:59]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_ultrascale_rx_userclk' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_ultrascale_rx_userclk.v:59]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_gt' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.v:53]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_gt_gtwizard_top' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt_gtwizard_top.v:175]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_gt_gtwizard_gtye4' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt_gtwizard_gtye4.v:143]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_gt_gtye4_common_wrapper' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_common' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_COMMON' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:52975]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_COMMON' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:52975]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_common' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_gt_gtye4_common_wrapper' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_gt_gtye4_channel_wrapper' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_channel' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_CHANNEL' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:51814]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_CHANNEL' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:51814]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_channel' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_gt_gtye4_channel_wrapper' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_delay_powergood' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-226] default block is never used [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:138]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_delay_powergood' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_bit_synchronizer' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_bit_synchronizer' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_reset_synchronizer' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_reset_synchronizer' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_reset_inv_synchronizer' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_reset_inv_synchronizer' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_gt_gtwizard_gtye4' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt_gtwizard_gtye4.v:143]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_gt_gtwizard_top' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt_gtwizard_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_gt' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_wrapper' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_v3_1_13/cmac_usplus_1_wrapper.v:52]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1.v:52]
INFO: [Synth 8-3936] Found unconnected internal register 'Bus2IP_Addr_reg_reg' and it is trimmed from '32' to '16' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axi4_lite_reg_map.v:402]
WARNING: [Synth 8-3848] Net prog_full in module/entity cmac_usplus_1_fifo does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_lbus2axis_segmented_top.v:548]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-7129] Port gtwiz_userclk_tx_reset_in[0] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userclk_rx_reset_in[0] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_tx_reset_in[0] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_tx_start_user_in[0] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_rx_reset_in[0] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_rx_start_user_in[0] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_tx_done_in[0] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_rx_done_in[0] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_qpll0lock_in[0] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_qpll1lock_in[0] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[71] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[70] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[69] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[68] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[67] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[66] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[65] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[64] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[63] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[62] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[61] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[60] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[59] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[58] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[57] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[56] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[55] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[54] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[53] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[52] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[51] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[50] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[49] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[48] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[47] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[46] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[45] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[44] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[43] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[42] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[41] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[40] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[39] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[38] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[37] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[36] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[35] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[34] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[33] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[32] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[31] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[30] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[29] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[28] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[27] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[26] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[25] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[24] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[23] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[22] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[21] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[20] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[19] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[18] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[17] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[16] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[15] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[14] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[13] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[12] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[11] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[10] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[9] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[8] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[7] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[6] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[5] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[4] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[3] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[2] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[1] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[0] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[71] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[70] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[69] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[68] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[67] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[66] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[65] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[64] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[63] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[62] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[61] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[60] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[59] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[58] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[57] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[56] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[55] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[54] in module cmac_usplus_1_gt_gtwizard_gtye4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4093.207 ; gain = 566.551 ; free physical = 84390 ; free virtual = 118026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4093.207 ; gain = 566.551 ; free physical = 84388 ; free virtual = 118023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4093.207 ; gain = 566.551 ; free physical = 84388 ; free virtual = 118023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4101.207 ; gain = 0.000 ; free physical = 84386 ; free virtual = 118021
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1_ooc.xdc] for cell 'inst'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.xdc] for cell 'inst/cmac_usplus_1_gt_i/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.xdc] for cell 'inst/cmac_usplus_1_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cmac_usplus_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cmac_usplus_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1_board.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc] for cell 'inst'
WARNING: [Constraints 18-619] A clock with name 'gt_ref_clk_p' already exists, overwriting the previous clock with the same name. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc:56]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cmac_usplus_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cmac_usplus_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_usplus_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_usplus_1_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_usplus_1_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cmac_usplus_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cmac_usplus_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cmac_usplus_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cmac_usplus_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4231.082 ; gain = 0.000 ; free physical = 84337 ; free virtual = 117972
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4231.082 ; gain = 0.000 ; free physical = 84336 ; free virtual = 117972
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 4231.082 ; gain = 704.426 ; free physical = 84336 ; free virtual = 117972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 4231.082 ; gain = 704.426 ; free physical = 84336 ; free virtual = 117972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc, line 73).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_usplus_1_gt_i/inst. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_usplus_1_synth_1/dont_touch.xdc, line 13).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_usplus_1_synth_1/dont_touch.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_usplus_1_gt_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_cmac_usplus_1_lbus2axis/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP = true for gt_ref_clk_n. (constraint file  auto generated constraint).
Applied set_property KEEP = true for gt_ref_clk_p. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 4231.082 ; gain = 704.426 ; free physical = 84336 ; free virtual = 117972
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 4231.082 ; gain = 704.426 ; free physical = 84328 ; free virtual = 117966
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_1_rx_32bit_pipeline_sync_serdes_data4' (cmac_usplus_1_rx_32bit_pipeline_sync) to 'inst/i_cmac_usplus_1_rx_32bit_pipeline_sync_serdes_data5'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_1_rx_32bit_pipeline_sync_serdes_data4' (cmac_usplus_1_rx_32bit_pipeline_sync) to 'inst/i_cmac_usplus_1_rx_32bit_pipeline_sync_serdes_data6'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_1_rx_32bit_pipeline_sync_serdes_data4' (cmac_usplus_1_rx_32bit_pipeline_sync) to 'inst/i_cmac_usplus_1_rx_32bit_pipeline_sync_serdes_data7'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_1_rx_32bit_pipeline_sync_serdes_data4' (cmac_usplus_1_rx_32bit_pipeline_sync) to 'inst/i_cmac_usplus_1_rx_32bit_pipeline_sync_serdes_data8'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_1_rx_32bit_pipeline_sync_serdes_data4' (cmac_usplus_1_rx_32bit_pipeline_sync) to 'inst/i_cmac_usplus_1_rx_32bit_pipeline_sync_serdes_data9'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data4' (cmac_usplus_1_rx_32bit_sync) to 'inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data5'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data4' (cmac_usplus_1_rx_32bit_sync) to 'inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data6'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data4' (cmac_usplus_1_rx_32bit_sync) to 'inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data7'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data4' (cmac_usplus_1_rx_32bit_sync) to 'inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data8'
INFO: [Synth 8-223] decloning instance 'inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data4' (cmac_usplus_1_rx_32bit_sync) to 'inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data9'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 4231.082 ; gain = 704.426 ; free physical = 84308 ; free virtual = 117946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'gt_ref_clk_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:02 . Memory (MB): peak = 5157.965 ; gain = 1631.309 ; free physical = 83362 ; free virtual = 117000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 5274.551 ; gain = 1747.895 ; free physical = 83265 ; free virtual = 116906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].axis_tready_i_reg ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:212]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].axis_tready_i_reg ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:212]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].axis_tready_i_reg ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:212]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[55] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[55] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[55] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[54] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[54] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[54] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[53] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[53] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[53] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[52] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[52] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[52] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[51] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[51] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[51] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[50] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[50] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[50] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[49] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[49] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[49] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[48] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[48] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[48] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[47] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[47] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[47] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[46] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[46] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[46] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[45] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[45] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[45] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[44] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[44] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[44] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[43] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[43] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[43] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[42] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[42] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[42] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[41] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[41] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[41] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[40] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[40] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[40] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[39] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[39] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[39] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[38] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[38] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[38] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[37] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[37] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[37] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[36] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[36] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[36] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[35] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[35] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[35] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[34] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[34] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[34] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[33] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[33] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[33] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[32] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[32] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[32] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[31] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[31] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[31] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[30] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[30] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[30] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[29] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[29] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[29] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[28] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[28] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[28] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[27] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[27] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[27] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[26] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[26] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[26] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[25] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[25] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[25] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[24] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[24] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[24] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[23] ) from module (cmac_usplus_1_wrapper__GC0) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[23] ) and driving same net [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Common 17-14] Message 'Synth 8-4765' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:19 . Memory (MB): peak = 5322.637 ; gain = 1795.980 ; free physical = 83220 ; free virtual = 116859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:24 . Memory (MB): peak = 5322.637 ; gain = 1795.980 ; free physical = 83224 ; free virtual = 116863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:24 . Memory (MB): peak = 5322.637 ; gain = 1795.980 ; free physical = 83223 ; free virtual = 116862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 5322.637 ; gain = 1795.980 ; free physical = 83208 ; free virtual = 116847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 5322.637 ; gain = 1795.980 ; free physical = 83211 ; free virtual = 116850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 5322.637 ; gain = 1795.980 ; free physical = 83221 ; free virtual = 116860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 5322.637 ; gain = 1795.980 ; free physical = 83220 ; free virtual = 116859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     3|
|2     |CARRY8        |  1098|
|3     |CMACE4        |     1|
|4     |GTYE4_CHANNEL |     4|
|5     |GTYE4_COMMON  |     1|
|6     |IBUFDS_GTE4   |     1|
|7     |LUT1          |    66|
|8     |LUT2          |  6029|
|9     |LUT3          |   345|
|10    |LUT4          |  1204|
|11    |LUT5          |   778|
|12    |LUT6          |  1997|
|13    |MUXF7         |   569|
|14    |MUXF8         |   172|
|15    |RAM32M16      |    44|
|16    |SRL16E        |    56|
|17    |FDCE          |    38|
|18    |FDPE          |    42|
|19    |FDRE          | 27140|
|20    |FDSE          |  2692|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 5322.637 ; gain = 1795.980 ; free physical = 83219 ; free virtual = 116858
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 319 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 5322.637 ; gain = 1658.105 ; free physical = 83219 ; free virtual = 116858
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 5322.645 ; gain = 1795.980 ; free physical = 83222 ; free virtual = 116861
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 5322.645 ; gain = 0.000 ; free physical = 83509 ; free virtual = 117148
INFO: [Netlist 29-17] Analyzing 1883 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/BUFG_GT_SYNC for BUFG_GT inst/BUFG_GT_GTREFCLK_INST
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5399.559 ; gain = 0.000 ; free physical = 83456 ; free virtual = 117095
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 44 instances

Synth Design complete | Checksum: 2f582279
INFO: [Common 17-83] Releasing license: Synthesis
368 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:44 . Memory (MB): peak = 5399.559 ; gain = 3201.590 ; free physical = 83452 ; free virtual = 117091
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4835.848; main = 4546.099; forked = 351.190
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 6300.414; main = 5399.562; forked = 977.773
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_usplus_1_synth_1/cmac_usplus_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cmac_usplus_1, cache-ID = 79062acf85b67f74
INFO: [Coretcl 2-1174] Renamed 45 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cmac_usplus_1_synth_1/cmac_usplus_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cmac_usplus_1_utilization_synth.rpt -pb cmac_usplus_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 21:05:38 2025...
[Tue Jan 14 21:05:42 2025] cmac_usplus_1_synth_1 finished
wait_on_runs: Time (s): cpu = 00:02:17 ; elapsed = 00:02:17 . Memory (MB): peak = 3711.758 ; gain = 0.000 ; free physical = 87776 ; free virtual = 121483
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline.xci'
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline.xci'
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_stream_pipeline'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_stream_pipeline'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_stream_pipeline
[Tue Jan 14 21:05:43 2025] Launched axi_stream_pipeline_synth_1...
Run output will be captured here: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_stream_pipeline_synth_1/runme.log
[Tue Jan 14 21:05:43 2025] Waiting for axi_stream_pipeline_synth_1 to finish...

*** Running vivado
    with args -log axi_stream_pipeline.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_stream_pipeline.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source axi_stream_pipeline.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.141 ; gain = 113.023 ; free physical = 86568 ; free virtual = 120275
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_stream_pipeline
Command: synth_design -top axi_stream_pipeline -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1534070
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3861.270 ; gain = 371.738 ; free physical = 84585 ; free virtual = 118292
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_stream_pipeline' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/synth/axi_stream_pipeline.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_28_axis_register_slice' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_28_axisc_register_slice' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_28_auto_slr' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_register_slice_v1_1_vl_rfs.v:1590]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_28_auto_src' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_register_slice_v1_1_vl_rfs.v:1683]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:38932]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:38932]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_28_auto_src' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_register_slice_v1_1_vl_rfs.v:1683]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_28_auto_dest' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_register_slice_v1_1_vl_rfs.v:1769]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_28_axic_reg_srl_fifo' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_register_slice_v1_1_vl_rfs.v:1296]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_28_srl_rtl' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_register_slice_v1_1_vl_rfs.v:1518]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_28_srl_rtl' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_register_slice_v1_1_vl_rfs.v:1518]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_28_axic_reg_srl_fifo' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_register_slice_v1_1_vl_rfs.v:1296]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_28_auto_dest' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_register_slice_v1_1_vl_rfs.v:1769]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_28_auto_slr' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_register_slice_v1_1_vl_rfs.v:1590]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_28_axisc_register_slice' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_28_axis_register_slice' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_pipeline' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/synth/axi_stream_pipeline.v:53]
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_28_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[63] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[62] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[61] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[60] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[59] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[58] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[57] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[56] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[55] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[54] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[53] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[52] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[51] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[50] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[49] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[48] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[47] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[46] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[45] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[44] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[43] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[42] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[41] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[40] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[39] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[38] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[37] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[36] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[35] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[34] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[33] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[32] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[31] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[30] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[29] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[28] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[27] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[26] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[25] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[24] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[23] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[22] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[21] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[20] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[19] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[18] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[17] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[16] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[15] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[14] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[13] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[12] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[11] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[10] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[9] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[8] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[7] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[6] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[5] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[4] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[3] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[2] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[1] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TID[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDEST[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3943.176 ; gain = 453.645 ; free physical = 84440 ; free virtual = 118148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3955.051 ; gain = 465.520 ; free physical = 84441 ; free virtual = 118149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3955.051 ; gain = 465.520 ; free physical = 84441 ; free virtual = 118149
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3966.020 ; gain = 0.000 ; free physical = 84438 ; free virtual = 118146
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_ooc.xdc] for cell 'inst'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_stream_pipeline_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_stream_pipeline_synth_1/dont_touch.xdc]
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc] for cell 'inst'
WARNING: [Vivado 12-8092] The property 'USER_SLR_ASSIGNMENT' only support hierarchical cells. Setting the property on leaf cell will be ignored by placer. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc:11]
WARNING: [Vivado 12-8092] The property 'USER_SLR_ASSIGNMENT' only support hierarchical cells. Setting the property on leaf cell will be ignored by placer. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc:12]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4125.676 ; gain = 0.000 ; free physical = 84370 ; free virtual = 118078
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4128.645 ; gain = 2.969 ; free physical = 84366 ; free virtual = 118080
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 4128.645 ; gain = 639.113 ; free physical = 84376 ; free virtual = 118090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 4128.645 ; gain = 639.113 ; free physical = 84376 ; free virtual = 118090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_stream_pipeline_synth_1/dont_touch.xdc, line 9).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc, line 11).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc, line 11).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc, line 12).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc, line 12).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc, line 12).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc, line 12).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 4128.645 ; gain = 639.113 ; free physical = 84371 ; free virtual = 118085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 4128.645 ; gain = 639.113 ; free physical = 84369 ; free virtual = 118084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	              625 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input  625 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	  10 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk2x in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[63] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[62] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[61] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[60] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[59] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[58] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[57] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[56] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[55] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[54] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[53] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[52] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[51] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[50] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[49] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[48] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[47] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[46] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[45] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[44] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[43] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[42] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[41] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[40] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[39] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[38] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[37] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[36] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[35] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[34] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[33] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[32] in module axis_register_slice_v1_1_28_axis_register_slice is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 4128.645 ; gain = 639.113 ; free physical = 84363 ; free virtual = 118078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 4419.957 ; gain = 930.426 ; free physical = 84014 ; free virtual = 117729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 4486.566 ; gain = 997.035 ; free physical = 83948 ; free virtual = 117664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 4486.566 ; gain = 997.035 ; free physical = 83948 ; free virtual = 117664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 4486.566 ; gain = 997.035 ; free physical = 83950 ; free virtual = 117666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 4486.566 ; gain = 997.035 ; free physical = 83950 ; free virtual = 117665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 4486.566 ; gain = 997.035 ; free physical = 83948 ; free virtual = 117663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 4486.566 ; gain = 997.035 ; free physical = 83948 ; free virtual = 117663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 4486.566 ; gain = 997.035 ; free physical = 83948 ; free virtual = 117663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 4486.566 ; gain = 997.035 ; free physical = 83948 ; free virtual = 117663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     5|
|2     |LUT2    |     1|
|3     |LUT3    |     4|
|4     |LUT4    |   628|
|5     |LUT5    |     7|
|6     |LUT6    |     3|
|7     |SRLC32E |   625|
|8     |FDCE    |    17|
|9     |FDRE    |  1884|
|10    |FDSE    |     5|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 4486.566 ; gain = 997.035 ; free physical = 83947 ; free virtual = 117662
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 4486.566 ; gain = 823.441 ; free physical = 83947 ; free virtual = 117662
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 4486.574 ; gain = 997.035 ; free physical = 83946 ; free virtual = 117661
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4486.574 ; gain = 0.000 ; free physical = 84230 ; free virtual = 117946
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4570.191 ; gain = 0.000 ; free physical = 84189 ; free virtual = 117905
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 564bd3e5
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:19 . Memory (MB): peak = 4570.191 ; gain = 2390.238 ; free physical = 84189 ; free virtual = 117904
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3961.754; main = 3735.076; forked = 351.214
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5396.734; main = 4570.195; forked = 977.773
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_stream_pipeline_synth_1/axi_stream_pipeline.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_stream_pipeline, cache-ID = 7261fdf511380152
INFO: [Coretcl 2-1174] Renamed 631 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_stream_pipeline_synth_1/axi_stream_pipeline.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_stream_pipeline_utilization_synth.rpt -pb axi_stream_pipeline_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 21:07:21 2025...
[Tue Jan 14 21:07:25 2025] axi_stream_pipeline_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 3719.762 ; gain = 0.000 ; free physical = 87775 ; free virtual = 121491
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter.xci'
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter.xci'
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_lite_clock_converter'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_lite_clock_converter'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_lite_clock_converter
[Tue Jan 14 21:07:25 2025] Launched axi_lite_clock_converter_synth_1...
Run output will be captured here: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_lite_clock_converter_synth_1/runme.log
[Tue Jan 14 21:07:25 2025] Waiting for axi_lite_clock_converter_synth_1 to finish...

*** Running vivado
    with args -log axi_lite_clock_converter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_lite_clock_converter.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source axi_lite_clock_converter.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2066.922 ; gain = 122.992 ; free physical = 86557 ; free virtual = 120290
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_lite_clock_converter
Command: synth_design -top axi_lite_clock_converter -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1559058
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3863.402 ; gain = 370.699 ; free physical = 84517 ; free virtual = 118250
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_lite_clock_converter' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/synth/axi_lite_clock_converter.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_27_axi_clock_converter' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/hdl/axi_clock_converter_v2_1_vl_rfs.v:653]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_27_lite_async' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/hdl/axi_clock_converter_v2_1_vl_rfs.v:516]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_27_lite_async' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/hdl/axi_clock_converter_v2_1_vl_rfs.v:516]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_27_lite_async__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/hdl/axi_clock_converter_v2_1_vl_rfs.v:516]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized0' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized0' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_27_lite_async__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/hdl/axi_clock_converter_v2_1_vl_rfs.v:516]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_27_lite_async__parameterized1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/hdl/axi_clock_converter_v2_1_vl_rfs.v:516]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized1' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized1' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_27_lite_async__parameterized1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/hdl/axi_clock_converter_v2_1_vl_rfs.v:516]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_27_lite_async__parameterized2' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/hdl/axi_clock_converter_v2_1_vl_rfs.v:516]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized2' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized2' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_27_lite_async__parameterized2' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/hdl/axi_clock_converter_v2_1_vl_rfs.v:516]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_27_axi_clock_converter' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/hdl/axi_clock_converter_v2_1_vl_rfs.v:653]
INFO: [Synth 8-6155] done synthesizing module 'axi_lite_clock_converter' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/synth/axi_lite_clock_converter.v:53]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4038.309 ; gain = 545.605 ; free physical = 84314 ; free virtual = 118049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4038.309 ; gain = 545.605 ; free physical = 84314 ; free virtual = 118049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4038.309 ; gain = 545.605 ; free physical = 84314 ; free virtual = 118049
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4038.309 ; gain = 0.000 ; free physical = 84314 ; free virtual = 118048
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter_ooc.xdc] for cell 'inst'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_lite_clock_converter_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_lite_clock_converter_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_lite_clock_converter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_lite_clock_converter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_lite_clock_converter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_lite_clock_converter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 15 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4157.816 ; gain = 0.000 ; free physical = 84275 ; free virtual = 118009
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4157.816 ; gain = 0.000 ; free physical = 84275 ; free virtual = 118009
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 4157.816 ; gain = 665.113 ; free physical = 84270 ; free virtual = 118004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 4157.816 ; gain = 665.113 ; free physical = 84270 ; free virtual = 118004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_lite_clock_converter_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 4157.816 ; gain = 665.113 ; free physical = 84270 ; free virtual = 118004
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 4157.816 ; gain = 665.113 ; free physical = 84267 ; free virtual = 118003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 4     
	               34 Bit    Registers := 2     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 30    
+---Muxes : 
	   4 Input    2 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 50    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 4157.816 ; gain = 665.113 ; free physical = 84271 ; free virtual = 118006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 4391.316 ; gain = 898.613 ; free physical = 84020 ; free virtual = 117756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 4401.332 ; gain = 908.629 ; free physical = 84011 ; free virtual = 117746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 4411.355 ; gain = 918.652 ; free physical = 84000 ; free virtual = 117736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 4417.293 ; gain = 924.590 ; free physical = 83995 ; free virtual = 117730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 4417.293 ; gain = 924.590 ; free physical = 83995 ; free virtual = 117730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 4417.293 ; gain = 924.590 ; free physical = 83994 ; free virtual = 117729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 4417.293 ; gain = 924.590 ; free physical = 83994 ; free virtual = 117729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 4417.293 ; gain = 924.590 ; free physical = 83994 ; free virtual = 117729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 4417.293 ; gain = 924.590 ; free physical = 83994 ; free virtual = 117729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     7|
|2     |LUT2 |     9|
|3     |LUT3 |    15|
|4     |LUT4 |    14|
|5     |LUT5 |    15|
|6     |LUT6 |     5|
|7     |FDRE |   360|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 4417.293 ; gain = 924.590 ; free physical = 83994 ; free virtual = 117729
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 4417.293 ; gain = 805.082 ; free physical = 83993 ; free virtual = 117728
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 4417.301 ; gain = 924.590 ; free physical = 83993 ; free virtual = 117728
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4431.230 ; gain = 0.000 ; free physical = 84270 ; free virtual = 118005
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4524.473 ; gain = 0.000 ; free physical = 84219 ; free virtual = 117955
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e5896ad1
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 4524.473 ; gain = 2344.316 ; free physical = 84219 ; free virtual = 117955
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3952.375; main = 3687.685; forked = 351.217
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5389.133; main = 4524.477; forked = 977.773
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_lite_clock_converter_synth_1/axi_lite_clock_converter.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_lite_clock_converter, cache-ID = 879c15a2d19877b5
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_lite_clock_converter_synth_1/axi_lite_clock_converter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_lite_clock_converter_utilization_synth.rpt -pb axi_lite_clock_converter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 21:08:24 2025...
[Tue Jan 14 21:08:28 2025] axi_lite_clock_converter_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 3727.766 ; gain = 0.000 ; free physical = 87754 ; free virtual = 121489
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/qdma_no_sriov.xci'
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/qdma_no_sriov.xci'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PF3_INTERRUPT_PIN' from 'NONE' to 'INTA' has been ignored for IP 'qdma_no_sriov/qdma_no_sriov_pcie4c_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PF2_INTERRUPT_PIN' from 'NONE' to 'INTA' has been ignored for IP 'qdma_no_sriov/qdma_no_sriov_pcie4c_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PF1_INTERRUPT_PIN' from 'NONE' to 'INTA' has been ignored for IP 'qdma_no_sriov/qdma_no_sriov_pcie4c_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PF3_INTERRUPT_PIN' from 'NONE' to 'INTA' has been ignored for IP 'qdma_no_sriov/qdma_no_sriov_pcie4c_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PF2_INTERRUPT_PIN' from 'NONE' to 'INTA' has been ignored for IP 'qdma_no_sriov/qdma_no_sriov_pcie4c_ip'
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'qdma_no_sriov'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'qdma_no_sriov'...
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3814.043 ; gain = 5.938 ; free physical = 87864 ; free virtual = 121613
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: qdma_no_sriov
[Tue Jan 14 21:08:55 2025] Launched qdma_no_sriov_synth_1...
Run output will be captured here: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_no_sriov_synth_1/runme.log
[Tue Jan 14 21:08:55 2025] Waiting for qdma_no_sriov_synth_1 to finish...

*** Running vivado
    with args -log qdma_no_sriov.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source qdma_no_sriov.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source qdma_no_sriov.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: qdma_no_sriov
Command: synth_design -top qdma_no_sriov -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1570006
INFO: [Synth 8-11241] undeclared symbol 'awrdy', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:1858]
INFO: [Synth 8-11241] undeclared symbol 'dwrdy', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:1859]
INFO: [Synth 8-11241] undeclared symbol 'bvld', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:1860]
INFO: [Synth 8-11241] undeclared symbol 'brsp', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:1861]
INFO: [Synth 8-11241] undeclared symbol 'start_mst', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:1891]
INFO: [Synth 8-11241] undeclared symbol 'init_sm', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:1892]
INFO: [Synth 8-11241] undeclared symbol 'dest_ack', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:3525]
INFO: [Synth 8-11241] undeclared symbol 'fifo_full', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:4291]
INFO: [Synth 8-11241] undeclared symbol 'vld_to_logic', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:4357]
INFO: [Synth 8-11241] undeclared symbol 'vld_to_logic', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:4601]
INFO: [Synth 8-11241] undeclared symbol 'almost_empty_axis', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5135]
INFO: [Synth 8-11241] undeclared symbol 'almost_full_axis', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5139]
INFO: [Synth 8-11241] undeclared symbol 'dbiterr_axis', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5143]
INFO: [Synth 8-11241] undeclared symbol 'm_axis_tdest', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5152]
INFO: [Synth 8-11241] undeclared symbol 'm_axis_tid', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5155]
INFO: [Synth 8-11241] undeclared symbol 'm_axis_tstrb', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5169]
INFO: [Synth 8-11241] undeclared symbol 'prog_empty_axis', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5186]
INFO: [Synth 8-11241] undeclared symbol 'prog_full_axis', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5192]
INFO: [Synth 8-11241] undeclared symbol 'rd_data_count_axis', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5198]
INFO: [Synth 8-11241] undeclared symbol 'sbiterr_axis', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5205]
INFO: [Synth 8-11241] undeclared symbol 'wr_data_count_axis', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5208]
INFO: [Synth 8-11241] undeclared symbol 'injectdbiterr_axis', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5211]
INFO: [Synth 8-11241] undeclared symbol 'injectsbiterr_axis', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5214]
INFO: [Synth 8-11241] undeclared symbol 's_axis_tdest', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5232]
INFO: [Synth 8-11241] undeclared symbol 's_axis_tid', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5235]
INFO: [Synth 8-11241] undeclared symbol 's_axis_tstrb', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5249]
INFO: [Synth 8-11241] undeclared symbol 'dbiterr', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5330]
INFO: [Synth 8-11241] undeclared symbol 'prog_empty', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5350]
INFO: [Synth 8-11241] undeclared symbol 'prog_full', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5355]
INFO: [Synth 8-11241] undeclared symbol 'rd_data_count', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5360]
INFO: [Synth 8-11241] undeclared symbol 'rd_rst_busy', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5363]
INFO: [Synth 8-11241] undeclared symbol 'sbiterr', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5366]
INFO: [Synth 8-11241] undeclared symbol 'wr_ack', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5373]
INFO: [Synth 8-11241] undeclared symbol 'wr_data_count', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5376]
INFO: [Synth 8-11241] undeclared symbol 'wr_rst_busy', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5379]
INFO: [Synth 8-11241] undeclared symbol 'injectdbiterr', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5385]
INFO: [Synth 8-11241] undeclared symbol 'injectsbiterr', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:5388]
INFO: [Synth 8-11241] undeclared symbol 'rdat_fifo_spc_ok', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:9398]
INFO: [Synth 8-11241] undeclared symbol 'bresp_received', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:10626]
INFO: [Synth 8-11241] undeclared symbol 'bram_arid', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:13231]
INFO: [Synth 8-11241] undeclared symbol 'bram_rd_access_error', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:13628]
INFO: [Synth 8-11241] undeclared symbol 'core_rstn', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:13792]
INFO: [Synth 8-11241] undeclared symbol 'win_off_map_rd_en', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:14612]
INFO: [Synth 8-11241] undeclared symbol 'noc_badr_rd_en', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:14663]
INFO: [Synth 8-11241] undeclared symbol 'axil_int_wce', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:14701]
INFO: [Synth 8-11241] undeclared symbol 'axil_int_rce', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:14702]
INFO: [Synth 8-11241] undeclared symbol 'sizemm2szAxi', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:15970]
INFO: [Synth 8-11241] undeclared symbol 's_axi_rlast', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:16002]
INFO: [Synth 8-11241] undeclared symbol 's_axi_rvalid', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:16005]
INFO: [Synth 8-11241] undeclared symbol 'req_active_ptr', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:16014]
INFO: [Synth 8-11241] undeclared symbol 'req_active', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:16016]
INFO: [Synth 8-11241] undeclared symbol 'araddr_2lsbs', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:16034]
INFO: [Synth 8-11241] undeclared symbol 'slave_read_ok', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:16063]
INFO: [Synth 8-11241] undeclared symbol 'arprot_b2', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:16075]
INFO: [Synth 8-11241] undeclared symbol 'arprot_b0', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:16076]
INFO: [Synth 8-11241] undeclared symbol 'smid_mismatch_nxt', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:16090]
INFO: [Synth 8-11241] undeclared symbol 'araddr_2lsbs', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:16249]
INFO: [Synth 8-11241] undeclared symbol 'slave_read_ok', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:16251]
INFO: [Synth 8-11241] undeclared symbol 'arprot_b2', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:16256]
INFO: [Synth 8-11241] undeclared symbol 'arprot_b1', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:16256]
INFO: [Synth 8-11241] undeclared symbol 'arprot_b0', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:16256]
INFO: [Synth 8-11241] undeclared symbol 'arprot_nxt', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:16264]
INFO: [Synth 8-11241] undeclared symbol 'force_ecrc', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:17878]
INFO: [Synth 8-11241] undeclared symbol 'cpldoneqid', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:17958]
INFO: [Synth 8-11241] undeclared symbol 'MPE_int', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:21216]
INFO: [Synth 8-11241] undeclared symbol 'sig_master_wr_idle', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:21298]
INFO: [Synth 8-11241] undeclared symbol 'cfg_mgmt_type1_cfg_reg_access', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:22664]
INFO: [Synth 8-11241] undeclared symbol 'dbg_win_off_map', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:22910]
INFO: [Synth 8-11241] undeclared symbol 'dbg_bdf_dat', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:22913]
INFO: [Synth 8-11241] undeclared symbol 'dbg_bdf_dat_o', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:22915]
INFO: [Synth 8-11241] undeclared symbol 'Bus2BDF_Clk', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:27304]
INFO: [Synth 8-11241] undeclared symbol 'Bus2BDF_Resetn', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:27305]
INFO: [Synth 8-11241] undeclared symbol 'Bus2BDF_RdCE', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:27310]
INFO: [Synth 8-11241] undeclared symbol 'Bus2BDF_WrCE', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:27311]
INFO: [Synth 8-11241] undeclared symbol 'Bus2Pers_Clk', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:27379]
INFO: [Synth 8-11241] undeclared symbol 'Bus2Pers_Resetn', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:27380]
INFO: [Synth 8-11241] undeclared symbol 'Bus2Pers_RdCE', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:27385]
INFO: [Synth 8-11241] undeclared symbol 'Bus2Pers_WrCE', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:27386]
INFO: [Synth 8-11241] undeclared symbol 'tx_msg_data', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:27490]
INFO: [Synth 8-11241] undeclared symbol 'm_axis_rq_tvalid', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:27499]
INFO: [Synth 8-11241] undeclared symbol 'm_axis_rq_tdata', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:27500]
INFO: [Synth 8-11241] undeclared symbol 'm_axis_rq_tkeep', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:27501]
INFO: [Synth 8-11241] undeclared symbol 'm_axis_rq_tlast', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:27502]
INFO: [Synth 8-11241] undeclared symbol 'm_axis_rq_tuser', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:27503]
INFO: [Synth 8-11241] undeclared symbol 'st_rx_msg_err_o', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:27512]
INFO: [Synth 8-11241] undeclared symbol 'mfifo_rdy', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:28366]
INFO: [Synth 8-11241] undeclared symbol 'mfifo_out_vld', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:28375]
INFO: [Synth 8-11241] undeclared symbol 'baren', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:28722]
INFO: [Synth 8-11241] undeclared symbol 'wr_req_rdy', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:30752]
INFO: [Synth 8-11241] undeclared symbol 'wrq_bt_len_part', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:37615]
INFO: [Synth 8-11241] undeclared symbol 'wpl_ep', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:37845]
INFO: [Synth 8-11241] undeclared symbol 'wcp_fifo_r0wcp', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:38033]
INFO: [Synth 8-11241] undeclared symbol 'dscf_4k_dst_109', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:43647]
INFO: [Synth 8-11241] undeclared symbol 'rrq_alloc_iid_out', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:43986]
INFO: [Synth 8-11241] undeclared symbol 'rrq_alloc_vld_112', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:43991]
INFO: [Synth 8-11241] undeclared symbol 'rrq_head_vld', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:44061]
INFO: [Synth 8-11241] undeclared symbol 'rrq_meta_vld', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:44095]
INFO: [Synth 8-11241] undeclared symbol 'rcp_deq_ren_en', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:44212]
INFO: [Synth 8-11241] undeclared symbol 'rcp_evt_rdy', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:44309]
INFO: [Synth 8-11241] undeclared symbol 'dbg_lat_qid', assumed default net type 'wire' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:45232]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11065] parameter 'SM_ISS_TRQ_BIT' becomes localparam in 'qdma_v5_0_3_dma5_dsc_trq_ctl' with formal parameter declaration list [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:45424]
WARNING: [Synth 8-11065] parameter 'SM_WT_TCP_BIT' becomes localparam in 'qdma_v5_0_3_dma5_dsc_trq_ctl' with formal parameter declaration list [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:45425]
WARNING: [Synth 8-10940] macro 'XPREG' is redefined [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:151265]
WARNING: [Synth 8-10940] macro 'XPREG_EN' is redefined [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:151275]
WARNING: [Synth 8-10940] macro 'XLREG_EDGE' is redefined [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:155130]
WARNING: [Synth 8-11014] non-net output port 'read_data' cannot be initialized at declaration in SystemVerilog mode [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:156044]
WARNING: [Synth 8-11014] non-net output port 'read_data_valid' cannot be initialized at declaration in SystemVerilog mode [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:156045]
WARNING: [Synth 8-10940] macro 'XSRREG_SYNC' is redefined [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:78]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3961.391 ; gain = 422.738 ; free physical = 84521 ; free virtual = 118270
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element hot_reset_timer_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_init_ctrl.v:248]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx00_phy_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1493]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx01_phy_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1494]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx02_phy_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1495]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx03_phy_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1496]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx04_phy_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1497]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx05_phy_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1498]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx06_phy_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1499]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx07_phy_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1500]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx08_phy_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1501]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx09_phy_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1502]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx10_phy_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1503]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx11_phy_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1504]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx12_phy_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1505]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx13_phy_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1506]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx14_phy_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1507]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx15_phy_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1508]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx00_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1509]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx01_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1510]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx02_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1511]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx03_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1512]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx04_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1513]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx05_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1514]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx06_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1515]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx07_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1516]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx08_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1517]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx09_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1518]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx10_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1519]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx11_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1520]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx12_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1521]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx13_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1522]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx14_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1523]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx15_status_ff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1524]
WARNING: [Synth 8-3848] Net ccix_tx_credit_gnt in module/entity qdma_no_sriov_pcie4c_ip_pipe does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1354]
WARNING: [Synth 8-3848] Net ccix_tx_active_ack in module/entity qdma_no_sriov_pcie4c_ip_pipe does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1357]
WARNING: [Synth 8-3848] Net ccix_tx_deact_hint in module/entity qdma_no_sriov_pcie4c_ip_pipe does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1358]
WARNING: [Synth 8-3848] Net ccix_rx_credit_return in module/entity qdma_no_sriov_pcie4c_ip_pipe does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1373]
WARNING: [Synth 8-3848] Net ccix_rx_active_req in module/entity qdma_no_sriov_pcie4c_ip_pipe does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1375]
WARNING: [Synth 8-3848] Net s_axis_ccix_tx_tdata_int in module/entity qdma_no_sriov_pcie4c_ip_pipe does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1724]
WARNING: [Synth 8-3848] Net s_axis_ccix_tx_tuser_int in module/entity qdma_no_sriov_pcie4c_ip_pipe does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1726]
WARNING: [Synth 8-3848] Net s_axis_ccix_tx_tvalid_int in module/entity qdma_no_sriov_pcie4c_ip_pipe does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pipe.v:1725]
WARNING: [Synth 8-6014] Unused sequential element txpreset_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_gt_phy_rxeq.v:206]
WARNING: [Synth 8-6014] Unused sequential element txcoeff_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_gt_phy_rxeq.v:207]
WARNING: [Synth 8-6014] Unused sequential element rxelecidle_r_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_gt_receiver_detect_rxterm.v:122]
WARNING: [Synth 8-3848] Net RXTERM_FSM in module/entity qdma_no_sriov_pcie4c_ip_gt_receiver_detect_rxterm does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_gt_receiver_detect_rxterm.v:84]
WARNING: [Synth 8-7137] Register freq_cnt_o_reg in module gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_freq_counter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:190]
WARNING: [Synth 8-6014] Unused sequential element mask_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1079]
WARNING: [Synth 8-3848] Net eyescandataerror_out in module/entity qdma_no_sriov_pcie4c_ip_gtwizard_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_gtwizard_top.v:580]
WARNING: [Synth 8-3848] Net USB_POWERPRESENT in module/entity qdma_no_sriov_pcie4c_ip_gt_phy_wrapper does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_gt_phy_wrapper.v:289]
WARNING: [Synth 8-3848] Net GT_RXLPMEN in module/entity qdma_no_sriov_pcie4c_ip_gt_phy_wrapper does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_gt_phy_wrapper.v:336]
WARNING: [Synth 8-6014] Unused sequential element ds_srl_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:5969]
WARNING: [Synth 8-6014] Unused sequential element flr_cntr_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:5966]
WARNING: [Synth 8-6014] Unused sequential element np_req_wait_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:5973]
WARNING: [Synth 8-3848] Net ccix_optimized_tlp_tx_and_rx_enable in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1161]
WARNING: [Synth 8-3848] Net rd_interrupt in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1165]
WARNING: [Synth 8-3848] Net wr_interrupt in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1166]
WARNING: [Synth 8-3848] Net s_axi_arready in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1179]
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1191]
WARNING: [Synth 8-3848] Net s_axi_bid in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1195]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1197]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1198]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1199]
WARNING: [Synth 8-3848] Net s_axi_rid in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1200]
WARNING: [Synth 8-3848] Net s_axi_rlast in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1201]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1203]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1204]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1207]
WARNING: [Synth 8-3848] Net gtrefclk01_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1364]
WARNING: [Synth 8-3848] Net gtrefclk00_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1365]
WARNING: [Synth 8-3848] Net pcierateqpll0_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1367]
WARNING: [Synth 8-3848] Net pcierateqpll1_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1368]
WARNING: [Synth 8-3848] Net qpll0pd_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1370]
WARNING: [Synth 8-3848] Net qpll0reset_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1371]
WARNING: [Synth 8-3848] Net qpll1pd_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1372]
WARNING: [Synth 8-3848] Net qpll1reset_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1373]
WARNING: [Synth 8-3848] Net qpll0freqlock_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1380]
WARNING: [Synth 8-3848] Net qpll1freqlock_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1381]
WARNING: [Synth 8-3848] Net rcalenb_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1385]
WARNING: [Synth 8-3848] Net txpisopd_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1386]
WARNING: [Synth 8-3848] Net cpllfreqlock_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1392]
WARNING: [Synth 8-3848] Net cpllpd_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1394]
WARNING: [Synth 8-3848] Net cpllreset_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1395]
WARNING: [Synth 8-3848] Net dmonfiforeset_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1396]
WARNING: [Synth 8-3848] Net dmonitorclk_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1397]
WARNING: [Synth 8-3848] Net eyescanreset_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1399]
WARNING: [Synth 8-3848] Net gtrefclk0_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1401]
WARNING: [Synth 8-3848] Net gtrxreset_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1402]
WARNING: [Synth 8-3848] Net gttxreset_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1403]
WARNING: [Synth 8-3848] Net gtwiz_reset_rx_done_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1405]
WARNING: [Synth 8-3848] Net gtwiz_reset_tx_done_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1406]
WARNING: [Synth 8-3848] Net gtwiz_userclk_rx_active_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1407]
WARNING: [Synth 8-3848] Net gtwiz_userclk_tx_active_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1408]
WARNING: [Synth 8-3848] Net loopback_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1410]
WARNING: [Synth 8-3848] Net pcieeqrxeqadaptdone_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1411]
WARNING: [Synth 8-3848] Net pcierstidle_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1414]
WARNING: [Synth 8-3848] Net pciersttxsyncstart_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1415]
WARNING: [Synth 8-3848] Net pcieuserratedone_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1419]
WARNING: [Synth 8-3848] Net resetovrd_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1422]
WARNING: [Synth 8-3848] Net rx8b10ben_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1423]
WARNING: [Synth 8-3848] Net rxbufreset_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1424]
WARNING: [Synth 8-3848] Net rxcdrfreqreset_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1428]
WARNING: [Synth 8-3848] Net rxcdrhold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1429]
WARNING: [Synth 8-3848] Net rxcdrreset_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1431]
WARNING: [Synth 8-3848] Net rxcommadeten_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1434]
WARNING: [Synth 8-3848] Net rxdfeagchold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1440]
WARNING: [Synth 8-3848] Net rxdfecfokhold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1441]
WARNING: [Synth 8-3848] Net rxdfekhhold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1442]
WARNING: [Synth 8-3848] Net rxdfelfhold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1443]
WARNING: [Synth 8-3848] Net rxdfelpmreset_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1444]
WARNING: [Synth 8-3848] Net rxdfetap10hold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1445]
WARNING: [Synth 8-3848] Net rxdfetap11hold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1446]
WARNING: [Synth 8-3848] Net rxdfetap12hold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1447]
WARNING: [Synth 8-3848] Net rxdfetap13hold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1448]
WARNING: [Synth 8-3848] Net rxdfetap14hold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1449]
WARNING: [Synth 8-3848] Net rxdfetap15hold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1450]
WARNING: [Synth 8-3848] Net rxdfetap2hold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1451]
WARNING: [Synth 8-3848] Net rxdfetap3hold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1452]
WARNING: [Synth 8-3848] Net rxdfetap4hold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1453]
WARNING: [Synth 8-3848] Net rxdfetap5hold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1454]
WARNING: [Synth 8-3848] Net rxdfetap6hold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1455]
WARNING: [Synth 8-3848] Net rxdfetap7hold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1456]
WARNING: [Synth 8-3848] Net rxdfetap8hold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1457]
WARNING: [Synth 8-3848] Net rxdfetap9hold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1458]
WARNING: [Synth 8-3848] Net rxdfeuthold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1459]
WARNING: [Synth 8-3848] Net rxdfevphold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1460]
WARNING: [Synth 8-3848] Net rxlpmen_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1463]
WARNING: [Synth 8-3848] Net rxlpmgchold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1464]
WARNING: [Synth 8-3848] Net rxlpmhfhold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1465]
WARNING: [Synth 8-3848] Net rxlpmlfhold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1466]
WARNING: [Synth 8-3848] Net rxlpmoshold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1467]
WARNING: [Synth 8-3848] Net rxmcommaalignen_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1468]
WARNING: [Synth 8-3848] Net rxoshold_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1469]
WARNING: [Synth 8-3848] Net rxpcommaalignen_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1473]
WARNING: [Synth 8-3848] Net rxpcsreset_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1474]
WARNING: [Synth 8-3848] Net rxpd_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1475]
WARNING: [Synth 8-3848] Net rxpmareset_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1477]
WARNING: [Synth 8-3848] Net rxpolarity_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1479]
WARNING: [Synth 8-3848] Net rxprbscntreset_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1480]
WARNING: [Synth 8-3848] Net rxprbssel_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1483]
WARNING: [Synth 8-3848] Net rxprogdivreset_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1484]
WARNING: [Synth 8-3848] Net rxrate_in in module/entity qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top.v:1485]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element cache_qid_reg was removed. 
WARNING: [Synth 8-4767] Trying to implement RAM 'sram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Explict ram_style=registers set on RAM 
RAM "sram_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'sram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Explict ram_style=registers set on RAM 
RAM "sram_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'sram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Explict ram_style=registers set on RAM 
RAM "sram_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'sram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Explict ram_style=registers set on RAM 
RAM "sram_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element cache_qid_reg was removed. 
WARNING: [Synth 8-4767] Trying to implement RAM 'MemArray_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "MemArray_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element reg_cfg_interrupt_msix_vf_flr_msk_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_vf_decode_attr.v:239]
WARNING: [Synth 8-6014] Unused sequential element msix_cq_vec_mask_bit_dw0_wr_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:153478]
WARNING: [Synth 8-6014] Unused sequential element msix_cq_vec_mask_bit_dw0_rd_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:153479]
WARNING: [Synth 8-6014] Unused sequential element completer_id_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:153484]
WARNING: [Synth 8-6014] Unused sequential element cc_pkt_dw2_int_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154561]
WARNING: [Synth 8-6014] Unused sequential element cc_pkt_dw2_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154562]
WARNING: [Synth 8-6014] Unused sequential element cq_pkt_be_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154566]
WARNING: [Synth 8-6014] Unused sequential element msix_cq_vec_mask_bit_ren_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154568]
WARNING: [Synth 8-6014] Unused sequential element cq_pkt_qword0_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154569]
WARNING: [Synth 8-6014] Unused sequential element cq_pkt_qword1_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154570]
WARNING: [Synth 8-6014] Unused sequential element cq_pkt_data_dw2_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154574]
WARNING: [Synth 8-6014] Unused sequential element mba_cq_vec_mask_bit_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154576]
WARNING: [Synth 8-6014] Unused sequential element absorb_axis_pkt_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154581]
WARNING: [Synth 8-6014] Unused sequential element cq_parity_error_abort_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154582]
WARNING: [Synth 8-6014] Unused sequential element m_axis_cc_tdata_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154595]
WARNING: [Synth 8-6014] Unused sequential element m_axis_cc_tkeep_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154596]
WARNING: [Synth 8-6014] Unused sequential element m_axis_cc_tlast_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154597]
WARNING: [Synth 8-6014] Unused sequential element m_axis_cc_tvalid_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154598]
WARNING: [Synth 8-6014] Unused sequential element m_axis_cc_tuser_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154599]
WARNING: [Synth 8-6014] Unused sequential element dw4_parity_error_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154654]
WARNING: [Synth 8-6014] Unused sequential element lu_mba_rd_addr_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154819]
WARNING: [Synth 8-6014] Unused sequential element flr_in_progress_reg_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:154966]
INFO: [Synth 8-3936] Found unconnected internal register 'vector_physical_rd_addr_i_reg' and it is trimmed from '32' to '15' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:153112]
INFO: [Synth 8-3936] Found unconnected internal register 'vector_physical_wr_addr_i_reg' and it is trimmed from '32' to '15' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:153082]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[misc][rsvd] was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:46122]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[misc][desc_chain] was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:46122]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[misc][virtio] was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:46122]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[misc][pfch_tag] was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:46122]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[misc][var_desc] was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:46122]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[misc][c2h_pfch] was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:46122]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[bsel] was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:46122]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[idx] was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:46122]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[fence] was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:46122]
WARNING: [Synth 8-6014] Unused sequential element init_stall_nn1_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:46384]
WARNING: [Synth 8-6014] Unused sequential element init_wr_nn2_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:46387]
WARNING: [Synth 8-6014] Unused sequential element wbk_chk_nn1_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:46528]
WARNING: [Synth 8-6014] Unused sequential element irq_chk_nn1_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:46529]
WARNING: [Synth 8-6014] Unused sequential element wb_st_mm_nn1_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:46530]
WARNING: [Synth 8-6014] Unused sequential element wbadr_nn1_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:46533]
WARNING: [Synth 8-6014] Unused sequential element wbvec_nn1_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:46534]
WARNING: [Synth 8-6014] Unused sequential element wbind_irq_nn1_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:46535]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'ctxt_info_nn2_reg[qid]' and it is trimmed from '12' to '9' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:47783]
INFO: [Synth 8-4471] merging register 'csr_rcp_fifo_spc_stall_ff_reg[1:0]' into 'csr_rrq_fifo_spc_stall_ff_reg[1:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:43350]
WARNING: [Synth 8-3936] Found unconnected internal register 'rcp_dat_ff_reg[pld][vch]' and it is trimmed from '4' to '1' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:43181]
WARNING: [Synth 8-3936] Found unconnected internal register 'rcp_dat_ff_reg[mdat]' and it is trimmed from '128' to '117' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:43181]
WARNING: [Synth 8-3936] Found unconnected internal register 'beat_dsc_reg[1]' and it is trimmed from '6' to '2' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:44367]
INFO: [Synth 8-7128] 8 input Mux optimized to 5 input Mux.
INFO: [Synth 8-7128] 8 input Mux optimized to 5 input Mux.
INFO: [Synth 8-7128] 8 input Mux optimized to 5 input Mux.
INFO: [Synth 8-5857] Detected RAM mdma_crdt_coal_en.info_fifo_reg from Abstract Data Type (record/struct). This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:88098]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:57090]
INFO: [Synth 8-5857] Detected RAM rd_host_profile_mem_reg from Abstract Data Type (record/struct). This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:90994]
INFO: [Synth 8-5857] Detected RAM wr_host_profile_mem_reg from Abstract Data Type (record/struct). This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:90995]
INFO: [Synth 8-5857] Detected RAM misc_host_profile_mem_reg from Abstract Data Type (record/struct). This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:90996]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'desc_cnt_rdy_reg' into 'desc_req_cache_fifo_rdy_reg' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:75759]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5857] Detected RAM reg_glbl_host_id_shadow_reg from Abstract Data Type (record/struct). This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:65280]
INFO: [Synth 8-4471] merging register 'hdr_ecc_corr_err_reg' into 'mdma_c2h_crc_err_reg' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67091]
INFO: [Synth 8-4471] merging register 'hdr_ecc_uncorr_err_reg' into 'mdma_c2h_crc_err_reg' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67092]
INFO: [Synth 8-4471] merging register 'hdr_par_err_reg' into 'mdma_c2h_crc_err_reg' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67093]
WARNING: [Synth 8-3936] Found unconnected internal register 'payload_fifo_len_p1_reg' and it is trimmed from '16' to '7' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:65737]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67357]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67357]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67357]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67357]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67357]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67357]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67357]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67357]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67357]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67357]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67357]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67357]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67357]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67357]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67357]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67357]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:65344]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:65344]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:67289]
WARNING: [Synth 8-3936] Found unconnected internal register 'ctx_rq_wrstg_reg[data][6]' and it is trimmed from '32' to '31' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:84896]
WARNING: [Synth 8-3936] Found unconnected internal register 'dyn_upd_wrstg_reg[data]' and it is trimmed from '32' to '29' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:84897]
WARNING: [Synth 8-3936] Found unconnected internal register 'dyn_dcstg_reg[data]' and it is trimmed from '32' to '29' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:84670]
WARNING: [Synth 8-3936] Found unconnected internal register 'nxt_reg_timer_cnt_ram_raddr_reg' and it is trimmed from '16' to '4' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:78270]
WARNING: [Synth 8-3936] Found unconnected internal register 'nxt_reg_water_mark_ram_raddr_reg' and it is trimmed from '16' to '4' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:78278]
WARNING: [Synth 8-3936] Found unconnected internal register 'AddrVar_reg' and it is trimmed from '64' to '7' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:12620]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_axi_awaddrq_read_axi_reg' and it is trimmed from '64' to '32' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:12136]
WARNING: [Synth 8-3936] Found unconnected internal register 'ArAddrVar_reg' and it is trimmed from '64' to '7' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:9796]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_axi_araddrissueq_read_axi_reg' and it is trimmed from '64' to '32' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:9258]
WARNING: [Synth 8-3936] Found unconnected internal register 'addrstrQptr_ff_q_reg' and it is trimmed from '4' to '3' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:9108]
WARNING: [Synth 8-3936] Found unconnected internal register 'pers_addrstrQptr_ff_q_reg' and it is trimmed from '4' to '3' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:9109]
INFO: [Synth 8-4471] merging register 'dataen_ff_reg' into 'm_axi_rready_ff_reg' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:9659]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tlp_addr_d4_reg' and it is trimmed from '64' to '12' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:14375]
WARNING: [Synth 8-3936] Found unconnected internal register 'tlp_addr_d3_reg' and it is trimmed from '64' to '12' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:14355]
WARNING: [Synth 8-3936] Found unconnected internal register 'tlp_addr_d2_reg' and it is trimmed from '64' to '12' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:14314]
WARNING: [Synth 8-3936] Found unconnected internal register 'tlp_addr_d1_reg' and it is trimmed from '64' to '12' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:14267]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:118531]
INFO: [Synth 8-5857] Detected RAM tag_st_ram_reg from Abstract Data Type (record/struct). This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:105172]
WARNING: [Synth 8-3936] Found unconnected internal register 'cfg_intx_renable_reg' and it is trimmed from '2' to '1' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:132709]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:130445]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:130444]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port mi_pasid\.wadr[7] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wadr[6] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wadr[5] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wadr[4] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wadr[3] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wadr[2] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wadr[1] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wadr[0] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wen in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[159] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[158] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[157] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[156] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[155] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[154] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[153] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[152] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[151] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[150] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[149] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[148] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[147] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[146] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[145] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[144] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[143] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[142] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[141] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[140] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[139] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[138] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[137] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[136] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[135] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[134] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[133] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[132] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[131] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[130] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[129] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[128] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[127] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[126] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[125] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[124] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[123] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[122] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[121] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[120] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[119] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[118] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[117] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[116] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[115] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[114] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[113] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[112] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[111] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[110] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[109] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[108] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[107] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[106] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[105] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[104] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[103] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[102] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[101] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[100] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[99] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[98] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[97] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[96] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[95] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[94] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[93] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[92] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[91] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[90] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[89] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[88] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[87] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[86] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[85] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[84] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[83] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[82] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[81] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[80] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[79] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[78] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[77] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[76] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[75] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[74] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[73] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[72] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[71] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[70] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[69] in module qdma_v5_0_3_udma_shared_ram_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 5306.254 ; gain = 1767.602 ; free physical = 71552 ; free virtual = 105338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:59 . Memory (MB): peak = 5306.254 ; gain = 1767.602 ; free physical = 71556 ; free virtual = 105341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:59 . Memory (MB): peak = 5306.254 ; gain = 1767.602 ; free physical = 71556 ; free virtual = 105341
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5442.254 ; gain = 0.000 ; free physical = 71424 ; free virtual = 105202
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/synth/qdma_no_sriov_ooc.xdc] for cell 'inst'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/synth/qdma_no_sriov_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/ip_0/synth/qdma_no_sriov_pcie4c_ip_gt.xdc] for cell 'inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/ip_0/synth/qdma_no_sriov_pcie4c_ip_gt.xdc] for cell 'inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/ip_0/synth/qdma_no_sriov_pcie4c_ip_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qdma_no_sriov_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qdma_no_sriov_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/ip_pcie4c_uscale_plus_x1y1.xdc] for cell 'inst/pcie4c_ip_i/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/ip_pcie4c_uscale_plus_x1y1.xdc] for cell 'inst/pcie4c_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/ip_pcie4c_uscale_plus_x1y1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qdma_no_sriov_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qdma_no_sriov_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/qdma_no_sriov_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/qdma_no_sriov_board.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/source/qdma_no_sriov_pcie4_uscaleplus_ip.xdc] for cell 'inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/source/qdma_no_sriov_pcie4_uscaleplus_ip.xdc] for cell 'inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_no_sriov_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_no_sriov_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_no_sriov_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qdma_no_sriov_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qdma_no_sriov_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/qdma_no_sriov_pcie4c_ip_board.xdc] for cell 'inst/pcie4c_ip_i/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/qdma_no_sriov_pcie4c_ip_board.xdc] for cell 'inst/pcie4c_ip_i/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4c_ip_late.xdc] for cell 'inst/pcie4c_ip_i/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4c_ip_late.xdc] for cell 'inst/pcie4c_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4c_ip_late.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qdma_no_sriov_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qdma_no_sriov_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qdma_no_sriov_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qdma_no_sriov_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 58 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6879.410 ; gain = 0.000 ; free physical = 70096 ; free virtual = 103874
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 6879.410 ; gain = 0.000 ; free physical = 70094 ; free virtual = 103873
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 6879.410 ; gain = 3340.758 ; free physical = 70086 ; free virtual = 103865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 6879.410 ; gain = 3340.758 ; free physical = 70086 ; free virtual = 103865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/\diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /qdma_no_sriov_pcie4c_ip_gt_i/inst. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_no_sriov_synth_1/dont_touch.xdc, line 16).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i/inst. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_no_sriov_synth_1/dont_touch.xdc, line 19).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_no_sriov_synth_1/dont_touch.xdc, line 34).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/\diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /qdma_no_sriov_pcie4c_ip_gt_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i/inst/sys_reset_in_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i/inst/user_lnk_up_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i/inst/sys_or_hot_rst_pclk_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i/inst/sys_or_hot_rst_uclk_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i/inst/user_reset_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/usr_irq_xpm_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/msix_table_intfc_i/pba_ram_i/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_noc_badr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_pers_map_inst/u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_attr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[0].u_dma5_axi4mm_win_map_tbl_inst /u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[1].u_dma5_axi4mm_win_map_tbl_inst /u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[2].u_dma5_axi4mm_win_map_tbl_inst /u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[3].u_dma5_axi4mm_win_map_tbl_inst /u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[4].u_dma5_axi4mm_win_map_tbl_inst /u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[5].u_dma5_axi4mm_win_map_tbl_inst /u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[6].u_dma5_axi4mm_win_map_tbl_inst /u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[7].u_dma5_axi4mm_win_map_tbl_inst /u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_off_map_inst/u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_data_ram_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_meta_vfifo_ram_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/pri_meta_vfifo_ram_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_pend_fifo_ram_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/pri_pend_fifo_ram_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_pld_vfifo_ram_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/pri_pld_vfifo_ram_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/CHAIN_LL_RAM_INST/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/DESC_REQ_FIFO_RAM_INST/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/DSC_CTXT_RAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/FUNC_MAP_RAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/H2C_PCIE_DSC_CPLD_RAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/H2C_PCIE_DSC_CPLI_RAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/H2C_ST_PLD/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/C2H_ST_PLD/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/INT_CTXT_RAM_INST/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/PEND_FIFO_RAM_INST/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/PFCH_CTXT_RAM_INST/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/PFCH_LL_RAM_INST/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/QID_FIFO_RAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/RRQ_RAM_EVN/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/RRQ_RAM_ODD/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/TAG_RAM_EVEN/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/TAG_RAM_ODD/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[2].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[3].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[4].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[5].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[6].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[7].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/WRB_CTXT_RAM_INST/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/c2h_timer_ram_inst_0/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/c2h_timer_ram_inst_1/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/c2h_timer_ram_inst_2/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/c2h_timer_ram_inst_3/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP = true for sys_rst_n. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 6879.410 ; gain = 3340.758 ; free physical = 70086 ; free virtual = 103865
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'qdma_no_sriov_pcie4c_ip_512b_cq_intfc'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'qdma_no_sriov_pcie4c_ip_512b_rc_intfc'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'qdma_no_sriov_pcie4c_ip_gt_phy_txeq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'qdma_no_sriov_pcie4c_ip_gt_phy_rxeq'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_fsm_reg' in module 'qdma_no_sriov_pcie4c_ip_gt_receiver_detect_rxterm'
INFO: [Synth 8-802] inferred FSM for state register 'non_sris.fsm_reg' in module 'qdma_no_sriov_pcie4c_ip_gt_cdr_ctrl_on_eidle'
WARNING: [Synth 8-3936] Found unconnected internal register 'progclk_sel_store_reg' and it is trimmed from '16' to '15' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:707]
WARNING: [Synth 8-3936] Found unconnected internal register 'x0e1_store_reg' and it is trimmed from '16' to '15' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:780]
INFO: [Synth 8-802] inferred FSM for state register 'arb_state_reg' in module 'gtwizard_ultrascale_v1_7_16_gte4_drp_arb'
INFO: [Synth 8-802] inferred FSM for state register 'pwr_on_fsm_reg' in module 'qdma_no_sriov_pcie4c_ip_gt_phy_rst'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'qdma_no_sriov_pcie4c_ip_gt_phy_rst'
INFO: [Synth 8-802] inferred FSM for state register 'sm_mst_reg' in module 'qdma_v5_0_3_mst_axilite_csr'
INFO: [Synth 8-802] inferred FSM for state register 'ctxt_sm_nn1_reg' in module 'qdma_v5_0_3_dma5_dsc_reg'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reg' in module 'qdma_v5_0_3_dma5_mdma_ind_reg'
INFO: [Synth 8-802] inferred FSM for state register 'rd_st_reg' in module 'qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt'
INFO: [Synth 8-802] inferred FSM for state register 'alloc_st_reg' in module 'qdma_v5_0_3_dma5_mdma_c2h_pfch_cache'
INFO: [Synth 8-802] inferred FSM for state register 'main_sm_cs_reg' in module 'qdma_v5_0_3_dma5_mdma_c2h_dma_wr_engine'
INFO: [Synth 8-802] inferred FSM for state register 'inval_sm_cs_reg' in module 'qdma_v5_0_3_dma5_mdma_c2h_timer'
INFO: [Synth 8-802] inferred FSM for state register 'int_inv_sm_cs_reg' in module 'qdma_v5_0_3_dma5_mdma_c2h_reg'
INFO: [Synth 8-802] inferred FSM for state register 'sm_cs_reg' in module 'qdma_v5_0_3_dma5_mdma_c2h_int'
INFO: [Synth 8-802] inferred FSM for state register 'sb_irq_sm_curr_state_reg' in module 'qdma_v5_0_3_dma5_dsc_wb_core'
INFO: [Synth 8-802] inferred FSM for state register 'aximm_intr_curr_state_reg' in module 'qdma_v5_0_3_dma5_aximm_intr'
INFO: [Synth 8-802] inferred FSM for state register 'memreqsm_cs_reg' in module 'qdma_v5_0_3_dma5_axi4mm_axi_str_masterbr_wrrd_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'cpldtlpSm_cs_reg' in module 'qdma_v5_0_3_dma5_axi4mm_axi_str_masterbr_rdtlp_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'wrlitesm_cs_reg' in module 'qdma_v5_0_3_dma5_axi4mm_axi_mm_master_wr_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'wrdatasm_cs_reg' in module 'qdma_v5_0_3_dma5_axi4mm_axi_mm_master_wr_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'rdliteSM_cs_reg' in module 'qdma_v5_0_3_dma5_axi4mm_axi_mm_master_rd_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'qdma_v5_0_3_dma5_axi_pcie_v2_3_slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'msg_axi_st_reg' in module 'qdma_v5_0_3_dma5_axi4mm_pcie_msg_tx_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'oaln_st_reg' in module 'qdma_v5_0_3_dma5_pcie_rc_aln'
INFO: [Synth 8-802] inferred FSM for state register 'rc_rec_st_reg' in module 'qdma_v5_0_3_dma5_pcie_rc_new'
INFO: [Synth 8-802] inferred FSM for state register 'sm_trq_reg' in module 'qdma_v5_0_3_dma5_qspc_tar_map'
INFO: [Synth 8-802] inferred FSM for state register 'tar_sm_mr_cur_reg' in module 'qdma_v5_0_3_dma5_tar'
INFO: [Synth 8-802] inferred FSM for state register 'lgcy_int_sm_cs_reg' in module 'qdma_v5_0_3_dma5_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
     WAIT_FOR_UPPER_HALF |                               01 |                               11
         EXPECT_NEW_WORD |                               10 |                               01
    SEND_SAVED_HALF_WORD |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'qdma_no_sriov_pcie4c_ip_512b_cq_intfc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
     WAIT_FOR_UPPER_HALF |                               01 |                               11
         EXPECT_NEW_WORD |                               10 |                               01
    SEND_SAVED_HALF_WORD |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'qdma_no_sriov_pcie4c_ip_512b_rc_intfc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                              000 |                              000
              FSM_PRESET |                              001 |                              001
               FSM_COEFF |                              010 |                              010
               FSM_REMAP |                              011 |                              011
               FSM_QUERY |                              100 |                              100
                FSM_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'qdma_no_sriov_pcie4c_ip_gt_phy_txeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                            00001 |                              000
              FSM_PRESET |                            00010 |                              001
             FSM_TXCOEFF |                            00100 |                              010
               FSM_ADAPT |                            01000 |                              011
                FSM_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'qdma_no_sriov_pcie4c_ip_gt_phy_rxeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_ASSERT_AVTT |                              000 |                              001
FSM_CHECK_RXELECIDLE_ASSERTED |                              001 |                              010
FSM_CHECK_RXELECIDLE_SOLID_DEASSERT |                              010 |                              011
         FSM_ASSERT_PROG |                              011 |                              100
           FSM_CTRL_IDLE |                              100 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_fsm_reg' using encoding 'sequential' in module 'qdma_no_sriov_pcie4c_ip_gt_receiver_detect_rxterm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                               00 |                              000
FSM_GEN12_RXELECIDLE_EXIT |                               01 |                              001
FSM_GEN34_RXELECIDLE_EXIT |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'non_sris.fsm_reg' using encoding 'sequential' in module 'qdma_no_sriov_pcie4c_ip_gt_cdr_ctrl_on_eidle'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               ARB_START |                             0001 |                             0001
                ARB_WAIT |                             0010 |                             0010
              ARB_REPORT |                             0100 |                             0100
                 ARB_INC |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'arb_state_reg' in module 'gtwizard_ultrascale_v1_7_16_gte4_drp_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         PWR_ON_WAIT_CNT |                                0 |                               00
             PWR_ON_DONE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pwr_on_fsm_reg' using encoding 'sequential' in module 'qdma_no_sriov_pcie4c_ip_gt_phy_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_GTPOWERGOOD |                         00000001 |                              001
             FSM_PLLLOCK |                         00000010 |                              010
  FSM_TXPROGDIVRESETDONE |                         00000100 |                              011
           FSM_RESETDONE |                         00001000 |                              100
        FSM_TXSYNC_START |                         00010000 |                              101
         FSM_TXSYNC_DONE |                         00100000 |                              110
           FSM_PHYSTATUS |                         01000000 |                              111
                FSM_IDLE |                         10000000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'qdma_no_sriov_pcie4c_ip_gt_phy_rst'
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                            00001 |                              000
                  SM_RUN |                            00010 |                              001
                 SM_AVLD |                            00100 |                              010
                 SM_DVLD |                            01000 |                              011
                 SM_BVLD |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_mst_reg' using encoding 'one-hot' in module 'qdma_v5_0_3_mst_axilite_csr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           DSC_CTXT_IDLE |                              000 |                              000
       DSC_CTXT_RD_STG_1 |                              011 |                              001
       DSC_CTXT_RD_STG_2 |                              101 |                              010
         DSC_CTXT_RD_RDY |                              010 |                              011
        DSC_CTXT_PROCESS |                              100 |                              100
             DSC_CTXT_WR |                              001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctxt_sm_nn1_reg' using encoding 'sequential' in module 'qdma_v5_0_3_dma5_dsc_reg'
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_glbl_reg:/misc_host_profile_mem_reg[0][rsv]" of size (depth=16 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_glbl_reg:/misc_host_profile_mem_reg[0][smid]" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_ind_reg:/ctxt_cmd_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_ind_reg:/CTXT_DATA_RAM[0].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_ind_reg:/CTXT_DATA_RAM[1].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_ind_reg:/CTXT_DATA_RAM[2].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_ind_reg:/CTXT_DATA_RAM[3].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_ind_reg:/CTXT_DATA_RAM[4].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_ind_reg:/CTXT_DATA_RAM[5].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_ind_reg:/CTXT_DATA_RAM[6].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_ind_reg:/CTXT_DATA_RAM[7].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CTXT_IDLE |                             0001 |                               00
                CTXT_REQ |                             0010 |                               01
               CTXT_WAIT |                             0100 |                               10
             CTXT_FINISH |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reg' using encoding 'one-hot' in module 'qdma_v5_0_3_dma5_mdma_ind_reg'
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_pfch_ctxt_mgr:/lock_rcnt_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_pfch_ctxt_mgr:/lock_ccnt_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_pfch_ctxt_mgr:/lock_ccnt_shadow_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_pfch_ctxt_mgr:/lock_rcnt_shadow_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RD_IDLE |                              001 |                               00
                 WR_BUSY |                              010 |                               10
               WAIT_RVLD |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_st_reg' using encoding 'one-hot' in module 'qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "qdma_v5_0_3_dma5_dport_ram__parameterized25:/sram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         ALLOC_SRCH_IDLE |                              000 |                              000
          ALLOC_GEN_DESC |                              001 |                              100
          ALLOC_SRCH_EVT |                              010 |                              010
        ALLOC_SRCH_FLUSH |                              011 |                              011
         ALLOC_SRCH_WAIT |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'alloc_st_reg' using encoding 'sequential' in module 'qdma_v5_0_3_dma5_mdma_c2h_pfch_cache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ENG_IDLE |                             0000 |                             0000
           WAIT_DESC_RSP |                             0001 |                             0001
         WAIT_MARKER_RSP |                             0010 |                             1001
               DROP_WAIT |                             0011 |                             0011
                    DROP |                             0100 |                             0100
           DROP_WAIT_WRQ |                             0101 |                             0101
              ERROR_WAIT |                             0110 |                             0110
          ERROR_WAIT_PLD |                             0111 |                             1011
                   ERROR |                             1000 |                             0111
          ERROR_WAIT_WRQ |                             1001 |                             1000
             SEND_WR_REQ |                             1010 |                             0010
             WRQ_NUM_BUF |                             1011 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'main_sm_cs_reg' using encoding 'sequential' in module 'qdma_v5_0_3_dma5_mdma_c2h_dma_wr_engine'
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_pfch_ctxt_mgr__parameterized0:/lock_rcnt_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_pfch_ctxt_mgr__parameterized0:/lock_ccnt_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_pfch_ctxt_mgr__parameterized0:/lock_ccnt_shadow_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_pfch_ctxt_mgr__parameterized0:/lock_rcnt_shadow_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_wrb_coal:/reg_glbl_host_id_shadow_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INVAL_IDLE |                              001 |                              000
         CTXT_INVAL_WAIT |                              100 |                              001
           CTXT_INVAL_ON |                              010 |                              011
          WRB_INVAL_WAIT |                              011 |                              010
            WRB_INVAL_ON |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inval_sm_cs_reg' using encoding 'sequential' in module 'qdma_v5_0_3_dma5_mdma_c2h_timer'
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_c2h_reg:/int_cnt_csr_reg_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            INT_INV_IDLE |                              001 |                               00
       INT_INV_READ_CTXT |                              010 |                               01
      INT_INV_WRITE_CTXT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'int_inv_sm_cs_reg' using encoding 'one-hot' in module 'qdma_v5_0_3_dma5_mdma_c2h_reg'
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_c2h_int_coal:/reg_glbl_host_id_shadow_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_c2h_int_coal:/func_ctxt_ram_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                INT_IDLE |                          0000001 |                              000
           H2C_SEND_MSIX |                          0000010 |                              010
             DYN_PROCESS |                          0000100 |                              011
         REG_CTXT_RAM_RD |                          0001000 |                              100
    REG_CTXT_RAM_RD_BACK |                          0010000 |                              101
         REG_CTXT_RAM_WR |                          0100000 |                              110
           WRB_SEND_MSIX |                          1000000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_cs_reg' using encoding 'one-hot' in module 'qdma_v5_0_3_dma5_mdma_c2h_int'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             SB_IRQ_IDLE |                               00 |                               00
 SB_IRQ_WRQ_CNT_SNAPSHOT |                               01 |                               01
         SB_IRQ_WCP_WAIT |                               10 |                               10
             SB_IRQ_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sb_irq_sm_curr_state_reg' using encoding 'sequential' in module 'qdma_v5_0_3_dma5_dsc_wb_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRRD_IDLE |                               00 |                              000
             WRRD_MEMREQ |                               01 |                              001
          WRRD_MEMWRDATA |                               10 |                              100
           WRRD_MEMRDREQ |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'memreqsm_cs_reg' using encoding 'sequential' in module 'qdma_v5_0_3_dma5_axi4mm_axi_str_masterbr_wrrd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              MCPL_START |                              001 |                               00
          MCPL_CRTDATBT1 |                              010 |                               01
           MCPL_DATAXFER |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpldtlpSm_cs_reg' using encoding 'one-hot' in module 'qdma_v5_0_3_dma5_axi4mm_axi_str_masterbr_rdtlp_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WRLITESM_IDLE |                               00 |                               00
    WRLITESM_PCIETLPINFO |                               01 |                               01
         WRLITESM_WRDATA |                               10 |                               10
         WRLITESM_WAITWR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrlitesm_cs_reg' using encoding 'sequential' in module 'qdma_v5_0_3_dma5_axi4mm_axi_mm_master_wr_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WDATASM_START |                               00 |                               00
            WDATASM_IDLE |                               01 |                               01
        WDATASM_DATAXFER |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrdatasm_cs_reg' using encoding 'sequential' in module 'qdma_v5_0_3_dma5_axi4mm_axi_mm_master_wr_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RDLITE_IDLE |                               00 |                               00
      RDLITE_PCIETLPINFO |                               01 |                               01
        RDLITE_WAITRDCPL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdliteSM_cs_reg' using encoding 'sequential' in module 'qdma_v5_0_3_dma5_axi4mm_axi_mm_master_rd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               00 |                               00
                 SM_READ |                               01 |                               01
                SM_WRITE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'qdma_v5_0_3_dma5_axi_pcie_v2_3_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                    HDR0 |                               01 |                              001
                 RQ_DATA |                               10 |                              011
                 RQ_DONE |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'msg_axi_st_reg' using encoding 'sequential' in module 'qdma_v5_0_3_dma5_axi4mm_pcie_msg_tx_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               OALN_IDLE |                                0 |                               00
               OALN_MORE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'oaln_st_reg' using encoding 'sequential' in module 'qdma_v5_0_3_dma5_pcie_rc_aln'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "qdma_v5_0_3_dma5_dport_ram__parameterized68:/sram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          RC_REC_ST_IDLE |                           000001 |                              000
        RC_REC_ST_WT_QSC |                           000010 |                              001
       RC_REC_ST_CHK_TAG |                           000100 |                              010
       RC_REC_ST_SND_TLP |                           001000 |                              011
   RC_REC_ST_WT_TAG_DONE |                           010000 |                              100
          RC_REC_ST_DONE |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rc_rec_st_reg' using encoding 'one-hot' in module 'qdma_v5_0_3_dma5_pcie_rc_new'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                IDLE_TRQ |                               00 |                               00
                 ERR_TRQ |                               01 |                               11
           FMAP_WAIT_TRQ |                               10 |                               01
                 FWD_TRQ |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_trq_reg' using encoding 'sequential' in module 'qdma_v5_0_3_dma5_qspc_tar_map'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              sm_mr_idle |                             0001 |                             0001
                sm_mr_ld |                             0010 |                             0010
              sm_mr_wait |                             0100 |                             0100
               sm_mr_cpl |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tar_sm_mr_cur_reg' in module 'qdma_v5_0_3_dma5_tar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           LGCY_INT_IDLE |                              000 |                              000
   LGCY_INT_AFTER_ASSERT |                              001 |                              001
 LGCY_INT_AFTER_1ST_SENT |                              010 |                              010
       LGCY_INT_DISABLED |                              011 |                              100
 LGCY_INT_AFTER_DEASSERT |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lgcy_int_sm_cs_reg' using encoding 'sequential' in module 'qdma_v5_0_3_dma5_top'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "xpm_memory_base__parameterized9:/gen_wr_a.gen_word_narrow.mem_reg"
WARNING: [Synth 8-5790] Small sized RAM "xpm_memory_base__parameterized11:/gen_wr_a.gen_word_narrow.mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
WARNING: [Synth 8-5790] Small sized RAM "xpm_memory_base__parameterized11:/gen_wr_a.gen_word_narrow.mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"xpm_memory_base__parameterized11:/gen_wr_a.gen_word_narrow.mem_reg"'.
WARNING: [Synth 8-5790] Small sized RAM "xpm_memory_base__parameterized22:/gen_wr_a.gen_word_narrow.mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
WARNING: [Synth 8-5790] Small sized RAM "xpm_memory_base__parameterized22:/gen_wr_a.gen_word_narrow.mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"xpm_memory_base__parameterized22:/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"xpm_memory_base__parameterized23:/gen_wr_a.gen_word_narrow.mem_reg"'.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:30 ; elapsed = 00:02:36 . Memory (MB): peak = 6879.410 ; gain = 3340.758 ; free physical = 70062 ; free virtual = 103870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 9     
	   3 Input   64 Bit       Adders := 1     
	   2 Input   52 Bit       Adders := 1     
	   2 Input   40 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 51    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   25 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 1     
	   4 Input   18 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 41    
	   3 Input   16 Bit       Adders := 33    
	   4 Input   16 Bit       Adders := 10    
	   2 Input   15 Bit       Adders := 5     
	   4 Input   15 Bit       Adders := 2     
	   3 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 10    
	   5 Input   14 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 10    
	   3 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 14    
	   3 Input   12 Bit       Adders := 3     
	   4 Input   12 Bit       Adders := 3     
	   4 Input   11 Bit       Adders := 7     
	   3 Input   11 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 27    
	   7 Input   11 Bit       Adders := 16    
	   5 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 32    
	   3 Input   10 Bit       Adders := 3     
	   4 Input   10 Bit       Adders := 48    
	   5 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 43    
	   3 Input    9 Bit       Adders := 4     
	   4 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 30    
	   4 Input    8 Bit       Adders := 12    
	   3 Input    8 Bit       Adders := 3     
	   5 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 102   
	   4 Input    7 Bit       Adders := 11    
	   3 Input    7 Bit       Adders := 8     
	   5 Input    7 Bit       Adders := 3     
	   6 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 88    
	   3 Input    6 Bit       Adders := 8     
	   4 Input    6 Bit       Adders := 21    
	   5 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 77    
	   4 Input    5 Bit       Adders := 49    
	   3 Input    5 Bit       Adders := 4     
	   5 Input    5 Bit       Adders := 15    
	   2 Input    4 Bit       Adders := 140   
	   4 Input    4 Bit       Adders := 23    
	   5 Input    4 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 111   
	   4 Input    3 Bit       Adders := 35    
	   3 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 139   
	   4 Input    2 Bit       Adders := 12    
	   3 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 44    
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input    254 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 3     
	   2 Input      3 Bit         XORs := 7     
	   2 Input      2 Bit         XORs := 9     
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 8     
+---XORs : 
	                8 Bit    Wide XORs := 717   
	                2 Bit    Wide XORs := 16    
+---Registers : 
	             1024 Bit    Registers := 4     
	              756 Bit    Registers := 1     
	              708 Bit    Registers := 2     
	              684 Bit    Registers := 1     
	              666 Bit    Registers := 2     
	              576 Bit    Registers := 7     
	              540 Bit    Registers := 3     
	              537 Bit    Registers := 6     
	              519 Bit    Registers := 1     
	              517 Bit    Registers := 2     
	              512 Bit    Registers := 43    
	              504 Bit    Registers := 1     
	              354 Bit    Registers := 1     
	              342 Bit    Registers := 1     
	              327 Bit    Registers := 1     
	              303 Bit    Registers := 1     
	              298 Bit    Registers := 1     
	              289 Bit    Registers := 8     
	              256 Bit    Registers := 36    
	              254 Bit    Registers := 4     
	              252 Bit    Registers := 6     
	              200 Bit    Registers := 6     
	              183 Bit    Registers := 5     
	              172 Bit    Registers := 5     
	              168 Bit    Registers := 1     
	              161 Bit    Registers := 3     
	              159 Bit    Registers := 2     
	              144 Bit    Registers := 8     
	              137 Bit    Registers := 2     
	              131 Bit    Registers := 2     
	              130 Bit    Registers := 2     
	              129 Bit    Registers := 6     
	              128 Bit    Registers := 5     
	              124 Bit    Registers := 1     
	              123 Bit    Registers := 1     
	              121 Bit    Registers := 2     
	              117 Bit    Registers := 6     
	              116 Bit    Registers := 1     
	              114 Bit    Registers := 4     
	              113 Bit    Registers := 1     
	              108 Bit    Registers := 1     
	               90 Bit    Registers := 2     
	               88 Bit    Registers := 2     
	               87 Bit    Registers := 1     
	               85 Bit    Registers := 1     
	               84 Bit    Registers := 2     
	               81 Bit    Registers := 2     
	               79 Bit    Registers := 1     
	               75 Bit    Registers := 4     
	               72 Bit    Registers := 1     
	               68 Bit    Registers := 1     
	               67 Bit    Registers := 2     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 124   
	               62 Bit    Registers := 3     
	               60 Bit    Registers := 1     
	               59 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	               56 Bit    Registers := 4     
	               55 Bit    Registers := 1     
	               52 Bit    Registers := 3     
	               51 Bit    Registers := 8     
	               48 Bit    Registers := 40    
	               46 Bit    Registers := 6     
	               45 Bit    Registers := 2     
	               44 Bit    Registers := 4     
	               42 Bit    Registers := 1     
	               41 Bit    Registers := 9     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 7     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 350   
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 4     
	               28 Bit    Registers := 8     
	               26 Bit    Registers := 7     
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 29    
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 43    
	               20 Bit    Registers := 5     
	               19 Bit    Registers := 33    
	               18 Bit    Registers := 58    
	               17 Bit    Registers := 29    
	               16 Bit    Registers := 381   
	               15 Bit    Registers := 14    
	               14 Bit    Registers := 13    
	               13 Bit    Registers := 92    
	               12 Bit    Registers := 214   
	               11 Bit    Registers := 125   
	               10 Bit    Registers := 174   
	                9 Bit    Registers := 170   
	                8 Bit    Registers := 286   
	                7 Bit    Registers := 192   
	                6 Bit    Registers := 255   
	                5 Bit    Registers := 210   
	                4 Bit    Registers := 1439  
	                3 Bit    Registers := 381   
	                2 Bit    Registers := 599   
	                1 Bit    Registers := 3418  
+---Multipliers : 
	               8x16  Multipliers := 4     
+---RAMs : 
	             303K Bit	(1024 X 303 bit)          RAMs := 1     
	             288K Bit	(512 X 576 bit)          RAMs := 2     
	             268K Bit	(512 X 537 bit)          RAMs := 2     
	             258K Bit	(512 X 517 bit)          RAMs := 1     
	             256K Bit	(512 X 512 bit)          RAMs := 1     
	             200K Bit	(1024 X 200 bit)          RAMs := 1     
	             172K Bit	(1024 X 172 bit)          RAMs := 1     
	             144K Bit	(256 X 576 bit)          RAMs := 2     
	              64K Bit	(512 X 129 bit)          RAMs := 2     
	              60K Bit	(512 X 121 bit)          RAMs := 1     
	              32K Bit	(512 X 64 bit)          RAMs := 1     
	              32K Bit	(256 X 131 bit)          RAMs := 1     
	              28K Bit	(512 X 56 bit)          RAMs := 1     
	              28K Bit	(256 X 114 bit)          RAMs := 1     
	              23K Bit	(512 X 46 bit)          RAMs := 1     
	              21K Bit	(128 X 172 bit)          RAMs := 1     
	              18K Bit	(64 X 289 bit)          RAMs := 2     
	              12K Bit	(512 X 24 bit)          RAMs := 2     
	              10K Bit	(1024 X 10 bit)          RAMs := 1     
	               6K Bit	(256 X 25 bit)          RAMs := 1     
	               6K Bit	(256 X 24 bit)          RAMs := 4     
	               4K Bit	(128 X 36 bit)          RAMs := 2     
	               3K Bit	(256 X 12 bit)          RAMs := 1     
	               3K Bit	(64 X 52 bit)          RAMs := 1     
	               2K Bit	(64 X 32 bit)          RAMs := 1     
	               2K Bit	(128 X 16 bit)          RAMs := 2     
	               1K Bit	(256 X 7 bit)          RAMs := 1     
	              352 Bit	(16 X 22 bit)          RAMs := 1     
	              256 Bit	(16 X 16 bit)          RAMs := 1     
	              192 Bit	(6 X 32 bit)          RAMs := 9     
	              160 Bit	(16 X 10 bit)          RAMs := 1     
	               80 Bit	(16 X 5 bit)          RAMs := 4     
	               64 Bit	(16 X 4 bit)          RAMs := 4     
	               16 Bit	(16 X 1 bit)          RAMs := 2     
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 6     
	   3 Input 1024 Bit        Muxes := 1     
	   2 Input  756 Bit        Muxes := 7     
	   5 Input  756 Bit        Muxes := 1     
	   3 Input  756 Bit        Muxes := 1     
	   2 Input  725 Bit        Muxes := 1     
	   4 Input  708 Bit        Muxes := 1     
	   4 Input  684 Bit        Muxes := 1     
	   2 Input  666 Bit        Muxes := 2     
	   2 Input  661 Bit        Muxes := 1     
	   2 Input  623 Bit        Muxes := 2     
	   2 Input  616 Bit        Muxes := 1     
	   2 Input  563 Bit        Muxes := 1     
	   2 Input  520 Bit        Muxes := 1     
	   2 Input  513 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 34    
	   4 Input  512 Bit        Muxes := 7     
	   3 Input  512 Bit        Muxes := 1     
	   6 Input  512 Bit        Muxes := 2     
	   5 Input  512 Bit        Muxes := 1     
	   2 Input  504 Bit        Muxes := 3     
	   3 Input  504 Bit        Muxes := 1     
	   2 Input  401 Bit        Muxes := 1     
	   3 Input  384 Bit        Muxes := 1     
	   2 Input  354 Bit        Muxes := 3     
	   4 Input  354 Bit        Muxes := 1     
	   2 Input  342 Bit        Muxes := 3     
	   4 Input  342 Bit        Muxes := 1     
	   2 Input  327 Bit        Muxes := 1     
	   2 Input  298 Bit        Muxes := 1     
	   2 Input  290 Bit        Muxes := 2     
	   2 Input  289 Bit        Muxes := 4     
	   2 Input  273 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 28    
	   2 Input  254 Bit        Muxes := 1     
	   2 Input  252 Bit        Muxes := 16    
	   5 Input  252 Bit        Muxes := 1     
	   2 Input  216 Bit        Muxes := 1     
	   2 Input  200 Bit        Muxes := 4     
	   2 Input  183 Bit        Muxes := 35    
	   2 Input  169 Bit        Muxes := 1     
	   2 Input  167 Bit        Muxes := 1     
	   2 Input  161 Bit        Muxes := 1     
	   2 Input  159 Bit        Muxes := 4     
	   2 Input  148 Bit        Muxes := 1     
	   2 Input  144 Bit        Muxes := 2     
	   2 Input  137 Bit        Muxes := 6     
	   2 Input  128 Bit        Muxes := 27    
	   3 Input  128 Bit        Muxes := 1     
	   2 Input  125 Bit        Muxes := 1     
	   2 Input  124 Bit        Muxes := 1     
	   2 Input  122 Bit        Muxes := 1     
	   2 Input  116 Bit        Muxes := 2     
	   2 Input  114 Bit        Muxes := 5     
	   2 Input  109 Bit        Muxes := 1     
	   2 Input  108 Bit        Muxes := 1     
	   2 Input   93 Bit        Muxes := 1     
	   2 Input   91 Bit        Muxes := 1     
	   2 Input   86 Bit        Muxes := 1     
	   2 Input   85 Bit        Muxes := 2     
	   2 Input   84 Bit        Muxes := 2     
	   5 Input   81 Bit        Muxes := 1     
	   2 Input   81 Bit        Muxes := 2     
	   4 Input   81 Bit        Muxes := 2     
	   3 Input   81 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   79 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 2     
	   2 Input   73 Bit        Muxes := 2     
	   2 Input   68 Bit        Muxes := 2     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 88    
	   4 Input   64 Bit        Muxes := 34    
	   5 Input   64 Bit        Muxes := 2     
	  12 Input   64 Bit        Muxes := 1     
	   3 Input   64 Bit        Muxes := 1     
	   6 Input   64 Bit        Muxes := 2     
	  42 Input   64 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 3     
	   2 Input   61 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 2     
	   2 Input   58 Bit        Muxes := 1     
	   5 Input   58 Bit        Muxes := 1     
	   4 Input   58 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 3     
	   2 Input   53 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 1     
	   5 Input   48 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 3     
	   3 Input   48 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 6     
	   2 Input   45 Bit        Muxes := 4     
	   4 Input   44 Bit        Muxes := 13    
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 6     
	   3 Input   41 Bit        Muxes := 1     
	   6 Input   41 Bit        Muxes := 1     
	   5 Input   41 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 2     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 2     
	   3 Input   35 Bit        Muxes := 3     
	   4 Input   35 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 429   
	  33 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 16    
	   5 Input   32 Bit        Muxes := 20    
	   8 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 26    
	  67 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 3     
	   9 Input   32 Bit        Muxes := 2     
	  35 Input   32 Bit        Muxes := 4     
	  42 Input   32 Bit        Muxes := 2     
	  32 Input   32 Bit        Muxes := 1     
	  25 Input   32 Bit        Muxes := 1     
	  41 Input   32 Bit        Muxes := 2     
	  36 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	  14 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 2     
	   3 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 8     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 9     
	   8 Input   26 Bit        Muxes := 3     
	   6 Input   26 Bit        Muxes := 1     
	   4 Input   26 Bit        Muxes := 1     
	  33 Input   25 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 12    
	  35 Input   25 Bit        Muxes := 1     
	  41 Input   25 Bit        Muxes := 1     
	   4 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 16    
	   4 Input   24 Bit        Muxes := 1     
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 5     
	   3 Input   23 Bit        Muxes := 1     
	   4 Input   23 Bit        Muxes := 2     
	   4 Input   22 Bit        Muxes := 5     
	   2 Input   22 Bit        Muxes := 26    
	   5 Input   22 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 13    
	   3 Input   20 Bit        Muxes := 3     
	  41 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 35    
	   6 Input   19 Bit        Muxes := 16    
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 8     
	   5 Input   17 Bit        Muxes := 1     
	   4 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 543   
	  33 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 14    
	   6 Input   16 Bit        Muxes := 4     
	   5 Input   16 Bit        Muxes := 3     
	   8 Input   16 Bit        Muxes := 3     
	   3 Input   16 Bit        Muxes := 3     
	  35 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 4     
	   8 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 6     
	  35 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 59    
	   4 Input   13 Bit        Muxes := 5     
	   3 Input   13 Bit        Muxes := 3     
	  35 Input   13 Bit        Muxes := 2     
	  42 Input   13 Bit        Muxes := 1     
	  32 Input   13 Bit        Muxes := 1     
	  25 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 191   
	   6 Input   12 Bit        Muxes := 2     
	   5 Input   12 Bit        Muxes := 5     
	   4 Input   12 Bit        Muxes := 6     
	   8 Input   12 Bit        Muxes := 3     
	   3 Input   12 Bit        Muxes := 7     
	   2 Input   11 Bit        Muxes := 102   
	   5 Input   11 Bit        Muxes := 3     
	   4 Input   11 Bit        Muxes := 4     
	   3 Input   11 Bit        Muxes := 1     
	   7 Input   11 Bit        Muxes := 1     
	   6 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 119   
	   4 Input   10 Bit        Muxes := 10    
	   7 Input   10 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 99    
	   8 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 5     
	   3 Input    9 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 421   
	   3 Input    8 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 15    
	   8 Input    8 Bit        Muxes := 5     
	   9 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 2     
	  35 Input    8 Bit        Muxes := 2     
	  42 Input    8 Bit        Muxes := 1     
	  32 Input    8 Bit        Muxes := 1     
	  25 Input    8 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 259   
	   3 Input    7 Bit        Muxes := 6     
	   7 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 16    
	   6 Input    7 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	  13 Input    7 Bit        Muxes := 1     
	  67 Input    7 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 210   
	   3 Input    6 Bit        Muxes := 14    
	   5 Input    6 Bit        Muxes := 11    
	   8 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 15    
	  35 Input    6 Bit        Muxes := 2     
	  37 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 2     
	  14 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 17    
	   4 Input    5 Bit        Muxes := 41    
	   2 Input    5 Bit        Muxes := 194   
	   6 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 4     
	  19 Input    5 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	  35 Input    5 Bit        Muxes := 1     
	  14 Input    5 Bit        Muxes := 3     
	   9 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1278  
	   3 Input    4 Bit        Muxes := 19    
	  33 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 17    
	   4 Input    4 Bit        Muxes := 26    
	   6 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 4     
	  12 Input    4 Bit        Muxes := 1     
	  20 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 8     
	   9 Input    4 Bit        Muxes := 1     
	  14 Input    4 Bit        Muxes := 1     
	  35 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 722   
	   8 Input    3 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 40    
	   4 Input    3 Bit        Muxes := 90    
	   5 Input    3 Bit        Muxes := 51    
	   7 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 12    
	  12 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 2     
	  35 Input    3 Bit        Muxes := 1     
	  14 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 31    
	   2 Input    2 Bit        Muxes := 601   
	   3 Input    2 Bit        Muxes := 38    
	   7 Input    2 Bit        Muxes := 2     
	  29 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 17    
	   5 Input    2 Bit        Muxes := 42    
	   8 Input    2 Bit        Muxes := 4     
	  12 Input    2 Bit        Muxes := 2     
	  10 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 2     
	  14 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4730  
	   5 Input    1 Bit        Muxes := 269   
	   4 Input    1 Bit        Muxes := 251   
	   3 Input    1 Bit        Muxes := 125   
	   6 Input    1 Bit        Muxes := 124   
	  33 Input    1 Bit        Muxes := 18    
	   8 Input    1 Bit        Muxes := 195   
	   7 Input    1 Bit        Muxes := 28    
	  11 Input    1 Bit        Muxes := 4     
	  17 Input    1 Bit        Muxes := 6     
	  16 Input    1 Bit        Muxes := 3     
	  12 Input    1 Bit        Muxes := 24    
	  15 Input    1 Bit        Muxes := 44    
	  20 Input    1 Bit        Muxes := 3     
	  81 Input    1 Bit        Muxes := 3     
	  10 Input    1 Bit        Muxes := 50    
	   9 Input    1 Bit        Muxes := 63    
	  25 Input    1 Bit        Muxes := 11    
	  32 Input    1 Bit        Muxes := 12    
	  22 Input    1 Bit        Muxes := 21    
	 254 Input    1 Bit        Muxes := 1     
	  35 Input    1 Bit        Muxes := 59    
	  14 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[251]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[250]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[249]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[248]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[247]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[246]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[245]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[244]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[243]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[242]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[241]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[240]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[239]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[238]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[237]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[236]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[235]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[234]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[233]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[232]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[231]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[230]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[229]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[228]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[227]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[226]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[225]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[224]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[223]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[222]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[221]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[220]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[219]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[218]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[217]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[216]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[215]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[214]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[213]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[212]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[211]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[210]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[209]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[208]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[207]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[206]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[205]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[204]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[203]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[202]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[201]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[200]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[199]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[198]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[197]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[196]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[195]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[194]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[193]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[192]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[191]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[190]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[189]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[188]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[187]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[186]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[185]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[184]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[183]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[182]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[181]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[180]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[179]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[178]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[177]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[176]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[175]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[174]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[173]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[172]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[171]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[170]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[169]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[168]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[167]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[166]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[165]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[164]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[163]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[162]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[161]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[160]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[159]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[158]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[157]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[156]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[155]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[154]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[153]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[152]' (FDRE) to 'cfg_max_pasid_width_control_o_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cfg_max_pasid_width_control_o_reg[19] )
INFO: [Synth 8-5544] ROM "pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/s_axis_cc_tkeep_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[279] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod /pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tlast_second_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod /pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tlast_first_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod /pcie_4_0_512b_cq_output_mux_blk/\m_axis_cq_tuser_second_reg_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod /pcie_4_0_512b_cq_output_mux_blk/\m_axis_cq_tuser_first_reg_reg[118] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod /pcie_4_0_512b_cq_output_mux_blk/\out_tuser_o_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod /pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_sop1_last_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tuser_second_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tuser_first_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod /pcie_4_0_512b_cq_output_mux_blk/\posted_req_delivered_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_tuser_o_reg[15] )
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[13].phy_txstart_block_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[12].phy_txstart_block_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[14].phy_txstart_block_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[12].phy_txstart_block_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[15].phy_txstart_block_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[12].phy_txstart_block_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[15].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/qdma_no_sriov_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /qdma_no_sriov_pcie4c_ip_gt_i/inst/\gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/addr_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[0].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /qdma_no_sriov_pcie4c_ip_gt_i/inst/\gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/data_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[1].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[2].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[3].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[4].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[5].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[6].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[7].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[8].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[9].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[10].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[11].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[12].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[13].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[14].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[15].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /qdma_no_sriov_pcie4c_ip_gt_i/inst/\gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/drp_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /qdma_no_sriov_pcie4c_ip_gt_i/inst/\gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/en_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\read_rcvd_watchDog_cnt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[0].phy_txeq_i /\TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[1].phy_txeq_i /\TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[2].phy_txeq_i /\TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[3].phy_txeq_i /\TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[4].phy_txeq_i /\TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[5].phy_txeq_i /\TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[6].phy_txeq_i /\TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[7].phy_txeq_i /\TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[8].phy_txeq_i /\TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[9].phy_txeq_i /\TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[10].phy_txeq_i /\TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[11].phy_txeq_i /\TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[12].phy_txeq_i /\TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[13].phy_txeq_i /\TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[14].phy_txeq_i /\TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[15].phy_txeq_i /\TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /qdma_no_sriov_pcie4c_ip_gt_i/inst/\gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclksel_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /qdma_no_sriov_pcie4c_ip_gt_i/inst/\gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_rx_i/gen_cal_rx_dis.USER_CPLLLOCK_OUT_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_no_sriov_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[15].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17] )
INFO: [Synth 8-4471] merging register 'rcp_dat_ff_reg[mdat][116:0]' into 'rcp_dat_ff_reg[mdat][116:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:43181]
INFO: [Synth 8-4471] merging register 'rcp_dat_ff_reg[mdat][116:0]' into 'rcp_dat_ff_reg[mdat][116:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:43181]
INFO: [Synth 8-4471] merging register 'rcp_dat_ff_reg[mdat][116:0]' into 'rcp_dat_ff_reg[mdat][116:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:43181]
INFO: [Synth 8-4471] merging register 'rcp_dat_ff_reg[mdat][116:0]' into 'rcp_dat_ff_reg[mdat][116:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:43181]
INFO: [Synth 8-4471] merging register 'rcp_dat_ff_reg[mdat][116:0]' into 'rcp_dat_ff_reg[mdat][116:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:43181]
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_msk" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_msk" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][122]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][121]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][120]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][119]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][118]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][117]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][116]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][115]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][114]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][113]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][112]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][111]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][110]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][109]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][108]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][107]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][106]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][105]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][104]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][103]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][102]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][101]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][100]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][99]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][98]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][97]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][96]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][95]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][94]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][93]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][92]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][91]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][90]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][89]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][88]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][87]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][86]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][85]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RRQ_HEADER/i_4/\RAM_INST[0].u_ram/rdt0_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RRQ_META/i_4/\RAM_INST[0].u_ram/rdt0_reg[55] )
INFO: [Synth 8-4471] merging register 'dscf_imm_len_110_reg[12:0]' into 'dscf_imm_len_110_reg[12:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:43703]
INFO: [Synth 8-4471] merging register 'chn_qid_evt_arb[0].qid_evt_arb/ram_set_offset_nn1_reg[4:0]' into 'chn_qid_evt_arb[1].qid_evt_arb/ram_set_offset_nn1_reg[4:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:139946]
INFO: [Synth 8-4471] merging register 'dscf_imm_len_111_reg[12:0]' into 'dscf_imm_len_111_reg[12:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:43704]
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'dsc_trq_ctl/dsc_trq_o_reg[adr]' and it is trimmed from '32' to '13' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:45589]
WARNING: [Synth 8-3936] Found unconnected internal register 'dsc_trq_ctl/trq_int_reg[adr]' and it is trimmed from '32' to '13' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:45474]
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\chn_qid_evt_arb[1].qid_evt_arb/arb_sm_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\chn_qid_evt_arb[0].qid_evt_arb/arb_sm_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rcp_sts_eob_ff_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_dsc_reg/\ctxt_info_nn1_reg[qid][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_dsc_reg/\reg_dsc_lat_max_nn1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_dsc_reg/\init_sm_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_imm_misc_110_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctxt_imm_rvld_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_dsc_reg/\cr_ctxt_fen_info_nn1_reg[bsel][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dscf_imm_vld_111_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_dsc_reg/\tm_dsc_sts_nn1_reg[tm_sts][qid][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_dsc_reg/DSC_IRQ_FIFO/\Head_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_dsc_reg/\ind_cp_nn1_reg[data][4][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_imm_misc_110_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_dsc_reg/DSC_IRQ_FIFO/\Head_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dscf_imm_vld_111_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_imm_misc_110_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fab_wb_fifo[1].FAB_WB_FIFO /i_4/\RAM_INST[0].u_ram/rdt0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fab_wb_fifo[0].FAB_WB_FIFO /i_4/\RAM_INST[0].u_ram/rdt0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_adr_offset_110_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_adr_offset_110_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_adr_offset_110_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_adr_offset_110_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_byte_len_112_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_111_reg[adr][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_112_reg[adr][0] )
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "u_cache/u_mdma_fifo_ll/u_nptr_ram/sram_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/u_mdma_fifo_ll/deq_var_desc_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\ll_flag_write_err_on_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/u_deq_skid_vfifo_lut/\fifo_lut_1/sram_wadr_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/u_deq_skid_vfifo_lut/\fifo_lut_1/RAM_INST[0].u_ram/sram_reg[157] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\err_dsc_cmp_reg[at][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\err_dsc_cmp_reg[misc][desc_chain] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_cache/u_deq_skid_vfifo_lut/\fifo_lut_1/no_dnf_in_rdy.in_rdy_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/u_mdma_fifo_ll/\enq_data_reg[rsvd][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/desc_req_arb_chnl_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/port_id_byp_in_mismatch_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\desc_rsp_pre_reg[0][chain_head] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/\desc_rsp_pre_reg[1][chain_head] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/u_mdma_fifo_ll/\pipe_deq_req_info_reg[0][var_desc] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/u_mdma_fifo_ll/\pipe_deq_req_info_reg[1][var_desc] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cache/u_mdma_fifo_ll/\pipe_deq_req_info_reg[1][var_desc] )
INFO: [Synth 8-6904] The RAM "u_ctxt_mgr/lock_rcnt_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_ctxt_mgr/lock_ccnt_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_ctxt_mgr/lock_ccnt_shadow_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_ctxt_mgr/lock_rcnt_shadow_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'ctxt_cp_reg[data][6][31:0]' into 'ctxt_cp_reg[data][7][31:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:75613]
INFO: [Synth 8-4471] merging register 'ctxt_cp_reg[data][5][31:0]' into 'ctxt_cp_reg[data][7][31:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:75613]
INFO: [Synth 8-4471] merging register 'ctxt_cp_reg[data][4][31:0]' into 'ctxt_cp_reg[data][7][31:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:75613]
INFO: [Synth 8-4471] merging register 'ctxt_cp_reg[data][3][31:0]' into 'ctxt_cp_reg[data][7][31:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:75613]
INFO: [Synth 8-4471] merging register 'ctxt_cp_reg[data][2][31:0]' into 'ctxt_cp_reg[data][7][31:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:75613]
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[63] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[62] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[61] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[60] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[59] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[58] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[57] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[56] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[55] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[54] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[53] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[52] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[51] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[50] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[49] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[48] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[47] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port pfch_ctxt_ram\.wdat[46] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][120] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][119] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][118] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][117] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][116] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][115] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][114] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][113] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][112] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][111] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][110] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][109] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][108] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][107] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][106] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][105] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][104] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][103] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][102] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][101] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][100] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][99] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][98] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][97] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][96] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][95] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][94] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][93] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][92] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][91] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][90] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][89] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][88] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][87] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][86] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][85] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][84] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][83] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][82] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][81] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][80] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][79] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][78] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][77] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][76] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][75] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][74] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][73] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][72] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][71] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][70] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][69] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][68] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][67] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][66] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][65] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][64] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][63] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][62] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][61] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][60] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][59] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][58] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][57] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][56] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][55] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][54] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][53] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][52] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][51] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][50] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][49] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][48] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][47] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][46] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][45] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][44] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][43] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][42] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][41] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][40] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_3_dma5_mdma_c2h_pfch_crdt has port c2h_pfch_crdt_debug[rsvd][39] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM lock_ccnt_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_ctxt_mgr/lock_ccnt_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM lock_rcnt_shadow_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_ctxt_mgr/lock_rcnt_shadow_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM lock_ccnt_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lock_rcnt_shadow_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ctxt_mgr/srch_req_port_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smpl_byp_tag_rsp_dat_reg[rsv] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc_req_cache_reg[rsvd][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_rsp_st_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (u_cam_rslt/REG_OUTPUT.out_data_reg[0][3]) is unused and will be removed from module qdma_v5_0_3_dma5_mdma_pfch_ctxt_mgr.
WARNING: [Synth 8-3332] Sequential element (u_cam_rslt/REG_OUTPUT.out_data_reg[0][2]) is unused and will be removed from module qdma_v5_0_3_dma5_mdma_pfch_ctxt_mgr.
WARNING: [Synth 8-3332] Sequential element (u_cam_rslt/REG_OUTPUT.out_data_reg[0][1]) is unused and will be removed from module qdma_v5_0_3_dma5_mdma_pfch_ctxt_mgr.
WARNING: [Synth 8-3332] Sequential element (u_cam_rslt/REG_OUTPUT.out_data_reg[0][0]) is unused and will be removed from module qdma_v5_0_3_dma5_mdma_pfch_ctxt_mgr.
WARNING: [Synth 8-3332] Sequential element (u_cam_rslt/RAM_INST[0].u_ram/rdt0_reg[4]) is unused and will be removed from module qdma_v5_0_3_dma5_mdma_pfch_ctxt_mgr.
WARNING: [Synth 8-3332] Sequential element (u_cam_rslt/RAM_INST[0].u_ram/rdt0_reg[3]) is unused and will be removed from module qdma_v5_0_3_dma5_mdma_pfch_ctxt_mgr.
WARNING: [Synth 8-3332] Sequential element (u_cam_rslt/RAM_INST[0].u_ram/rdt0_reg[2]) is unused and will be removed from module qdma_v5_0_3_dma5_mdma_pfch_ctxt_mgr.
WARNING: [Synth 8-3332] Sequential element (u_cam_rslt/RAM_INST[0].u_ram/rdt0_reg[1]) is unused and will be removed from module qdma_v5_0_3_dma5_mdma_pfch_ctxt_mgr.
WARNING: [Synth 8-3332] Sequential element (u_cam_rslt/RAM_INST[0].u_ram/rdt0_reg[0]) is unused and will be removed from module qdma_v5_0_3_dma5_mdma_pfch_ctxt_mgr.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][112]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][111]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][110]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][109]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][108]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][107]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][106]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][105]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][104]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][103]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][102]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][101]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][100]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][99]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][98]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][97]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][96]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][95]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][94]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][93]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][92]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][91]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][90]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][89]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][88]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][87]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][86]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][85]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][84]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][83]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][82]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][81]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][80]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][79]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][78]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][77]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][76]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][75]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][74]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][73]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][72]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][71]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][70]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][69]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][68]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][67]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][66]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][65]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][64]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][63]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][62]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][61]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][60]) is unused and will be removed from module qdma_v5_0_3_dma5_fifo_lut__parameterized16.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "payload_fifo_max_beat_bytes" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "mdma_c2h_int_inst/mdma_c2h_int_coal_inst/reg_glbl_host_id_shadow_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mdma_c2h_int_inst/mdma_c2h_int_coal_inst/func_ctxt_ram_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "nxt_reg_water_mark_ram_ren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_byp_tag_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_cfg_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_cfg_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_err_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_fatal_err_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_int_timer_tick_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_cnt_csr_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_dbg_pfch_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_wrb_coal_max_buf_sz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_first_err_qid_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_timer_cnt_ram_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_timer_cnt_ram_ren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_dbg_pfch_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_dbg_pfch_ren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_water_mark_ram_ren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_byp_tag_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_cfg_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_cfg_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_err_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_fatal_err_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_int_timer_tick_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_cnt_csr_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_dbg_pfch_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_wrb_coal_max_buf_sz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_first_err_qid_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_timer_cnt_ram_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_timer_cnt_ram_ren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_dbg_pfch_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_dbg_pfch_ren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "mdma_c2h_reg_inst/int_cnt_csr_reg_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_c2h__GCB1/mdma_c2h_int_inst/mdma_c2h_int_coal_inst/reg_glbl_host_id_shadow_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_c2h__GCB1/mdma_c2h_int_inst/mdma_c2h_int_coal_inst/func_ctxt_ram_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'wr_ctrl_reg[offset][2:0]' into 'wr_ctrl_reg[offset][2:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:95547]
INFO: [Synth 8-4471] merging register 'wr_ctrl_reg[len64][3:0]' into 'wr_ctrl_reg[len64][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:95547]
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_wrb_coal/reg_glbl_host_id_shadow_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_3_dma5_mdma_wrb_coal/reg_glbl_host_id_shadow_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7067] Removed DRAM instance req_fifo/i_2/RAM_INST[0].u_ram/sram_reg_0_15_42_48 from module qdma_v5_0_3_dma5_fifo_lut__parameterized46 due to constant propagation
INFO: [Synth 8-4471] merging register 'mdma_fatal_err_handling_inst/trq_d1_reg[wr]' into 'mdma_err_handling_inst/trq_d1_reg[wr]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:88449]
INFO: [Synth 8-4471] merging register 'mdma_fatal_err_handling_inst/trq_d1_reg[rd]' into 'mdma_err_handling_inst/trq_d1_reg[rd]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:88449]
INFO: [Synth 8-4471] merging register 'mdma_fatal_err_handling_inst/trq_d1_reg[dat][31:0]' into 'mdma_err_handling_inst/trq_d1_reg[dat][31:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:88449]
INFO: [Synth 8-4471] merging register 'mdma_fatal_err_handling_inst/csr_hit_d1_reg' into 'mdma_err_handling_inst/csr_hit_d1_reg' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:88450]
INFO: [Synth 8-6904] The RAM "\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr/lock_rcnt_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr/lock_ccnt_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr/lock_ccnt_shadow_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr/lock_rcnt_shadow_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM lock_ccnt_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr/lock_ccnt_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM lock_rcnt_shadow_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr/lock_rcnt_shadow_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM lock_ccnt_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM lock_rcnt_shadow_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "reg_glbl_intr_cfg_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_glbl_bdg_host_id_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_glbl_host_id_wen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_glbl_intr_cfg_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_glbl_bdg_host_id_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_glbl_host_id_wen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "u_mdma_glbl_reg/misc_host_profile_mem_reg[0][smid]" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_glbl_reg/misc_host_profile_mem_reg[0][rsv]" of size (depth=16 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/ctxt_cmd_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[7].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[6].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[5].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[4].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[3].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[2].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[1].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[0].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/ctxt_cmd_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[7].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[6].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[5].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[4].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[3].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[2].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[1].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[0].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'tlplen_ff_reg' and it is trimmed from '11' to '10' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:19278]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_axi_litex_wstrb_ff_reg' and it is trimmed from '32' to '4' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:12407]
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'pers_id_reg[4:0]' into 'pers_map_rd_data_reg[4:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:14260]
INFO: [Synth 8-5544] ROM "cplLenMid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addrmask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "tx_msg_update" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_update" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "global_intr_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "global_intr_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "port_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "port_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_err_uncor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_err_uncor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_hdr_l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_hdr_l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_hdr_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_hdr_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_msg_overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_msg_overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_int_vector" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_func_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RP_bridge_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msi_31_0_decode_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msi_63_32_decode_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_routing" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_routing" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_data_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_data_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_msg_dw_pop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_msg_dw_pop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_update" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_update" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "global_intr_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "global_intr_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "port_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "port_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_err_uncor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_err_uncor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_hdr_l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_hdr_l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_hdr_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_hdr_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_msg_overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_msg_overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_int_vector" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_func_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RP_bridge_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msi_31_0_decode_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msi_63_32_decode_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_routing" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_routing" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_data_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_data_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_msg_dw_pop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_msg_dw_pop" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'aln_idx_reg' and it is trimmed from '7' to '6' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:106235]
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "stg2_aln/stg2_tag_ram/sram_reg"
INFO: [Synth 8-4471] merging register 'aln_pipe_whdr_rd_aln_reg[0][5:0]' into 'gen_fifo_in[0].pipe_wr_hdr_rd_aln_reg[0][5:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:109589]
INFO: [Synth 8-4471] merging register 'aln_pipe_whdr_rd_aln_reg[1][5:0]' into 'gen_fifo_in[0].pipe_wr_hdr_rd_aln_reg[1][5:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:109589]
INFO: [Synth 8-4471] merging register 'aln_pipe_whdr_rd_aoff_reg[0][16:0]' into 'gen_fifo_in[0].pipe_wr_hdr_rd_aoff_reg[0][16:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:109590]
INFO: [Synth 8-4471] merging register 'aln_pipe_whdr_rd_aoff_reg[1][16:0]' into 'gen_fifo_in[0].pipe_wr_hdr_rd_aoff_reg[1][16:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:109590]
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'gen_alloc_fifo[0].alloc_req_vld_reg[0:0]' into 'req_tlp_pop_vld_reg' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:112365]
INFO: [Synth 8-4471] merging register 'rrq_data_pop_vch_p1_reg[1][3:0]' into 'rrq_data_pop_vch_p1_reg[0][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:108921]
INFO: [Synth 8-4471] merging register 'rrq_data_pop_vch_p2_reg[1][3:0]' into 'rrq_data_pop_vch_p2_reg[0][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:108922]
INFO: [Synth 8-4471] merging register 'rrq_data_vch_reg[1][3:0]' into 'rrq_data_vch_reg[0][3:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:108923]
WARNING: [Synth 8-7257] Removed RAM (gen_wr_a.gen_word_narrow.mem_reg) due to inactive write enable.
WARNING: [Synth 8-7257] Removed RAM (gen_wr_a.gen_word_narrow.mem_reg) due to inactive write enable.
WARNING: [Synth 8-7257] Removed RAM (gen_wr_a.gen_word_narrow.mem_reg) due to inactive write enable.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "qdma_msix_soft_i/\soft_msix_intfc_i/msix_table_intfc_i /\pba_ram_i/xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5544] ROM "msix_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msix_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "\qdma_msix_soft_i/soft_msix_intfc_i/msix_table_intfc_i /\pba_ram_i/xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "\ram_top/TAG_RAM_EVEN/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "\ram_top/TAG_RAM_ODD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
WARNING: [Synth 8-5790] Small sized RAM "\ram_top/WRB_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\ram_top/WRB_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"'.
WARNING: [Synth 8-5790] Small sized RAM "\ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"'.
WARNING: [Synth 8-5790] Small sized RAM "\ram_top/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\ram_top/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"'.
WARNING: [Synth 8-5790] Small sized RAM "\ram_top/WRB_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\ram_top/WRB_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-4471] merging register 'tar_num_reg[2:0]' into 'tar_num_reg[2:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:1983]
INFO: [Synth 8-4471] merging register 'tar_num_reg[2:0]' into 'tar_num_reg[2:0]' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/hdl/qdma_v5_0_vlsyn_rfs.sv:1983]
INFO: [Synth 8-5544] ROM "no_alf_cap.u_axi4l_mux/fn_3_bin2onehot" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "no_alf_cap.u_axi4l_mux/fn_3_bin2onehot" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:11 ; elapsed = 00:04:16 . Memory (MB): peak = 6879.410 ; gain = 3340.758 ; free physical = 69197 ; free virtual = 103028
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "\ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "\ram_top/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "\ram_top/WRB_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                                                                                                        | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+-------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|\ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 303              |   | R | 1 K x 303              | W |   | Port A and B     | 5       | 1x1          | 0                        | 0           | 
|\ram_top/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 172              |   | R | 1 K x 172              | W |   | Port A and B     | 3       | 1x1          | 0                        | 0           | 
|\ram_top/WRB_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 200              |   | R | 1 K x 200              | W |   | Port A and B     | 3       | 1x1          | 0                        | 0           | 
+-------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultra RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectively indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining. 

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                                              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|u_cache/u_mdma_fifo_ll                                                                                                                                   | u_nptr_ram/sram_reg              | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|xpm_memory_base__parameterized4:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 64 x 52(READ_FIRST)    | W |   | 64 x 52(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|stg2_aln                                                                                                                                                 | stg2_tag_ram/sram_reg            | 256 x 7(WRITE_FIRST)   |   | R | 256 x 7(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|init0_wr_buf_inst                                                                                                                                        | u_pld_0_data_ram/sram_reg        | 64 x 289(READ_FIRST)   | W |   | 64 x 289(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      |                 | 
|init0_wr_buf_inst                                                                                                                                        | u_pld_1_data_ram/sram_reg        | 64 x 289(READ_FIRST)   | W |   | 64 x 289(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      |                 | 
|\u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_pend_fifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 24(READ_FIRST)   | W |   | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_data_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | 512 x 517(READ_FIRST)  | W |   | 512 x 517(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|\u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_pld_vfifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 537(READ_FIRST)  | W |   | 512 x 537(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|\u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_meta_vfifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 512 x 129(READ_FIRST)  | W |   | 512 x 129(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|\ram_top/TAG_RAM_EVEN/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | 128 x 16(WRITE_FIRST)  |   | R | 128 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|\ram_top/TAG_RAM_ODD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg | 128 x 16(WRITE_FIRST)  |   | R | 128 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|\ram_top/FUNC_MAP_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\ram_top/H2C_PCIE_DSC_CPLI_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                   | gen_wr_a.gen_word_narrow.mem_reg | 512 x 121(READ_FIRST)  | W |   | 512 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|\ram_top/H2C_PCIE_DSC_CPLD_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                   | gen_wr_a.gen_word_narrow.mem_reg | 512 x 512(READ_FIRST)  | W |   | 512 x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|\ram_top/H2C_ST_PLD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg | 512 x 576(READ_FIRST)  | W |   | 512 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|\ram_top/C2H_ST_PLD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg | 512 x 576(READ_FIRST)  | W |   | 512 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|xpm_memory_base__parameterized15:                                                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|xpm_memory_base__parameterized15:                                                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|\ram_top/QID_FIFO_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | 512 x 56(READ_FIRST)   | W |   | 512 x 56(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\ram_top/INT_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg | 256 x 114(READ_FIRST)  | W |   | 256 x 114(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|\ram_top/DESC_REQ_FIFO_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\ram_top/PFCH_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                      | gen_wr_a.gen_word_narrow.mem_reg | 512 x 46(READ_FIRST)   | W |   | 512 x 46(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\ram_top/CHAIN_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg | 128 x 172(READ_FIRST)  | W |   | 128 x 172(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      |                 | 
|\ram_top/c2h_timer_ram_inst_0/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\ram_top/c2h_timer_ram_inst_1/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\ram_top/c2h_timer_ram_inst_2/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\ram_top/c2h_timer_ram_inst_3/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\ram_top/PEND_FIFO_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                      | gen_wr_a.gen_word_narrow.mem_reg | 256 x 131(READ_FIRST)  | W |   | 256 x 131(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|xpm_memory_base__parameterized26:                                                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized26:                                                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                    | RTL Object                                                                                                   | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|qdma_v5_0_3_dma5_dsc_eng__GB0                                                                                                                                                                                  | chn_dsc_out_fifo[0].DSC_OUT_FIFO/RAM_INST[0].u_ram/sram_reg                                                  | User Attribute | 16 x 622             | RAM32M16 x 45  | 
|qdma_v5_0_3_dma5_dsc_eng__GB0                                                                                                                                                                                  | chn_dsc_out_fifo[1].DSC_OUT_FIFO/RAM_INST[0].u_ram/sram_reg                                                  | User Attribute | 16 x 622             | RAM32M16 x 45  | 
|RRQ_META                                                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 124             | RAM32M16 x 9   | 
|RRQ_HEADER                                                                                                                                                                                                     | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 109             | RAM32M16 x 8   | 
|RCP_EVT                                                                                                                                                                                                        | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 32 x 37              | RAM32M16 x 3   | 
|dma_dsc_reg/DSC_IRQ_FIFO                                                                                                                                                                                       | MemArray_reg                                                                                                 | User Attribute | 32 x 84              | RAM32M16 x 6   | 
|\fab_wb_fifo[1].FAB_WB_FIFO                                                                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 39               | RAM32M16 x 3   | 
|\fab_wb_fifo[0].FAB_WB_FIFO                                                                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 39               | RAM32M16 x 3   | 
|qdma_v5_0_3_dma5_dsc_eng__GB2                                                                                                                                                                                  | chn_qid_evt_arb[1].qid_evt_arb/arb_req_ram_reg                                                               | User Attribute | 16 x 32              | RAM16X1S x 32  | 
|qdma_v5_0_3_dma5_dsc_eng__GB2                                                                                                                                                                                  | chn_qid_evt_arb[0].qid_evt_arb/arb_req_ram_reg                                                               | User Attribute | 16 x 32              | RAM16X1S x 32  | 
|inst/rtl_wrapper_inst/\multq_h2c_st_en.mdma_h2c_insti_8 /mdma_pkt_rd_core_inst                                                                                                                                 | u_dsci_fifo/RAM_INST[0].u_ram/sram_reg                                                                       | User Attribute | 2 x 222              | RAM32M16 x 16  | 
|inst/rtl_wrapper_inst/\multq_h2c_st_en.mdma_h2c_insti_8 /mdma_pkt_rd_core_inst                                                                                                                                 | u_hdr_fifo/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 16 x 107             | RAM32M16 x 8   | 
|inst/rtl_wrapper_inst/\multq_h2c_st_en.mdma_h2c_insti_8 /mdma_pkt_rd_core_inst                                                                                                                                 | u_mdat_fifo/RAM_INST[0].u_ram/sram_reg                                                                       | User Attribute | 16 x 121             | RAM32M16 x 9   | 
|inst/rtl_wrapper_inst/\multq_h2c_st_en.mdma_h2c_insti_8 /mdma_pkt_rd_core_inst                                                                                                                                 | u_rcp_fifo/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 16 x 665             | RAM32M16 x 48  | 
|inst/rtl_wrapper_inst/\multq_h2c_st_en.mdma_h2c_insti_8 /mdma_pkt_rd_core_inst                                                                                                                                 | u_wrb_fifo/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 4 x 79               | RAM32M16 x 6   | 
|inst/rtl_wrapper_inst/\multq_h2c_st_en.mdma_h2c_insti_8 /mdma_pkt_rd_core_inst                                                                                                                                 | reg_glbl_host_id_shadow_reg                                                                                  | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|u_ctxt_mgr                                                                                                                                                                                                     | u_cache/u_fl_vec/u_free_vec/RAM_INST[0].u_ram/sram_reg                                                       | User Attribute | 4 x 4                | RAM32M16 x 1   | 
|u_ctxt_mgr                                                                                                                                                                                                     | u_cache/u_fl_vec/u_ram/sram_reg                                                                              | User Attribute | 2 x 8                | RAM32M16 x 1   | 
|u_ctxt_mgr                                                                                                                                                                                                     | lock_rcnt_reg                                                                                                | Implied        | 16 x 5               | RAM32M16 x 1   | 
|u_ctxt_mgr                                                                                                                                                                                                     | lock_ccnt_reg                                                                                                | Implied        | 16 x 5               | RAM32M16 x 1   | 
|u_ctxt_mgr                                                                                                                                                                                                     | lock_ccnt_shadow_reg                                                                                         | Implied        | 16 x 5               | RAM32M16 x 1   | 
|u_ctxt_mgr                                                                                                                                                                                                     | u_cache_data/sram_reg                                                                                        | User Attribute | 16 x 46              | RAM32M16 x 4   | 
|u_ctxt_mgr                                                                                                                                                                                                     | lock_rcnt_shadow_reg                                                                                         | Implied        | 16 x 5               | RAM32M16 x 1   | 
|u_c2hst_sts                                                                                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 91              | RAM32M16 x 7   | 
|tm_sts_out_fifo                                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 73               | RAM32M16 x 6   | 
|u_desc_req_lat                                                                                                                                                                                                 | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 32 x 114             | RAM32M16 x 9   | 
|u_desc_fifo                                                                                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 62              | RAM32M16 x 5   | 
|u_desc_cnt_fifo                                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 9               | RAM32M16 x 1   | 
|u_dsc_crdt_fifo                                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 8 x 66               | RAM32M16 x 5   | 
|evt_cmp_fifo                                                                                                                                                                                                   | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 19               | RAM32M16 x 2   | 
|ctxt_mgr_evt_fifo                                                                                                                                                                                              | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 13              | RAM32M16 x 1   | 
|qdma_v5_0_3_dma5_mdma_c2h_pfch__GB0                                                                                                                                                                            | u_mdma_desc_reqid_vfifo/bram_enable_gen.vfifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg | User Attribute | 4 x 64               | RAM32M16 x 5   | 
|u_cache/u_dsc_cmp_fifo_lut                                                                                                                                                                                     | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 8 x 401              | RAM32M16 x 29  | 
|u_cache/u_mdma_fifo_ll/u_fl_vec                                                                                                                                                                                | u_free_vec/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|u_cache/u_mdma_fifo_ll/u_fl_vec                                                                                                                                                                                | u_ram/sram_reg                                                                                               | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|u_cache/u_mdma_fifo_ll                                                                                                                                                                                         | tptr_reg                                                                                                     | User Attribute | 16 x 10              | RAM32M16 x 1   | 
|u_cache/u_mdma_fifo_ll                                                                                                                                                                                         | hptr_reg                                                                                                     | User Attribute | 16 x 10              | RAM32M16 x 2   | 
|u_cache/u_deq_lat_fifo_lut                                                                                                                                                                                     | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 31               | RAM32M16 x 3   | 
|u_cache/u_deq_skid_vfifo_lut                                                                                                                                                                                   | fifo_lut_0/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 32 x 159             | RAM32M16 x 12  | 
|u_cache/u_lru                                                                                                                                                                                                  | u_qid_ram/sram_reg                                                                                           | User Attribute | 16 x 12              | RAM32M16 x 1   | 
|u_cache                                                                                                                                                                                                        | u_err_ctxt_ram/sram_reg                                                                                      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|desc_req_fifo                                                                                                                                                                                                  | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 2 x 35               | RAM32M16 x 3   | 
|desc_rsp_vfifo_lut                                                                                                                                                                                             | fifo_lut_0/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 4 x 159              | RAM32M16 x 12  | 
|arb_fifo                                                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 216              | RAM32M16 x 16  | 
|qid_vfifo                                                                                                                                                                                                      | bram_enable_gen.vfifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg                         | User Attribute | 4 x 56               | RAM32M16 x 4   | 
|wr_hdr_vfifo_lut                                                                                                                                                                                               | fifo_lut_0/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 4 x 116              | RAM32M16 x 9   | 
|wcp_vfifo_lut                                                                                                                                                                                                  | fifo_lut_0/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 64 x 6               | RAM64M8 x 1    | 
|pld_st_vfifo_lut                                                                                                                                                                                               | fifo_lut_0/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 64 x 68              | RAM64M8 x 10   | 
|desc_cnt_vfifo_lut                                                                                                                                                                                             | fifo_lut_0/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 32 x 6               | RAM32M16 x 1   | 
|qdma_v5_0_3_dma5_mdma_c2h_dma_wr_engine                                                                                                                                                                        | reg_glbl_host_id_shadow_reg[0][vch_c2h_payload]                                                              | Implied        | 16 x 1               | RAM16X1D x 1   | 
|req_fifo                                                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 49              | RAM32M16 x 4   | 
|hdr_fifo                                                                                                                                                                                                       | ram_reg                                                                                                      | User Attribute | 16 x 114             | RAM32M16 x 9   | 
|pld_fifo                                                                                                                                                                                                       | ram_reg                                                                                                      | User Attribute | 16 x 512             | RAM32M16 x 37  | 
|tag_fifo                                                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 15              | RAM32M16 x 2   | 
|qdma_v5_0_3_dma5_mdma_wrb_coal                                                                                                                                                                                 | reg_glbl_host_id_shadow_reg                                                                                  | Implied        | 16 x 1               | RAM16X1D x 1   | 
|qdma_v5_0_3_dma5_mdma_wrb_coal                                                                                                                                                                                 | WRB_COAL_CTRL_RAM/the_bram_reg                                                                               | User Attribute | 16 x 130             | RAM32M16 x 10  | 
|qdma_v5_0_3_dma5_mdma_c2h__GCB1                                                                                                                                                                                | mdma_c2h_int_inst/wrb_int_fifo/RAM_INST[0].u_ram/sram_reg                                                    | User Attribute | 4 x 84               | RAM32M16 x 6   | 
|qdma_v5_0_3_dma5_mdma_c2h__GCB1                                                                                                                                                                                | mdma_c2h_int_inst/h2c_int_fifo/RAM_INST[0].u_ram/sram_reg                                                    | User Attribute | 4 x 84               | RAM32M16 x 6   | 
|qdma_v5_0_3_dma5_mdma_c2h__GCB1                                                                                                                                                                                | mdma_c2h_int_inst/dyn_int_fifo/RAM_INST[0].u_ram/sram_reg                                                    | User Attribute | 4 x 29               | RAM32M16 x 3   | 
|qdma_v5_0_3_dma5_mdma_c2h__GCB1                                                                                                                                                                                | mdma_c2h_int_inst/mdma_c2h_int_coal_inst/reg_glbl_host_id_shadow_reg                                         | Implied        | 16 x 1               | RAM16X1D x 1   | 
|qdma_v5_0_3_dma5_mdma_c2h__GCB1                                                                                                                                                                                | mdma_c2h_int_inst/mdma_c2h_int_coal_inst/func_ctxt_ram_reg                                                   | Implied        | 256 x 12             | RAM64M8 x 8    | 
|mdma_c2h_reg_inst                                                                                                                                                                                              | int_cnt_csr_reg_reg                                                                                          | Implied        | 16 x 16              | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | c2h_timer_fifo_bram[0].timer_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg             | User Attribute | 4 x 24               | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | c2h_timer_fifo_bram[1].timer_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg             | User Attribute | 4 x 24               | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | c2h_timer_fifo_bram[2].timer_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg             | User Attribute | 4 x 24               | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | c2h_timer_fifo_bram[3].timer_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg             | User Attribute | 4 x 24               | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | wrap_fifo[0].wrap_fifo/RAM_INST[0].u_ram/sram_reg                                                            | User Attribute | 2 x 24               | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | wrap_fifo[1].wrap_fifo/RAM_INST[0].u_ram/sram_reg                                                            | User Attribute | 2 x 24               | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | wrap_fifo[2].wrap_fifo/RAM_INST[0].u_ram/sram_reg                                                            | User Attribute | 2 x 24               | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | wrap_fifo[3].wrap_fifo/RAM_INST[0].u_ram/sram_reg                                                            | User Attribute | 2 x 24               | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | wrb_exp_fifo/RAM_INST[0].u_ram/sram_reg                                                                      | User Attribute | 16 x 16              | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | dsc_exp_fifo/RAM_INST[0].u_ram/sram_reg                                                                      | User Attribute | 16 x 16              | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | timer_cnt_ram_reg                                                                                            | Implied        | 16 x 16              | RAM32M16 x 2   | 
|\multq_st_en.u_mdma_c2h_wrb /u_in_lat_fifo                                                                                                                                                                     | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 563             | RAM32M16 x 41  | 
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr                                                                                                                                                                        | u_cache/u_fl_vec/u_free_vec/RAM_INST[0].u_ram/sram_reg                                                       | User Attribute | 4 x 4                | RAM32M16 x 1   | 
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr                                                                                                                                                                        | u_cache/u_fl_vec/u_ram/sram_reg                                                                              | User Attribute | 2 x 8                | RAM32M16 x 1   | 
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr                                                                                                                                                                        | lock_rcnt_reg                                                                                                | Implied        | 16 x 4               | RAM32M16 x 1   | 
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr                                                                                                                                                                        | lock_ccnt_reg                                                                                                | Implied        | 16 x 4               | RAM32M16 x 1   | 
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr                                                                                                                                                                        | lock_ccnt_shadow_reg                                                                                         | Implied        | 16 x 4               | RAM32M16 x 1   | 
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr                                                                                                                                                                        | u_cache_data/sram_reg                                                                                        | User Attribute | 16 x 200             | RAM32M16 x 15  | 
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr                                                                                                                                                                        | lock_rcnt_shadow_reg                                                                                         | Implied        | 16 x 4               | RAM32M16 x 1   | 
|\multq_st_en.u_mdma_c2h_wrb /u_evt_fifo                                                                                                                                                                        | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 14              | RAM32M16 x 1   | 
|\multq_st_en.u_mdma_c2h_wrb /u_wrb_ofifo                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 725             | RAM32M16 x 52  | 
|\multq_st_en.u_mdma_c2h_wrb /u_int_fifo                                                                                                                                                                        | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 86              | RAM32M16 x 7   | 
|\multq_st_en.u_mdma_c2h_wrb /u_tmr_fifo                                                                                                                                                                        | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 21              | RAM32M16 x 2   | 
|\multq_st_en.u_mdma_c2h_wrb /u_mrkr_fifo                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 93              | RAM32M16 x 7   | 
|\multq_st_en.u_mdma_c2h_wrb /u_rdyn_fifo                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 33               | RAM32M16 x 3   | 
|\multq_st_en.u_mdma_c2h_wrb                                                                                                                                                                                    | shd_qsz_reg                                                                                                  | User Attribute | 16 x 16              | RAM32M16 x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][int_msg_awsteering]                                                               | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][int_msg_awcache]                                                                  | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][int_msg_awprot]                                                                   | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][dsc_awsteering]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][dsc_awcache]                                                                      | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][dsc_awprot]                                                                       | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][h2c_mm_awsteering]                                                                | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][h2c_mm_awcache]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][h2c_mm_awprot]                                                                    | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][rsv]                                                                              | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][c2h_payload_awsteering]                                                           | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][c2h_payload_awcache]                                                              | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][c2h_payload_awprot]                                                               | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][cmpt_awsteering]                                                                  | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][cmpt_awcache]                                                                     | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][cmpt_awprot]                                                                      | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][int_aggr_awsteering]                                                              | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][int_aggr_awcache]                                                                 | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][int_aggr_awprot]                                                                  | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | misc_host_profile_mem_reg[0][smid]                                                                           | Implied        | 16 x 10              | RAM32M16 x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | misc_host_profile_mem_reg[0][rsv]                                                                            | Implied        | 16 x 22              | RAM32M16 x 4   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][c2h_mm_arsteering]                                                                | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][c2h_mm_arcache]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][c2h_mm_arprot]                                                                    | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][rsv]                                                                              | User Attribute | 16 x 24              | RAM32M16 x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][dsc_arsteering]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][dsc_arcache]                                                                      | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][dsc_arprot]                                                                       | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][h2c_st_arsteering]                                                                | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][h2c_st_arcache]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][h2c_st_arprot]                                                                    | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][h2c_mm_arsteering]                                                                | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][h2c_mm_arcache]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][h2c_mm_arprot]                                                                    | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | u_ctxt_req_fifo_lut/RAM_INST[0].u_ram/sram_reg                                                               | User Attribute | 8 x 3                | RAM32M16 x 1   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | ctxt_cmd_reg_reg                                                                                             | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[7].ctxt_data_reg_reg                                                                           | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[6].ctxt_data_reg_reg                                                                           | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[5].ctxt_data_reg_reg                                                                           | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[4].ctxt_data_reg_reg                                                                           | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[3].ctxt_data_reg_reg                                                                           | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[2].ctxt_data_reg_reg                                                                           | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[1].ctxt_data_reg_reg                                                                           | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[0].ctxt_data_reg_reg                                                                           | Implied        | 8 x 32               | RAM32M16 x 3   | 
|mdma_wbrq_arb                                                                                                                                                                                                  | Fifowhead.fifoInfo/MemArray_reg                                                                              | User Attribute | 2 x 79               | RAM32M16 x 6   | 
|mdma_dsc_wb_core_inst                                                                                                                                                                                          | mqdma_pending_fifo/fifo_data_reg                                                                             | User Attribute | 32 x 43              | RAM32M16 x 4   | 
|mdma_dsc_wb_core_inst                                                                                                                                                                                          | mqdma_address_fifo/fifo_data_reg                                                                             | User Attribute | 8 x 108              | RAM32M16 x 8   | 
|mdma_dsc_wb_core_inst                                                                                                                                                                                          | mqdma_wbc_pending_fifo/fifo_data_reg                                                                         | User Attribute | 32 x 17              | RAM32M16 x 2   | 
|mdma_dsc_wb_core_inst                                                                                                                                                                                          | mqdma_completion_fifo/fifo_data_reg                                                                          | User Attribute | 8 x 86               | RAM32M16 x 7   | 
|mdma_dsc_irq_arb                                                                                                                                                                                               | Fifowhead.fifoInfo/MemArray_reg                                                                              | User Attribute | 4 x 84               | RAM32M16 x 6   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_awdwlenstq_reg                                                                                         | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | new_m_axi_awsteerq_reg                                                                                       | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | new_m_axi_awaddrq_reg                                                                                        | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_awdwlenq_reg                                                                                           | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_awlastdwbestq_reg                                                                                      | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_awfirstdwbestq_reg                                                                                     | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_bardecq_resp_reg                                                                                       | User Attribute | 32 x 2               | RAM32X1D x 2   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_vfg_offset_reg                                                                                         | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_vfg_reg                                                                                                | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_funcq_reg                                                                                              | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_barq_reg                                                                                               | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | new_m_axi_awsmidq_reg                                                                                        | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | new_m_axi_awprotq_reg                                                                                        | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | new_m_axi_arsteerissueq_reg                                                                                  | User Attribute | 8 x 4                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_ardwlenissueq_reg                                                                                      | User Attribute | 8 x 10               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | new_m_axi_araddrissueq_reg                                                                                   | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_vfg_offset_reg                                                                                         | User Attribute | 8 x 8                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_vfg_reg                                                                                                | User Attribute | 8 x 1                | RAM16X1D x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_funcq_reg                                                                                              | User Attribute | 8 x 8                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_barq_reg                                                                                               | User Attribute | 8 x 3                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | new_m_axi_arsmidissueq_reg                                                                                   | User Attribute | 8 x 10               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | new_m_axi_arprotissueq_reg                                                                                   | User Attribute | 8 x 2                | RAM16X1D x 2   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[0].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[1].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[2].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[3].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[4].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[5].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[6].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[7].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_pers_map_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                           | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 5               | RAM32M16 x 1   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_attr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 256 x 28             | RAM64M8 x 16   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_off_map_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                        | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 256 x 12             | RAM64M8 x 8    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlplbeq_reg                                                                                                | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpfbeq_reg                                                                                                | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlplengthq_reg                                                                                             | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlplengthmsbq_reg                                                                                          | Implied        | 32 x 1               | RAM32X1D x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlptagq_reg                                                                                                | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpstatuscodeq_reg                                                                                         | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpreqidq_reg                                                                                              | User Attribute | 32 x 16              | RAM32M16 x 2   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpfuncq_reg                                                                                               | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlptcq_reg                                                                                                 | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpattrq_reg                                                                                               | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpaddrretlq_reg                                                                                           | User Attribute | 32 x 12              | RAM32M16 x 1   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[0].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[1].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[2].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[3].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[4].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[5].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[6].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[7].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[8].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[9].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[10].u_ram/sram_reg                                                                                   | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[11].u_ram/sram_reg                                                                                   | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[12].u_ram/sram_reg                                                                                   | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[13].u_ram/sram_reg                                                                                   | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[14].u_ram/sram_reg                                                                                   | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[15].u_ram/sram_reg                                                                                   | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst                                                                                                                                                                                            | pcie_msg_en.axi4mm_pcie_msg_block_inst/u_rx_msg/MSG_FIFO/RAM_INST[0].u_ram/sram_reg                          | User Attribute | 32 x 519             | RAM32M16 x 38  | 
|qdma_v5_0_3_dma5_axi4mm_bridge_top__GC0                                                                                                                                                                        | axi_enhanced_cfg_slave_inst/axil_fifo_gen.s_axi_ctrl_w_fifo/fifo_data_reg                                    | User Attribute | 16 x 36              | RAM32M16 x 3   | 
|qdma_v5_0_3_dma5_axi4mm_bridge_top__GC0                                                                                                                                                                        | axi_enhanced_cfg_slave_inst/axil_fifo_gen.s_axi_ctrl_aw_fifo/fifo_data_reg                                   | User Attribute | 16 x 47              | RAM32M16 x 4   | 
|axis_data_fifo                                                                                                                                                                                                 | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 513              | RAM32M16 x 37  | 
|axis_tuser_fifo                                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 61               | RAM32M16 x 5   | 
|hdr_fifo                                                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 26               | RAM32M16 x 2   | 
|hdr_fifo                                                                                                                                                                                                       | RAM_INST[1].u_ram/sram_reg                                                                                   | User Attribute | 4 x 26               | RAM32M16 x 2   | 
|hdr_fifo                                                                                                                                                                                                       | RAM_INST[2].u_ram/sram_reg                                                                                   | User Attribute | 4 x 26               | RAM32M16 x 2   | 
|hdr_fifo                                                                                                                                                                                                       | RAM_INST[3].u_ram/sram_reg                                                                                   | User Attribute | 4 x 26               | RAM32M16 x 2   | 
|u_aln/tlp_info_fifo                                                                                                                                                                                            | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 53               | RAM32M16 x 4   | 
|u_aln                                                                                                                                                                                                          | tag_st_ram_reg[0][err]                                                                                       | User Attribute | 256 x 1              | RAM256X1D x 1  | 
|u_aln                                                                                                                                                                                                          | tag_st_ram_reg[0][tag_used]                                                                                  | User Attribute | 256 x 1              | RAM256X1D x 1  | 
|stg2_aln/in_fifo                                                                                                                                                                                               | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 2 x 661              | RAM32M16 x 48  | 
|qdma_v5_0_3_dma5_pcie_rc_new                                                                                                                                                                                   | rrq_ram_vld_reg                                                                                              | User Attribute | 256 x 1              | RAM256X1D x 1  | 
|qdma_v5_0_3_dma5_pcie_req__GB1                                                                                                                                                                                 | TAG_FIFO_ODD/MemArray_reg                                                                                    | User Attribute | 2 x 9                | RAM32M16 x 1   | 
|dma_pcie_rq/RRQ_TAG_USED_FIFO                                                                                                                                                                                  | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 2 x 62               | RAM32M16 x 5   | 
|dma_pcie_rq/RREQ_FIFO                                                                                                                                                                                          | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 2 x 167              | RAM32M16 x 12  | 
|dma_pcie_rq/WTLP_HDR_FIFO                                                                                                                                                                                      | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 148             | RAM32M16 x 11  | 
|qdma_v5_0_3_dma5_pcie_req__GB1                                                                                                                                                                                 | TAG_FIFO_EVEN/MemArray_reg                                                                                   | User Attribute | 2 x 9                | RAM32M16 x 1   | 
|qdma_v5_0_3_dma5_pcie_req__GB1                                                                                                                                                                                 | dma5_pcie_err_rcp/RCP_ERR_FIFO0/RAM_INST[0].u_ram/sram_reg                                                   | User Attribute | 2 x 42               | RAM32M16 x 3   | 
|qdma_v5_0_3_dma5_pcie_req__GB1                                                                                                                                                                                 | dma5_pcie_err_rcp/RCP_ERR_FIFO1/MemArray_reg                                                                 | User Attribute | 16 x 42              | RAM32M16 x 3   | 
|qdma_v5_0_3_dma5_pcie_req__GB1                                                                                                                                                                                 | axis_data_fifo/RAM_INST[0].u_ram/sram_reg                                                                    | User Attribute | 8 x 615              | RAM32M16 x 44  | 
|qdma_v5_0_3_dma5_pcie_req__GB1                                                                                                                                                                                 | ERR_WCP/MemArray_reg                                                                                         | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[0].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[1].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[2].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[3].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\tlp_init_gen[0].tlp_fifo_inst                                                                                                                                        | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 60              | RAM32M16 x 5   | 
|init0_wr_buf_inst                                                                                                                                                                                              | hdr_fifo_inst/RAM_INST[0].u_ram/sram_reg                                                                     | User Attribute | 32 x 169             | RAM32M16 x 13  | 
|init0_wr_buf_inst                                                                                                                                                                                              | pld_fifo_0_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg                                         | User Attribute | 4 x 289              | RAM32M16 x 21  | 
|init0_wr_buf_inst                                                                                                                                                                                              | pld_fifo_1_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg                                         | User Attribute | 4 x 289              | RAM32M16 x 21  | 
|\u_fab_rd_sched/u_eng                                                                                                                                                                                          | req_fifo_lut_gen[0].req_fifo_inst/RAM_INST[0].u_ram/sram_reg                                                 | User Attribute | 16 x 46              | RAM32M16 x 4   | 
|\u_fab_rd_sched/u_eng                                                                                                                                                                                          | req_fifo_lut_gen[1].req_fifo_inst/RAM_INST[0].u_ram/sram_reg                                                 | User Attribute | 16 x 46              | RAM32M16 x 4   | 
|\u_fab_rd_sched/u_eng                                                                                                                                                                                          | tlp_init_gen[0].tlp_fifo_inst/RAM_INST[0].u_ram/sram_reg                                                     | User Attribute | 16 x 56              | RAM32M16 x 4   | 
|\u_fab_rcp/rob_meta_vfifo/ll_int_gen.vfifo_ll_inst                                                                                                                                                             | u_fl_vec/u_free_vec/RAM_INST[0].u_ram/sram_reg                                                               | User Attribute | 16 x 8               | RAM32M16 x 1   | 
|\u_fab_rcp/rob_meta_vfifo/ll_int_gen.vfifo_ll_inst                                                                                                                                                             | u_fl_vec/u_ram/sram_reg                                                                                      | User Attribute | 16 x 16              | RAM32M16 x 2   | 
|\u_fab_rcp/rob_meta_vfifo/ll_int_gen.vfifo_ll_inst                                                                                                                                                             | nptr_reg                                                                                                     | User Attribute | 256 x 8              | RAM64M8 x 8    | 
|\u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                               | pending_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg                                  | User Attribute | 4 x 24               | RAM32M16 x 2   | 
|\u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                               | rob_pld_vfifo/ll_int_gen.vfifo_ll_inst/u_fl_vec/u_free_vec/RAM_INST[0].u_ram/sram_reg                        | User Attribute | 16 x 8               | RAM32M16 x 1   | 
|\u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                               | rob_pld_vfifo/ll_int_gen.vfifo_ll_inst/u_fl_vec/u_ram/sram_reg                                               | User Attribute | 16 x 16              | RAM32M16 x 2   | 
|\u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                               | rob_pld_vfifo/ll_int_gen.vfifo_ll_inst/nptr_reg                                                              | User Attribute | 256 x 8              | RAM64M8 x 8    | 
|\u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                               | did_rcp_ram_reg                                                                                              | User Attribute | 256 x 9              | RAM256X1S x 9  | 
|\u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                               | did_alloc_ram_reg                                                                                            | User Attribute | 256 x 9              | RAM64M8 x 8    | 
|qdma_v5_0_3_dma5_req_fab_rd                                                                                                                                                                                    | u_fab_rd_sched/gen_init_rrq[0].rrq_hdr_fifo_inst/RAM_INST[0].u_ram/sram_reg                                  | User Attribute | 32 x 124             | RAM32M16 x 9   | 
|qdma_v5_0_3_dma5_req_fab_rd                                                                                                                                                                                    | u_fab_rd_sched/gen_init_rrq[0].rrq_info_fifo_inst/RAM_INST[0].u_ram/sram_reg                                 | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|qdma_v5_0_3_dma5_req_fab_rd                                                                                                                                                                                    | u_fab_rcp/DEQ_FIFO[0].deq_fifo/RAM_INST[0].u_ram/sram_reg                                                    | User Attribute | 16 x 5               | RAM32M16 x 1   | 
|qdma_v5_0_3_dma5_req_fab_rd                                                                                                                                                                                    | u_fab_rcp/DEQ_FIFO[1].deq_fifo/RAM_INST[0].u_ram/sram_reg                                                    | User Attribute | 16 x 5               | RAM32M16 x 1   | 
|\dma_enable.u_sts_mux                                                                                                                                                                                          | u_c2hst_sts/RAM_INST[0].u_ram/sram_reg                                                                       | User Attribute | 4 x 72               | RAM32M16 x 6   | 
|\dma_enable.u_imm_crdt_fifo_lut                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 2 x 60               | RAM32M16 x 5   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][op]                                                                       | User Attribute | 16 x 3               | RAM32M16 x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.crdt_fifo_reg                                                                              | User Attribute | 16 x 11              | RAM32M16 x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][misc][rsvd]                                                               | User Attribute | 16 x 3               | RAM32M16 x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][misc][desc_chain]                                                         | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][misc][virtio]                                                             | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][misc][pfch_tag]                                                           | User Attribute | 16 x 7               | RAM32M16 x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][misc][var_desc]                                                           | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][misc][c2h_pfch]                                                           | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][bsel]                                                                     | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][idx]                                                                      | User Attribute | 16 x 16              | RAM32M16 x 2   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][fence]                                                                    | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.u_aximm_intr                                                                                                                                                                                       | reg_glbl_host_id_shadow_reg                                                                                  | Implied        | 16 x 4               | RAM32M16 x 1   | 
|base/cq_axilt_slv                                                                                                                                                                                              | REQ_FIFO/MemArray_reg                                                                                        | User Attribute | 4 x 33               | RAM32M16 x 3   | 
|base/cq_axilt_slv                                                                                                                                                                                              | DAT_FIFO/MemArray_reg                                                                                        | User Attribute | 4 x 36               | RAM32M16 x 3   | 
|\qdma_msix_soft_i/soft_msix_intfc_i/msix_table_intfc_i /\pba_ram_i/xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                                | gen_wr_a.gen_word_narrow.mem_reg                                                                             | Implied        | 64 x 32              | RAM64M8 x 5    | 
|\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                             | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                             | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[2].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                             | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[3].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                             | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[4].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                             | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[5].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                             | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[6].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                             | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[7].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                             | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 16 x 64              | RAM32M16 x 5   | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:25 ; elapsed = 00:04:31 . Memory (MB): peak = 6879.410 ; gain = 3340.758 ; free physical = 69171 ; free virtual = 103003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:17 ; elapsed = 00:05:25 . Memory (MB): peak = 6879.410 ; gain = 3340.758 ; free physical = 69136 ; free virtual = 102979
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "\ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "\ram_top/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "\ram_top/WRB_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Final Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                                                                                                        | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+-------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|\ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 303              |   | R | 1 K x 303              | W |   | Port A and B     | 5       | 1x1          | 0                        | 0           | 
|\ram_top/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 172              |   | R | 1 K x 172              | W |   | Port A and B     | 3       | 1x1          | 0                        | 0           | 
|\ram_top/WRB_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 200              |   | R | 1 K x 200              | W |   | Port A and B     | 3       | 1x1          | 0                        | 0           | 
+-------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+


Block RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                                              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|u_cache/u_mdma_fifo_ll                                                                                                                                   | u_nptr_ram/sram_reg              | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|xpm_memory_base__parameterized4:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 64 x 52(READ_FIRST)    | W |   | 64 x 52(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|stg2_aln                                                                                                                                                 | stg2_tag_ram/sram_reg            | 256 x 7(WRITE_FIRST)   |   | R | 256 x 7(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|init0_wr_buf_inst                                                                                                                                        | u_pld_0_data_ram/sram_reg        | 64 x 289(READ_FIRST)   | W |   | 64 x 289(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      |                 | 
|init0_wr_buf_inst                                                                                                                                        | u_pld_1_data_ram/sram_reg        | 64 x 289(READ_FIRST)   | W |   | 64 x 289(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      |                 | 
|\u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_pend_fifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 24(READ_FIRST)   | W |   | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_data_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | 512 x 517(READ_FIRST)  | W |   | 512 x 517(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|\u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_pld_vfifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 537(READ_FIRST)  | W |   | 512 x 537(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|\u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_meta_vfifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 512 x 129(READ_FIRST)  | W |   | 512 x 129(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|\ram_top/TAG_RAM_EVEN/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | 128 x 16(WRITE_FIRST)  |   | R | 128 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|\ram_top/TAG_RAM_ODD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg | 128 x 16(WRITE_FIRST)  |   | R | 128 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|\ram_top/FUNC_MAP_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\ram_top/C2H_ST_PLD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg | 512 x 576(READ_FIRST)  | W |   | 512 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|xpm_memory_base__parameterized15:                                                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|xpm_memory_base__parameterized15:                                                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|\ram_top/QID_FIFO_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | 512 x 56(READ_FIRST)   | W |   | 512 x 56(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\ram_top/INT_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg | 256 x 114(READ_FIRST)  | W |   | 256 x 114(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|\ram_top/DESC_REQ_FIFO_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\ram_top/PFCH_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                      | gen_wr_a.gen_word_narrow.mem_reg | 512 x 46(READ_FIRST)   | W |   | 512 x 46(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\ram_top/c2h_timer_ram_inst_0/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\ram_top/c2h_timer_ram_inst_1/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\ram_top/c2h_timer_ram_inst_2/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\ram_top/c2h_timer_ram_inst_3/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized26:                                                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized26:                                                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                    | RTL Object                                                                                                   | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/rtl_wrapper_inst/\multq_h2c_st_en.mdma_h2c_insti_8 /mdma_pkt_rd_core_inst                                                                                                                                 | u_dsci_fifo/RAM_INST[0].u_ram/sram_reg                                                                       | User Attribute | 2 x 222              | RAM32M16 x 16  | 
|inst/rtl_wrapper_inst/\multq_h2c_st_en.mdma_h2c_insti_8 /mdma_pkt_rd_core_inst                                                                                                                                 | u_hdr_fifo/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 16 x 107             | RAM32M16 x 8   | 
|inst/rtl_wrapper_inst/\multq_h2c_st_en.mdma_h2c_insti_8 /mdma_pkt_rd_core_inst                                                                                                                                 | u_mdat_fifo/RAM_INST[0].u_ram/sram_reg                                                                       | User Attribute | 16 x 121             | RAM32M16 x 9   | 
|inst/rtl_wrapper_inst/\multq_h2c_st_en.mdma_h2c_insti_8 /mdma_pkt_rd_core_inst                                                                                                                                 | u_rcp_fifo/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 16 x 665             | RAM32M16 x 48  | 
|inst/rtl_wrapper_inst/\multq_h2c_st_en.mdma_h2c_insti_8 /mdma_pkt_rd_core_inst                                                                                                                                 | u_wrb_fifo/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 4 x 79               | RAM32M16 x 6   | 
|u_ctxt_mgr                                                                                                                                                                                                     | u_cache/u_fl_vec/u_free_vec/RAM_INST[0].u_ram/sram_reg                                                       | User Attribute | 4 x 4                | RAM32M16 x 1   | 
|u_ctxt_mgr                                                                                                                                                                                                     | u_cache/u_fl_vec/u_ram/sram_reg                                                                              | User Attribute | 2 x 8                | RAM32M16 x 1   | 
|u_ctxt_mgr                                                                                                                                                                                                     | lock_rcnt_reg                                                                                                | Implied        | 16 x 5               | RAM32M16 x 1   | 
|u_ctxt_mgr                                                                                                                                                                                                     | lock_ccnt_reg                                                                                                | Implied        | 16 x 5               | RAM32M16 x 1   | 
|u_ctxt_mgr                                                                                                                                                                                                     | lock_ccnt_shadow_reg                                                                                         | Implied        | 16 x 5               | RAM32M16 x 1   | 
|u_ctxt_mgr                                                                                                                                                                                                     | u_cache_data/sram_reg                                                                                        | User Attribute | 16 x 46              | RAM32M16 x 4   | 
|u_ctxt_mgr                                                                                                                                                                                                     | lock_rcnt_shadow_reg                                                                                         | Implied        | 16 x 5               | RAM32M16 x 1   | 
|u_c2hst_sts                                                                                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 91              | RAM32M16 x 7   | 
|tm_sts_out_fifo                                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 73               | RAM32M16 x 6   | 
|u_desc_req_lat                                                                                                                                                                                                 | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 32 x 114             | RAM32M16 x 9   | 
|u_desc_fifo                                                                                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 62              | RAM32M16 x 5   | 
|u_desc_cnt_fifo                                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 9               | RAM32M16 x 1   | 
|u_dsc_crdt_fifo                                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 8 x 66               | RAM32M16 x 5   | 
|evt_cmp_fifo                                                                                                                                                                                                   | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 19               | RAM32M16 x 2   | 
|ctxt_mgr_evt_fifo                                                                                                                                                                                              | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 13              | RAM32M16 x 1   | 
|qdma_v5_0_3_dma5_mdma_c2h_pfch__GB0                                                                                                                                                                            | u_mdma_desc_reqid_vfifo/bram_enable_gen.vfifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg | User Attribute | 4 x 64               | RAM32M16 x 5   | 
|u_cache/u_dsc_cmp_fifo_lut                                                                                                                                                                                     | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 8 x 401              | RAM32M16 x 29  | 
|u_cache/u_mdma_fifo_ll/u_fl_vec                                                                                                                                                                                | u_free_vec/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|u_cache/u_mdma_fifo_ll/u_fl_vec                                                                                                                                                                                | u_ram/sram_reg                                                                                               | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|u_cache/u_mdma_fifo_ll                                                                                                                                                                                         | tptr_reg                                                                                                     | User Attribute | 16 x 10              | RAM32M16 x 1   | 
|u_cache/u_mdma_fifo_ll                                                                                                                                                                                         | hptr_reg                                                                                                     | User Attribute | 16 x 10              | RAM32M16 x 2   | 
|u_cache/u_deq_lat_fifo_lut                                                                                                                                                                                     | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 31               | RAM32M16 x 3   | 
|u_cache/u_deq_skid_vfifo_lut                                                                                                                                                                                   | fifo_lut_0/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 32 x 159             | RAM32M16 x 12  | 
|u_cache/u_lru                                                                                                                                                                                                  | u_qid_ram/sram_reg                                                                                           | User Attribute | 16 x 12              | RAM32M16 x 1   | 
|u_cache                                                                                                                                                                                                        | u_err_ctxt_ram/sram_reg                                                                                      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|desc_req_fifo                                                                                                                                                                                                  | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 2 x 35               | RAM32M16 x 3   | 
|desc_rsp_vfifo_lut                                                                                                                                                                                             | fifo_lut_0/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 4 x 159              | RAM32M16 x 12  | 
|arb_fifo                                                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 216              | RAM32M16 x 16  | 
|qid_vfifo                                                                                                                                                                                                      | bram_enable_gen.vfifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg                         | User Attribute | 4 x 56               | RAM32M16 x 4   | 
|wr_hdr_vfifo_lut                                                                                                                                                                                               | fifo_lut_0/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 4 x 116              | RAM32M16 x 9   | 
|wcp_vfifo_lut                                                                                                                                                                                                  | fifo_lut_0/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 64 x 6               | RAM64M8 x 1    | 
|pld_st_vfifo_lut                                                                                                                                                                                               | fifo_lut_0/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 64 x 68              | RAM64M8 x 10   | 
|desc_cnt_vfifo_lut                                                                                                                                                                                             | fifo_lut_0/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 32 x 6               | RAM32M16 x 1   | 
|req_fifo                                                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 49              | RAM32M16 x 4   | 
|hdr_fifo                                                                                                                                                                                                       | ram_reg                                                                                                      | User Attribute | 16 x 114             | RAM32M16 x 9   | 
|pld_fifo                                                                                                                                                                                                       | ram_reg                                                                                                      | User Attribute | 16 x 512             | RAM32M16 x 37  | 
|tag_fifo                                                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 15              | RAM32M16 x 2   | 
|qdma_v5_0_3_dma5_mdma_wrb_coal                                                                                                                                                                                 | WRB_COAL_CTRL_RAM/the_bram_reg                                                                               | User Attribute | 16 x 130             | RAM32M16 x 10  | 
|qdma_v5_0_3_dma5_mdma_c2h__GCB1                                                                                                                                                                                | mdma_c2h_int_inst/wrb_int_fifo/RAM_INST[0].u_ram/sram_reg                                                    | User Attribute | 4 x 84               | RAM32M16 x 6   | 
|qdma_v5_0_3_dma5_mdma_c2h__GCB1                                                                                                                                                                                | mdma_c2h_int_inst/h2c_int_fifo/RAM_INST[0].u_ram/sram_reg                                                    | User Attribute | 4 x 84               | RAM32M16 x 6   | 
|qdma_v5_0_3_dma5_mdma_c2h__GCB1                                                                                                                                                                                | mdma_c2h_int_inst/dyn_int_fifo/RAM_INST[0].u_ram/sram_reg                                                    | User Attribute | 4 x 29               | RAM32M16 x 3   | 
|qdma_v5_0_3_dma5_mdma_c2h__GCB1                                                                                                                                                                                | mdma_c2h_int_inst/mdma_c2h_int_coal_inst/func_ctxt_ram_reg                                                   | Implied        | 256 x 12             | RAM64M8 x 8    | 
|mdma_c2h_reg_inst                                                                                                                                                                                              | int_cnt_csr_reg_reg                                                                                          | Implied        | 16 x 16              | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | c2h_timer_fifo_bram[0].timer_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg             | User Attribute | 4 x 24               | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | c2h_timer_fifo_bram[1].timer_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg             | User Attribute | 4 x 24               | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | c2h_timer_fifo_bram[2].timer_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg             | User Attribute | 4 x 24               | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | c2h_timer_fifo_bram[3].timer_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg             | User Attribute | 4 x 24               | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | wrap_fifo[0].wrap_fifo/RAM_INST[0].u_ram/sram_reg                                                            | User Attribute | 2 x 24               | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | wrap_fifo[1].wrap_fifo/RAM_INST[0].u_ram/sram_reg                                                            | User Attribute | 2 x 24               | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | wrap_fifo[2].wrap_fifo/RAM_INST[0].u_ram/sram_reg                                                            | User Attribute | 2 x 24               | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | wrap_fifo[3].wrap_fifo/RAM_INST[0].u_ram/sram_reg                                                            | User Attribute | 2 x 24               | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | wrb_exp_fifo/RAM_INST[0].u_ram/sram_reg                                                                      | User Attribute | 16 x 16              | RAM32M16 x 2   | 
|\multq_st_en.mdma_c2h_timer_inst                                                                                                                                                                               | timer_cnt_ram_reg                                                                                            | Implied        | 16 x 16              | RAM32M16 x 2   | 
|\multq_st_en.u_mdma_c2h_wrb /u_in_lat_fifo                                                                                                                                                                     | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 563             | RAM32M16 x 41  | 
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr                                                                                                                                                                        | u_cache/u_fl_vec/u_free_vec/RAM_INST[0].u_ram/sram_reg                                                       | User Attribute | 4 x 4                | RAM32M16 x 1   | 
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr                                                                                                                                                                        | u_cache/u_fl_vec/u_ram/sram_reg                                                                              | User Attribute | 2 x 8                | RAM32M16 x 1   | 
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr                                                                                                                                                                        | lock_rcnt_reg                                                                                                | Implied        | 16 x 4               | RAM32M16 x 1   | 
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr                                                                                                                                                                        | lock_ccnt_reg                                                                                                | Implied        | 16 x 4               | RAM32M16 x 1   | 
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr                                                                                                                                                                        | lock_ccnt_shadow_reg                                                                                         | Implied        | 16 x 4               | RAM32M16 x 1   | 
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr                                                                                                                                                                        | u_cache_data/sram_reg                                                                                        | User Attribute | 16 x 200             | RAM32M16 x 15  | 
|\multq_st_en.u_mdma_c2h_wrb /u_ctxt_mgr                                                                                                                                                                        | lock_rcnt_shadow_reg                                                                                         | Implied        | 16 x 4               | RAM32M16 x 1   | 
|\multq_st_en.u_mdma_c2h_wrb /u_evt_fifo                                                                                                                                                                        | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 14              | RAM32M16 x 1   | 
|\multq_st_en.u_mdma_c2h_wrb /u_wrb_ofifo                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 725             | RAM32M16 x 52  | 
|\multq_st_en.u_mdma_c2h_wrb /u_int_fifo                                                                                                                                                                        | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 86              | RAM32M16 x 7   | 
|\multq_st_en.u_mdma_c2h_wrb /u_tmr_fifo                                                                                                                                                                        | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 21              | RAM32M16 x 2   | 
|\multq_st_en.u_mdma_c2h_wrb /u_mrkr_fifo                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 93              | RAM32M16 x 7   | 
|\multq_st_en.u_mdma_c2h_wrb /u_rdyn_fifo                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 33               | RAM32M16 x 3   | 
|\multq_st_en.u_mdma_c2h_wrb                                                                                                                                                                                    | shd_qsz_reg                                                                                                  | User Attribute | 16 x 16              | RAM32M16 x 2   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_awdwlenstq_reg                                                                                         | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | new_m_axi_awsteerq_reg                                                                                       | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | new_m_axi_awaddrq_reg                                                                                        | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_awdwlenq_reg                                                                                           | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_awlastdwbestq_reg                                                                                      | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_awfirstdwbestq_reg                                                                                     | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_bardecq_resp_reg                                                                                       | User Attribute | 32 x 2               | RAM32X1D x 2   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_vfg_offset_reg                                                                                         | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_vfg_reg                                                                                                | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_funcq_reg                                                                                              | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_barq_reg                                                                                               | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | new_m_axi_awsmidq_reg                                                                                        | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | new_m_axi_awprotq_reg                                                                                        | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | new_m_axi_arsteerissueq_reg                                                                                  | User Attribute | 8 x 4                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_ardwlenissueq_reg                                                                                      | User Attribute | 8 x 10               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | new_m_axi_araddrissueq_reg                                                                                   | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_vfg_offset_reg                                                                                         | User Attribute | 8 x 8                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_vfg_reg                                                                                                | User Attribute | 8 x 1                | RAM16X1D x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_funcq_reg                                                                                              | User Attribute | 8 x 8                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_barq_reg                                                                                               | User Attribute | 8 x 3                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | new_m_axi_arsmidissueq_reg                                                                                   | User Attribute | 8 x 10               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | new_m_axi_arprotissueq_reg                                                                                   | User Attribute | 8 x 2                | RAM16X1D x 2   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[0].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[1].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[2].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[3].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[4].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[5].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[6].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[7].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_pers_map_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                           | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 32 x 5               | RAM32M16 x 1   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_attr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 256 x 28             | RAM64M8 x 16   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_off_map_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                        | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 256 x 12             | RAM64M8 x 8    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlplbeq_reg                                                                                                | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpfbeq_reg                                                                                                | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlplengthq_reg                                                                                             | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlplengthmsbq_reg                                                                                          | Implied        | 32 x 1               | RAM32X1D x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlptagq_reg                                                                                                | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpstatuscodeq_reg                                                                                         | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpreqidq_reg                                                                                              | User Attribute | 32 x 16              | RAM32M16 x 2   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpfuncq_reg                                                                                               | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlptcq_reg                                                                                                 | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpattrq_reg                                                                                               | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpaddrretlq_reg                                                                                           | User Attribute | 32 x 12              | RAM32M16 x 1   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[0].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[1].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[2].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[3].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[4].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[5].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[6].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[7].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[8].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[9].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[10].u_ram/sram_reg                                                                                   | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[11].u_ram/sram_reg                                                                                   | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[12].u_ram/sram_reg                                                                                   | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[13].u_ram/sram_reg                                                                                   | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[14].u_ram/sram_reg                                                                                   | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[15].u_ram/sram_reg                                                                                   | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst                                                                                                                                                                                            | pcie_msg_en.axi4mm_pcie_msg_block_inst/u_rx_msg/MSG_FIFO/RAM_INST[0].u_ram/sram_reg                          | User Attribute | 32 x 519             | RAM32M16 x 38  | 
|axis_data_fifo                                                                                                                                                                                                 | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 513              | RAM32M16 x 37  | 
|axis_tuser_fifo                                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 61               | RAM32M16 x 5   | 
|hdr_fifo                                                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 26               | RAM32M16 x 2   | 
|hdr_fifo                                                                                                                                                                                                       | RAM_INST[1].u_ram/sram_reg                                                                                   | User Attribute | 4 x 26               | RAM32M16 x 2   | 
|hdr_fifo                                                                                                                                                                                                       | RAM_INST[2].u_ram/sram_reg                                                                                   | User Attribute | 4 x 26               | RAM32M16 x 2   | 
|hdr_fifo                                                                                                                                                                                                       | RAM_INST[3].u_ram/sram_reg                                                                                   | User Attribute | 4 x 26               | RAM32M16 x 2   | 
|u_aln/tlp_info_fifo                                                                                                                                                                                            | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 53               | RAM32M16 x 4   | 
|u_aln                                                                                                                                                                                                          | tag_st_ram_reg[0][err]                                                                                       | User Attribute | 256 x 1              | RAM256X1D x 1  | 
|u_aln                                                                                                                                                                                                          | tag_st_ram_reg[0][tag_used]                                                                                  | User Attribute | 256 x 1              | RAM256X1D x 1  | 
|stg2_aln/in_fifo                                                                                                                                                                                               | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 2 x 661              | RAM32M16 x 48  | 
|qdma_v5_0_3_dma5_pcie_rc_new                                                                                                                                                                                   | rrq_ram_vld_reg                                                                                              | User Attribute | 256 x 1              | RAM256X1D x 1  | 
|qdma_v5_0_3_dma5_pcie_req__GB1                                                                                                                                                                                 | TAG_FIFO_ODD/MemArray_reg                                                                                    | User Attribute | 2 x 9                | RAM32M16 x 1   | 
|dma_pcie_rq/RRQ_TAG_USED_FIFO                                                                                                                                                                                  | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 2 x 62               | RAM32M16 x 5   | 
|dma_pcie_rq/RREQ_FIFO                                                                                                                                                                                          | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 2 x 167              | RAM32M16 x 12  | 
|dma_pcie_rq/WTLP_HDR_FIFO                                                                                                                                                                                      | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 148             | RAM32M16 x 11  | 
|qdma_v5_0_3_dma5_pcie_req__GB1                                                                                                                                                                                 | TAG_FIFO_EVEN/MemArray_reg                                                                                   | User Attribute | 2 x 9                | RAM32M16 x 1   | 
|qdma_v5_0_3_dma5_pcie_req__GB1                                                                                                                                                                                 | dma5_pcie_err_rcp/RCP_ERR_FIFO0/RAM_INST[0].u_ram/sram_reg                                                   | User Attribute | 2 x 42               | RAM32M16 x 3   | 
|qdma_v5_0_3_dma5_pcie_req__GB1                                                                                                                                                                                 | dma5_pcie_err_rcp/RCP_ERR_FIFO1/MemArray_reg                                                                 | User Attribute | 16 x 42              | RAM32M16 x 3   | 
|qdma_v5_0_3_dma5_pcie_req__GB1                                                                                                                                                                                 | axis_data_fifo/RAM_INST[0].u_ram/sram_reg                                                                    | User Attribute | 8 x 615              | RAM32M16 x 44  | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[0].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[1].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[2].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[3].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\tlp_init_gen[0].tlp_fifo_inst                                                                                                                                        | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 60              | RAM32M16 x 5   | 
|init0_wr_buf_inst                                                                                                                                                                                              | hdr_fifo_inst/RAM_INST[0].u_ram/sram_reg                                                                     | User Attribute | 32 x 169             | RAM32M16 x 13  | 
|init0_wr_buf_inst                                                                                                                                                                                              | pld_fifo_0_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg                                         | User Attribute | 4 x 289              | RAM32M16 x 21  | 
|init0_wr_buf_inst                                                                                                                                                                                              | pld_fifo_1_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg                                         | User Attribute | 4 x 289              | RAM32M16 x 21  | 
|\u_fab_rd_sched/u_eng                                                                                                                                                                                          | req_fifo_lut_gen[0].req_fifo_inst/RAM_INST[0].u_ram/sram_reg                                                 | User Attribute | 16 x 46              | RAM32M16 x 4   | 
|\u_fab_rd_sched/u_eng                                                                                                                                                                                          | req_fifo_lut_gen[1].req_fifo_inst/RAM_INST[0].u_ram/sram_reg                                                 | User Attribute | 16 x 46              | RAM32M16 x 4   | 
|\u_fab_rd_sched/u_eng                                                                                                                                                                                          | tlp_init_gen[0].tlp_fifo_inst/RAM_INST[0].u_ram/sram_reg                                                     | User Attribute | 16 x 56              | RAM32M16 x 4   | 
|\u_fab_rcp/rob_meta_vfifo/ll_int_gen.vfifo_ll_inst                                                                                                                                                             | u_fl_vec/u_free_vec/RAM_INST[0].u_ram/sram_reg                                                               | User Attribute | 16 x 8               | RAM32M16 x 1   | 
|\u_fab_rcp/rob_meta_vfifo/ll_int_gen.vfifo_ll_inst                                                                                                                                                             | u_fl_vec/u_ram/sram_reg                                                                                      | User Attribute | 16 x 16              | RAM32M16 x 2   | 
|\u_fab_rcp/rob_meta_vfifo/ll_int_gen.vfifo_ll_inst                                                                                                                                                             | nptr_reg                                                                                                     | User Attribute | 256 x 8              | RAM64M8 x 8    | 
|\u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                               | pending_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg                                  | User Attribute | 4 x 24               | RAM32M16 x 2   | 
|\u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                               | rob_pld_vfifo/ll_int_gen.vfifo_ll_inst/u_fl_vec/u_free_vec/RAM_INST[0].u_ram/sram_reg                        | User Attribute | 16 x 8               | RAM32M16 x 1   | 
|\u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                               | rob_pld_vfifo/ll_int_gen.vfifo_ll_inst/u_fl_vec/u_ram/sram_reg                                               | User Attribute | 16 x 16              | RAM32M16 x 2   | 
|\u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                               | rob_pld_vfifo/ll_int_gen.vfifo_ll_inst/nptr_reg                                                              | User Attribute | 256 x 8              | RAM64M8 x 8    | 
|\u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                               | did_rcp_ram_reg                                                                                              | User Attribute | 256 x 9              | RAM256X1S x 9  | 
|\u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                               | did_alloc_ram_reg                                                                                            | User Attribute | 256 x 9              | RAM64M8 x 8    | 
|qdma_v5_0_3_dma5_req_fab_rd                                                                                                                                                                                    | u_fab_rd_sched/gen_init_rrq[0].rrq_hdr_fifo_inst/RAM_INST[0].u_ram/sram_reg                                  | User Attribute | 32 x 124             | RAM32M16 x 9   | 
|qdma_v5_0_3_dma5_req_fab_rd                                                                                                                                                                                    | u_fab_rd_sched/gen_init_rrq[0].rrq_info_fifo_inst/RAM_INST[0].u_ram/sram_reg                                 | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|qdma_v5_0_3_dma5_req_fab_rd                                                                                                                                                                                    | u_fab_rcp/DEQ_FIFO[0].deq_fifo/RAM_INST[0].u_ram/sram_reg                                                    | User Attribute | 16 x 5               | RAM32M16 x 1   | 
|qdma_v5_0_3_dma5_req_fab_rd                                                                                                                                                                                    | u_fab_rcp/DEQ_FIFO[1].deq_fifo/RAM_INST[0].u_ram/sram_reg                                                    | User Attribute | 16 x 5               | RAM32M16 x 1   | 
|\dma_enable.u_sts_mux                                                                                                                                                                                          | u_c2hst_sts/RAM_INST[0].u_ram/sram_reg                                                                       | User Attribute | 4 x 72               | RAM32M16 x 6   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][op]                                                                       | User Attribute | 16 x 3               | RAM32M16 x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.crdt_fifo_reg                                                                              | User Attribute | 16 x 11              | RAM32M16 x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][misc][rsvd]                                                               | User Attribute | 16 x 3               | RAM32M16 x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][misc][desc_chain]                                                         | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][misc][virtio]                                                             | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][misc][pfch_tag]                                                           | User Attribute | 16 x 7               | RAM32M16 x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][misc][var_desc]                                                           | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][misc][c2h_pfch]                                                           | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[0][fence]                                                                    | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|base/cq_axilt_slv                                                                                                                                                                                              | REQ_FIFO/MemArray_reg                                                                                        | User Attribute | 4 x 33               | RAM32M16 x 3   | 
|base/cq_axilt_slv                                                                                                                                                                                              | DAT_FIFO/MemArray_reg                                                                                        | User Attribute | 4 x 36               | RAM32M16 x 3   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][int_msg_awsteering]                                                               | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][int_msg_awcache]                                                                  | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][int_msg_awprot]                                                                   | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][dsc_awsteering]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][dsc_awcache]                                                                      | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][dsc_awprot]                                                                       | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][h2c_mm_awsteering]                                                                | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][h2c_mm_awcache]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][h2c_mm_awprot]                                                                    | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][rsv]                                                                              | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][c2h_payload_awsteering]                                                           | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][c2h_payload_awcache]                                                              | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][c2h_payload_awprot]                                                               | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][cmpt_awsteering]                                                                  | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][cmpt_awcache]                                                                     | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][cmpt_awprot]                                                                      | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][int_aggr_awsteering]                                                              | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][int_aggr_awcache]                                                                 | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[0][int_aggr_awprot]                                                                  | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | misc_host_profile_mem_reg[0][smid]                                                                           | Implied        | 16 x 10              | RAM32M16 x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | misc_host_profile_mem_reg[0][rsv]                                                                            | Implied        | 16 x 22              | RAM32M16 x 4   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][c2h_mm_arsteering]                                                                | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][c2h_mm_arcache]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][c2h_mm_arprot]                                                                    | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][rsv]                                                                              | User Attribute | 16 x 24              | RAM32M16 x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][dsc_arsteering]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][dsc_arcache]                                                                      | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][dsc_arprot]                                                                       | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][h2c_st_arsteering]                                                                | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][h2c_st_arcache]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][h2c_st_arprot]                                                                    | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][h2c_mm_arsteering]                                                                | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][h2c_mm_arcache]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[0][h2c_mm_arprot]                                                                    | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | u_ctxt_req_fifo_lut/RAM_INST[0].u_ram/sram_reg                                                               | User Attribute | 8 x 3                | RAM32M16 x 1   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | ctxt_cmd_reg_reg                                                                                             | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[7].ctxt_data_reg_reg                                                                           | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[6].ctxt_data_reg_reg                                                                           | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[5].ctxt_data_reg_reg                                                                           | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[4].ctxt_data_reg_reg                                                                           | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[3].ctxt_data_reg_reg                                                                           | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[2].ctxt_data_reg_reg                                                                           | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[1].ctxt_data_reg_reg                                                                           | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[0].ctxt_data_reg_reg                                                                           | Implied        | 8 x 32               | RAM32M16 x 3   | 
|mdma_wbrq_arb                                                                                                                                                                                                  | Fifowhead.fifoInfo/MemArray_reg                                                                              | User Attribute | 2 x 79               | RAM32M16 x 6   | 
|mdma_dsc_wb_core_inst                                                                                                                                                                                          | mqdma_pending_fifo/fifo_data_reg                                                                             | User Attribute | 32 x 43              | RAM32M16 x 4   | 
|mdma_dsc_wb_core_inst                                                                                                                                                                                          | mqdma_address_fifo/fifo_data_reg                                                                             | User Attribute | 8 x 108              | RAM32M16 x 8   | 
|mdma_dsc_wb_core_inst                                                                                                                                                                                          | mqdma_wbc_pending_fifo/fifo_data_reg                                                                         | User Attribute | 32 x 17              | RAM32M16 x 2   | 
|mdma_dsc_wb_core_inst                                                                                                                                                                                          | mqdma_completion_fifo/fifo_data_reg                                                                          | User Attribute | 8 x 86               | RAM32M16 x 7   | 
|mdma_dsc_irq_arb                                                                                                                                                                                               | Fifowhead.fifoInfo/MemArray_reg                                                                              | User Attribute | 4 x 84               | RAM32M16 x 6   | 
|qdma_v5_0_3_dma5_dsc_eng__GB0                                                                                                                                                                                  | chn_dsc_out_fifo[0].DSC_OUT_FIFO/RAM_INST[0].u_ram/sram_reg                                                  | User Attribute | 16 x 622             | RAM32M16 x 45  | 
|qdma_v5_0_3_dma5_dsc_eng__GB0                                                                                                                                                                                  | chn_dsc_out_fifo[1].DSC_OUT_FIFO/RAM_INST[0].u_ram/sram_reg                                                  | User Attribute | 16 x 622             | RAM32M16 x 45  | 
|RRQ_META                                                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 124             | RAM32M16 x 9   | 
|RRQ_HEADER                                                                                                                                                                                                     | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 16 x 109             | RAM32M16 x 8   | 
|RCP_EVT                                                                                                                                                                                                        | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 32 x 37              | RAM32M16 x 3   | 
|dma_dsc_reg/DSC_IRQ_FIFO                                                                                                                                                                                       | MemArray_reg                                                                                                 | User Attribute | 32 x 84              | RAM32M16 x 6   | 
|\fab_wb_fifo[1].FAB_WB_FIFO                                                                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 39               | RAM32M16 x 3   | 
|\fab_wb_fifo[0].FAB_WB_FIFO                                                                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                   | User Attribute | 4 x 39               | RAM32M16 x 3   | 
|qdma_v5_0_3_dma5_dsc_eng__GB2                                                                                                                                                                                  | chn_qid_evt_arb[1].qid_evt_arb/arb_req_ram_reg                                                               | User Attribute | 16 x 32              | RAM16X1S x 32  | 
|qdma_v5_0_3_dma5_dsc_eng__GB2                                                                                                                                                                                  | chn_qid_evt_arb[0].qid_evt_arb/arb_req_ram_reg                                                               | User Attribute | 16 x 32              | RAM16X1S x 32  | 
|\qdma_msix_soft_i/soft_msix_intfc_i/msix_table_intfc_i /\pba_ram_i/xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                                | gen_wr_a.gen_word_narrow.mem_reg                                                                             | Implied        | 64 x 32              | RAM64M8 x 5    | 
|\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                             | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                             | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[2].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                             | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[3].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                             | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[4].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                             | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[5].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                             | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[6].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                             | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|\ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[7].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                             | gen_wr_a.gen_word_narrow.mem_reg                                                                             | User Attribute | 16 x 64              | RAM32M16 x 5   | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/RRQ_RAM_EVN/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_20/ram_top/RRQ_RAM_ODD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance inst/rtl_wrapper_inst/multq_st_en.mdma_c2h_pfch_insti_9/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_dsc_cmp_fifo_lut/RAM_INST[0].u_ram/sram_reg_0_7_378_391 from module qdma_v5_0_3_dma5_mdma_c2h_pfch__GB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/rtl_wrapper_inst/multq_st_en.mdma_c2h_pfch_insti_9/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_dsc_cmp_fifo_lut/RAM_INST[0].u_ram/sram_reg_0_7_350_363 from module qdma_v5_0_3_dma5_mdma_c2h_pfch__GB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/rtl_wrapper_inst/multq_st_en.mdma_c2h_pfch_insti_9/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_dsc_cmp_fifo_lut/RAM_INST[0].u_ram/sram_reg_0_7_378_391 from module qdma_v5_0_3_dma5_mdma_c2h_pfch__GB0_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/multq_st_en.mdma_c2h_pfch_insti_9/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_mdma_fifo_ll/u_nptr_ram/sram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/axi4mm_axi_mm_master_top_insti_13/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_noc_badr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/dma_wrapper/dma_top/REQ_EN.dma_pcie_req/rc_new/stg2_aln/stg2_tag_ram/sram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance inst/rtl_wrapper_inst/REQ_EN.dma_pcie_reqi_16/dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq/RRQ_TAG_USED_FIFO/RAM_INST[0].u_ram/sram_reg_0_1_14_27 from module qdma_v5_0_3_dma5_pcie_req__GB1_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/rtl_wrapper_inst/REQ_EN.dma_pcie_reqi_16/dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq/RRQ_TAG_USED_FIFO/RAM_INST[0].u_ram/sram_reg_0_1_14_27 from module qdma_v5_0_3_dma5_pcie_req__GB1_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/req_fab_wr_mgmt_inst/wr_mgmt_init_inst/req_fifo_lut_gen[3].req_fifo_inst/RAM_INST[0].u_ram/sram_reg_0_15_42_44 from module qdma_v5_0_3_dma5_req_fab_wr_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/req_fab_wr_mgmt_inst/wr_mgmt_init_inst/req_fifo_lut_gen[1].req_fifo_inst/RAM_INST[0].u_ram/sram_reg_0_15_42_44 from module qdma_v5_0_3_dma5_req_fab_wr_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/req_fab_wr_mgmt_inst/wr_mgmt_init_inst/req_fifo_lut_gen[2].req_fifo_inst/RAM_INST[0].u_ram/sram_reg_0_15_42_44 from module qdma_v5_0_3_dma5_req_fab_wr_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/req_fab_wr_mgmt_inst/wr_mgmt_init_inst/req_fifo_lut_gen[0].req_fifo_inst/RAM_INST[0].u_ram/sram_reg_0_15_42_44 from module qdma_v5_0_3_dma5_req_fab_wr_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/req_fab_wr_mgmt_inst/wr_mgmt_init_inst/req_fifo_lut_gen[3].req_fifo_inst/RAM_INST[0].u_ram/sram_reg_0_15_42_44 from module qdma_v5_0_3_dma5_req_fab_wr_tempName due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:44 ; elapsed = 00:05:58 . Memory (MB): peak = 6879.410 ; gain = 3340.758 ; free physical = 65478 ; free virtual = 99367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_noc_badr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/RRQ_RAM_EVN/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/RRQ_RAM_ODD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_mdma_fifo_ll/u_nptr_ram/sram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/dma_wrapper/dma_top/REQ_EN.dma_pcie_req/rc_new/stg2_aln/stg2_tag_ram/sram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin sys_clk_ce_out_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin msi_vector_width_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin msi_vector_width_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin msi_vector_width_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:04 ; elapsed = 00:06:19 . Memory (MB): peak = 6879.410 ; gain = 3340.758 ; free physical = 65470 ; free virtual = 99359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:05 ; elapsed = 00:06:19 . Memory (MB): peak = 6879.410 ; gain = 3340.758 ; free physical = 65470 ; free virtual = 99359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:21 ; elapsed = 00:06:35 . Memory (MB): peak = 6879.410 ; gain = 3340.758 ; free physical = 65468 ; free virtual = 99357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:22 ; elapsed = 00:06:36 . Memory (MB): peak = 6879.410 ; gain = 3340.758 ; free physical = 65468 ; free virtual = 99357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:28 ; elapsed = 00:06:42 . Memory (MB): peak = 6879.410 ; gain = 3340.758 ; free physical = 65467 ; free virtual = 99356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:28 ; elapsed = 00:06:43 . Memory (MB): peak = 6879.410 ; gain = 3340.758 ; free physical = 65467 ; free virtual = 99356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                    | RTL Name                                                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top | qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]                                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top | qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]                                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top | qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllpd_r_reg[3]                                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top | qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllreset_r_reg[3]                                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top | qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txprogdivreset_r_reg[3]                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top | qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/gtreset_r_reg[3]                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top | qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/userrdy_r_reg[3]                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top | qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][31]                                          | 32     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_pfch_crdt/u_ctxt_mgr/pipe_rd_ix_reg[2][3]              | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_pfch_crdt/u_ctxt_mgr/pipe_rvld_reg[2]                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_mdma_fifo_ll/pipe_flush_reg[2]                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_mdma_fifo_ll/pipe_deq_req_info_reg[2][tag][6]  | 3      | 7     | NO           | NO                 | NO                | 7      | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_mdma_fifo_ll/pipe_deq_req_info_reg[2][qid][11] | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_mdma_fifo_ll/pipe_byte_tag_reg[2][6]           | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_dma_wr_engine_inst/wpl_data_num_buf_p3_reg[1][par][0]              | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.u_mdma_c2h_wrb/u_ctxt_mgr/pipe_rd_ix_reg[2][3]                              | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.u_mdma_c2h_wrb/u_ctxt_mgr/pipe_rvld_reg[2]                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/tlp_addr_d4_reg[11]                    | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/init0_wr_buf_inst/hdr_fifo_in_dat_pipe_reg[5][fnc][15]                                         | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/init0_wr_buf_inst/hdr_fifo_in_dat_pipe_reg[5][fnc][11]                                         | 7      | 44    | NO           | NO                 | YES               | 44     | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/init0_wr_buf_inst/hdr_fifo_in_dat_pipe_reg[5][eor]                                             | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/init0_wr_buf_inst/hdr_fifo_in_dat_pipe_reg[5][aln][5]                                          | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/init0_wr_buf_inst/hdr_fifo_in_dat_pipe_reg[5][byte_len][15]                                    | 11     | 26    | NO           | NO                 | YES               | 26     | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/init0_wr_buf_inst/hdr_fifo_in_dat_pipe_reg[5][adr][63]                                         | 6      | 52    | NO           | YES                | YES               | 52     | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/init0_wr_buf_inst/hdr_fifo_in_chn_pipe_reg[5][1]                                               | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/gen_fifo_in[0].pipe_wr_hdr_rd_aoff_reg[1][1]                                                   | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/gen_fifo_in[0].pipe_wr_hdr_rd_aoff_reg[3][16]                                                  | 5      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_inst/rob_pld_vfifo/ll_int_gen.vfifo_ll_inst/pipe_chnl_reg[2][1]     | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rd_sched/gen_init_rrq[0].rrq_hdr_fifo_in_aoff_reg[0][16]                                 | 5      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rd_sched/gen_init_rrq[0].rrq_hdr_fifo_in_dat_ff_reg[0][adr][10]                          | 6      | 27    | NO           | NO                 | YES               | 27     | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rd_sched/gen_init_rrq[0].pipe_rd_hdr_pop_vld_reg[2]                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/genblk2[2].rcp_rob_data_vld_p_reg[3]                                                 | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|qdma_v5_0_3_dma5_rtl_top                       | csr_module.i_mst_axilite_csr/rst_d4_reg                                                                                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | srl_style_fifo.ram_array_reg[7] | 708    | 708        | 708    | 0       | 0      | 0      | 0      | 
|dsrl__1     | ram_array_reg[15]               | 298    | 298        | 298    | 0       | 0      | 0      | 0      | 
|dsrl__2     | ram_array_reg[15]               | 327    | 327        | 327    | 0       | 0      | 0      | 0      | 
|dsrl__3     | srl_style_fifo.ram_array_reg[7] | 684    | 684        | 684    | 0       | 0      | 0      | 0      | 
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     7|
|2     |BUFG_GT_SYNC  |     1|
|3     |CARRY8        |   863|
|4     |GTYE4_CHANNEL |    16|
|5     |GTYE4_COMMON  |     4|
|6     |LUT1          |  4625|
|7     |LUT2          | 10488|
|8     |LUT3          | 15748|
|9     |LUT4          | 11203|
|10    |LUT5          | 15071|
|11    |LUT6          | 28105|
|12    |MUXF7         |  1115|
|13    |MUXF8         |   351|
|14    |PCIE4CE4      |     1|
|15    |RAM16X1D      |    28|
|16    |RAM16X1S      |    64|
|17    |RAM256X1D     |     3|
|18    |RAM256X1S     |     9|
|19    |RAM32M        |    46|
|20    |RAM32M16      |   939|
|21    |RAM32X1D      |    32|
|22    |RAM64M        |     4|
|23    |RAM64M8       |    56|
|24    |RAM64X1D      |     8|
|25    |RAMB18E2      |    14|
|31    |RAMB36E2      |    84|
|36    |SRL16E        |  2017|
|37    |SRLC32E       |    16|
|38    |URAM288       |    10|
|40    |FDCE          |  2104|
|41    |FDPE          |   230|
|42    |FDRE          | 75934|
|43    |FDSE          |   720|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:28 ; elapsed = 00:06:43 . Memory (MB): peak = 6879.410 ; gain = 3340.758 ; free physical = 65465 ; free virtual = 99354
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65027 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:23 ; elapsed = 00:05:55 . Memory (MB): peak = 6879.410 ; gain = 1767.602 ; free physical = 81738 ; free virtual = 115627
Synthesis Optimization Complete : Time (s): cpu = 00:06:31 ; elapsed = 00:06:45 . Memory (MB): peak = 6879.410 ; gain = 3340.758 ; free physical = 81807 ; free virtual = 115628
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6879.410 ; gain = 0.000 ; free physical = 81809 ; free virtual = 115630
INFO: [Netlist 29-17] Analyzing 3518 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[0].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[1].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[2].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[3].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[4].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[5].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[6].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[7].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6915.102 ; gain = 0.000 ; free physical = 81789 ; free virtual = 115610
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1189 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 28 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 3 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 46 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 939 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM64M => RAM64M (RAMD64E(x4)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 56 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

Synth Design complete | Checksum: cbbd9804
INFO: [Common 17-83] Releasing license: Synthesis
1110 Infos, 627 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:03 ; elapsed = 00:07:15 . Memory (MB): peak = 6915.102 ; gain = 4722.129 ; free physical = 81789 ; free virtual = 115609
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 22466.774; main = 6070.266; forked = 16529.343
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 27703.281; main = 6915.105; forked = 20828.195
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_no_sriov_synth_1/qdma_no_sriov.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 6987.137 ; gain = 72.035 ; free physical = 81755 ; free virtual = 115606
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7119.250 ; gain = 132.113 ; free physical = 83220 ; free virtual = 117148
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 7119.250 ; gain = 0.000 ; free physical = 83013 ; free virtual = 117038
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP qdma_no_sriov, cache-ID = 5ed1a741e1c07d3c
INFO: [Coretcl 2-1174] Renamed 545 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_no_sriov_synth_1/qdma_no_sriov.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 7127.254 ; gain = 8.004 ; free physical = 82938 ; free virtual = 116994
INFO: [runtcl-4] Executing : report_utilization -file qdma_no_sriov_utilization_synth.rpt -pb qdma_no_sriov_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7127.254 ; gain = 0.000 ; free physical = 82810 ; free virtual = 116974
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 7127.254 ; gain = 0.000 ; free physical = 82709 ; free virtual = 116969
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 21:17:19 2025...
[Tue Jan 14 21:17:23 2025] qdma_no_sriov_synth_1 finished
wait_on_runs: Time (s): cpu = 00:08:28 ; elapsed = 00:08:28 . Memory (MB): peak = 3830.051 ; gain = 0.000 ; free physical = 87312 ; free virtual = 121515
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div.xci'
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div.xci'
create_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4071.707 ; gain = 241.656 ; free physical = 87050 ; free virtual = 121253
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'qdma_subsystem_clk_div'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'qdma_subsystem_clk_div'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: qdma_subsystem_clk_div
[Tue Jan 14 21:17:31 2025] Launched qdma_subsystem_clk_div_synth_1...
Run output will be captured here: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_clk_div_synth_1/runme.log
[Tue Jan 14 21:17:31 2025] Waiting for qdma_subsystem_clk_div_synth_1 to finish...

*** Running vivado
    with args -log qdma_subsystem_clk_div.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source qdma_subsystem_clk_div.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source qdma_subsystem_clk_div.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: qdma_subsystem_clk_div
Command: synth_design -top qdma_subsystem_clk_div -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1574965
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3863.367 ; gain = 371.770 ; free physical = 83853 ; free virtual = 118056
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'qdma_subsystem_clk_div' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div.v:69]
INFO: [Synth 8-6157] synthesizing module 'qdma_subsystem_clk_div_clk_wiz' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80704]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 4.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80704]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'qdma_subsystem_clk_div_clk_wiz' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'qdma_subsystem_clk_div' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div.v:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3934.273 ; gain = 442.676 ; free physical = 83722 ; free virtual = 117927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3949.117 ; gain = 457.520 ; free physical = 83720 ; free virtual = 117925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3949.117 ; gain = 457.520 ; free physical = 83720 ; free virtual = 117925
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3963.055 ; gain = 0.000 ; free physical = 83709 ; free virtual = 117913
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div_board.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div.xdc] for cell 'inst'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qdma_subsystem_clk_div_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qdma_subsystem_clk_div_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_clk_div_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_clk_div_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4038.961 ; gain = 0.000 ; free physical = 83688 ; free virtual = 117892
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4038.961 ; gain = 0.000 ; free physical = 83688 ; free virtual = 117892
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4038.961 ; gain = 547.363 ; free physical = 83685 ; free virtual = 117888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4038.961 ; gain = 547.363 ; free physical = 83685 ; free virtual = 117888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_clk_div_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4038.961 ; gain = 547.363 ; free physical = 83685 ; free virtual = 117888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4038.961 ; gain = 547.363 ; free physical = 83683 ; free virtual = 117888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4038.961 ; gain = 547.363 ; free physical = 83683 ; free virtual = 117887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4363.117 ; gain = 871.520 ; free physical = 83346 ; free virtual = 117551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4363.117 ; gain = 871.520 ; free physical = 83346 ; free virtual = 117551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4373.133 ; gain = 881.535 ; free physical = 83338 ; free virtual = 117542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4387.008 ; gain = 895.410 ; free physical = 83337 ; free virtual = 117542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4387.008 ; gain = 895.410 ; free physical = 83337 ; free virtual = 117542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4387.008 ; gain = 895.410 ; free physical = 83337 ; free virtual = 117542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4387.008 ; gain = 895.410 ; free physical = 83337 ; free virtual = 117542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4387.008 ; gain = 895.410 ; free physical = 83337 ; free virtual = 117542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4387.008 ; gain = 895.410 ; free physical = 83337 ; free virtual = 117542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME4_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4387.008 ; gain = 895.410 ; free physical = 83337 ; free virtual = 117542
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 4387.008 ; gain = 805.566 ; free physical = 83337 ; free virtual = 117542
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4387.016 ; gain = 895.410 ; free physical = 83337 ; free virtual = 117542
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4387.016 ; gain = 0.000 ; free physical = 83337 ; free virtual = 117542
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4462.188 ; gain = 0.000 ; free physical = 83554 ; free virtual = 117759
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete | Checksum: f8afb752
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 4462.188 ; gain = 2281.137 ; free physical = 83554 ; free virtual = 117759
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3649.541; main = 3649.541; forked = 354.004
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5025.566; main = 4462.191; forked = 980.773
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_clk_div_synth_1/qdma_subsystem_clk_div.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP qdma_subsystem_clk_div, cache-ID = a48d5d9bc06b540b
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_clk_div_synth_1/qdma_subsystem_clk_div.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file qdma_subsystem_clk_div_utilization_synth.rpt -pb qdma_subsystem_clk_div_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 21:18:20 2025...
[Tue Jan 14 21:18:24 2025] qdma_subsystem_clk_div_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 4101.656 ; gain = 0.000 ; free physical = 87040 ; free virtual = 121243
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc.xci'
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc.xci'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ACLK_RATIO' from '1:2' to '2:1' has been ignored for IP 'qdma_subsystem_axi_cdc'
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'qdma_subsystem_axi_cdc'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'qdma_subsystem_axi_cdc'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: qdma_subsystem_axi_cdc
[Tue Jan 14 21:18:24 2025] Launched qdma_subsystem_axi_cdc_synth_1...
Run output will be captured here: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_axi_cdc_synth_1/runme.log
[Tue Jan 14 21:18:24 2025] Waiting for qdma_subsystem_axi_cdc_synth_1 to finish...

*** Running vivado
    with args -log qdma_subsystem_axi_cdc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source qdma_subsystem_axi_cdc.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source qdma_subsystem_axi_cdc.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: qdma_subsystem_axi_cdc
Command: synth_design -top qdma_subsystem_axi_cdc -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1575616
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3863.816 ; gain = 372.699 ; free physical = 83796 ; free virtual = 118017
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'qdma_subsystem_axi_cdc' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/synth/qdma_subsystem_axi_cdc.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_27_axi_clock_converter' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:653]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_27_lite_async' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:516]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_27_lite_async' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:516]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_27_lite_async__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:516]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized0' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized0' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_27_lite_async__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:516]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_27_lite_async__parameterized1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:516]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized1' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized1' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_27_lite_async__parameterized1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:516]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_27_lite_async__parameterized2' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:516]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized2' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized2' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_27_lite_async__parameterized2' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:516]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_27_axi_clock_converter' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/hdl/axi_clock_converter_v2_1_vl_rfs.v:653]
INFO: [Synth 8-6155] done synthesizing module 'qdma_subsystem_axi_cdc' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/synth/qdma_subsystem_axi_cdc.v:53]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_clock_converter_v2_1_27_axi_clock_converter is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4038.723 ; gain = 547.605 ; free physical = 83604 ; free virtual = 117825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4038.723 ; gain = 547.605 ; free physical = 83604 ; free virtual = 117825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4038.723 ; gain = 547.605 ; free physical = 83604 ; free virtual = 117825
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4038.723 ; gain = 0.000 ; free physical = 83604 ; free virtual = 117825
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc_ooc.xdc] for cell 'inst'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_axi_cdc_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_axi_cdc_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qdma_subsystem_axi_cdc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qdma_subsystem_axi_cdc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qdma_subsystem_axi_cdc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qdma_subsystem_axi_cdc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 15 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4156.230 ; gain = 0.000 ; free physical = 83571 ; free virtual = 117792
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4156.230 ; gain = 0.000 ; free physical = 83571 ; free virtual = 117792
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 4156.230 ; gain = 665.113 ; free physical = 83568 ; free virtual = 117790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 4156.230 ; gain = 665.113 ; free physical = 83568 ; free virtual = 117790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_axi_cdc_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4156.230 ; gain = 665.113 ; free physical = 83568 ; free virtual = 117790
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_27_lite_async__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4156.230 ; gain = 665.113 ; free physical = 83567 ; free virtual = 117789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 4     
	               34 Bit    Registers := 2     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 30    
+---Muxes : 
	   4 Input    2 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 50    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 4156.230 ; gain = 665.113 ; free physical = 83567 ; free virtual = 117789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 4391.793 ; gain = 900.676 ; free physical = 83311 ; free virtual = 117534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 4401.809 ; gain = 910.691 ; free physical = 83302 ; free virtual = 117525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 4411.824 ; gain = 920.707 ; free physical = 83293 ; free virtual = 117515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4417.762 ; gain = 926.645 ; free physical = 83293 ; free virtual = 117515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4417.762 ; gain = 926.645 ; free physical = 83293 ; free virtual = 117515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4417.762 ; gain = 926.645 ; free physical = 83293 ; free virtual = 117515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4417.762 ; gain = 926.645 ; free physical = 83293 ; free virtual = 117515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4417.762 ; gain = 926.645 ; free physical = 83293 ; free virtual = 117515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4417.762 ; gain = 926.645 ; free physical = 83293 ; free virtual = 117515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     7|
|2     |LUT2 |     9|
|3     |LUT3 |    15|
|4     |LUT4 |    14|
|5     |LUT5 |    15|
|6     |LUT6 |     5|
|7     |FDRE |   360|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4417.762 ; gain = 926.645 ; free physical = 83293 ; free virtual = 117515
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4417.762 ; gain = 809.137 ; free physical = 83292 ; free virtual = 117515
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4417.770 ; gain = 926.645 ; free physical = 83292 ; free virtual = 117515
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4429.730 ; gain = 0.000 ; free physical = 83571 ; free virtual = 117793
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4525.129 ; gain = 0.000 ; free physical = 83516 ; free virtual = 117739
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 186dfefa
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 4525.129 ; gain = 2345.559 ; free physical = 83517 ; free virtual = 117739
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3688.640; main = 3688.640; forked = 354.018
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5137.008; main = 4525.133; forked = 980.773
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_axi_cdc_synth_1/qdma_subsystem_axi_cdc.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP qdma_subsystem_axi_cdc, cache-ID = 00eed6f626b23016
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_axi_cdc_synth_1/qdma_subsystem_axi_cdc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file qdma_subsystem_axi_cdc_utilization_synth.rpt -pb qdma_subsystem_axi_cdc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 21:19:18 2025...
[Tue Jan 14 21:19:22 2025] qdma_subsystem_axi_cdc_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 4112.629 ; gain = 0.000 ; free physical = 87028 ; free virtual = 121250
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/qdma_subsystem_axi_crossbar.xci'
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/qdma_subsystem_axi_crossbar.xci'
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'qdma_subsystem_axi_crossbar'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: qdma_subsystem_axi_crossbar
[Tue Jan 14 21:19:23 2025] Launched qdma_subsystem_axi_crossbar_synth_1...
Run output will be captured here: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_axi_crossbar_synth_1/runme.log
[Tue Jan 14 21:19:23 2025] Waiting for qdma_subsystem_axi_crossbar_synth_1 to finish...

*** Running vivado
    with args -log qdma_subsystem_axi_crossbar.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source qdma_subsystem_axi_crossbar.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source qdma_subsystem_axi_crossbar.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: qdma_subsystem_axi_crossbar
Command: synth_design -top qdma_subsystem_axi_crossbar -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1576313
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3869.750 ; gain = 372.770 ; free physical = 83768 ; free virtual = 118010
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'qdma_subsystem_axi_crossbar' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/synth/qdma_subsystem_axi_crossbar.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_axi_crossbar' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_crossbar_sasd' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_addr_decoder' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_addr_decoder' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_decerr_slave' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_decerr_slave' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_addr_arbiter_sasd' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_addr_arbiter_sasd' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_splitter' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_splitter' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_splitter__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_splitter__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_crossbar_sasd' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_axi_crossbar' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'qdma_subsystem_axi_crossbar' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/synth/qdma_subsystem_axi_crossbar.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-7129] Port S[0] in module generic_baseblocks_v2_1_0_mux_enc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WLAST in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[7] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[6] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[5] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[4] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[3] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[2] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[1] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[0] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_29_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_29_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[2] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[2] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4048.625 ; gain = 551.645 ; free physical = 83571 ; free virtual = 117814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4057.531 ; gain = 560.551 ; free physical = 83570 ; free virtual = 117813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4057.531 ; gain = 560.551 ; free physical = 83570 ; free virtual = 117813
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4057.531 ; gain = 0.000 ; free physical = 83570 ; free virtual = 117813
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/qdma_subsystem_axi_crossbar_ooc.xdc] for cell 'inst'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/qdma_subsystem_axi_crossbar_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_axi_crossbar_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_axi_crossbar_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4191.312 ; gain = 0.000 ; free physical = 83535 ; free virtual = 117778
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4191.312 ; gain = 0.000 ; free physical = 83535 ; free virtual = 117778
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 4191.312 ; gain = 694.332 ; free physical = 83529 ; free virtual = 117772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 4191.312 ; gain = 694.332 ; free physical = 83529 ; free virtual = 117772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_axi_crossbar_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 4191.312 ; gain = 694.332 ; free physical = 83529 ; free virtual = 117772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4191.312 ; gain = 694.332 ; free physical = 83527 ; free virtual = 117771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 4191.312 ; gain = 694.332 ; free physical = 83523 ; free virtual = 117767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4396.000 ; gain = 899.020 ; free physical = 83271 ; free virtual = 117515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 4421.031 ; gain = 924.051 ; free physical = 83247 ; free virtual = 117491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 4437.047 ; gain = 940.066 ; free physical = 83230 ; free virtual = 117474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4437.047 ; gain = 940.066 ; free physical = 83229 ; free virtual = 117473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4437.047 ; gain = 940.066 ; free physical = 83229 ; free virtual = 117473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4437.047 ; gain = 940.066 ; free physical = 83229 ; free virtual = 117473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4437.047 ; gain = 940.066 ; free physical = 83229 ; free virtual = 117473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4437.047 ; gain = 940.066 ; free physical = 83229 ; free virtual = 117473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4437.047 ; gain = 940.066 ; free physical = 83229 ; free virtual = 117473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    12|
|3     |LUT3 |    43|
|4     |LUT4 |    49|
|5     |LUT5 |    35|
|6     |LUT6 |    37|
|7     |FDRE |   131|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4437.047 ; gain = 940.066 ; free physical = 83229 ; free virtual = 117473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4437.047 ; gain = 806.285 ; free physical = 83228 ; free virtual = 117472
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4437.055 ; gain = 940.066 ; free physical = 83228 ; free virtual = 117472
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4445.047 ; gain = 0.000 ; free physical = 83509 ; free virtual = 117753
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4534.320 ; gain = 0.000 ; free physical = 83465 ; free virtual = 117709
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bf35478d
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 4534.320 ; gain = 2352.035 ; free physical = 83465 ; free virtual = 117709
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3698.941; main = 3698.941; forked = 353.991
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5172.090; main = 4534.324; forked = 980.773
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_axi_crossbar_synth_1/qdma_subsystem_axi_crossbar.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP qdma_subsystem_axi_crossbar, cache-ID = 299b8b511a42bb44
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_axi_crossbar_synth_1/qdma_subsystem_axi_crossbar.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file qdma_subsystem_axi_crossbar_utilization_synth.rpt -pb qdma_subsystem_axi_crossbar_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 21:20:18 2025...
[Tue Jan 14 21:20:22 2025] qdma_subsystem_axi_crossbar_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 4120.633 ; gain = 0.000 ; free physical = 86992 ; free virtual = 121236
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_c2h_ecc/qdma_subsystem_c2h_ecc.xci'
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_c2h_ecc/qdma_subsystem_c2h_ecc.xci'
INFO: [xilinx.com:ip:ecc:2.0-1] qdma_subsystem_c2h_ecc: before
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'qdma_subsystem_c2h_ecc'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: qdma_subsystem_c2h_ecc
[Tue Jan 14 21:20:22 2025] Launched qdma_subsystem_c2h_ecc_synth_1...
Run output will be captured here: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_c2h_ecc_synth_1/runme.log
[Tue Jan 14 21:20:22 2025] Waiting for qdma_subsystem_c2h_ecc_synth_1 to finish...

*** Running vivado
    with args -log qdma_subsystem_c2h_ecc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source qdma_subsystem_c2h_ecc.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source qdma_subsystem_c2h_ecc.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: qdma_subsystem_c2h_ecc
Command: synth_design -top qdma_subsystem_c2h_ecc -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1577007
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3861.434 ; gain = 372.707 ; free physical = 83768 ; free virtual = 118011
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'qdma_subsystem_c2h_ecc' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_c2h_ecc/synth/qdma_subsystem_c2h_ecc.v:53]
INFO: [Synth 8-6155] done synthesizing module 'qdma_subsystem_c2h_ecc' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_c2h_ecc/synth/qdma_subsystem_c2h_ecc.v:53]
WARNING: [Synth 8-7129] Port clk in module ecc_v2_0_14_reg_stage__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module ecc_v2_0_14_reg_stage__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_en_in in module ecc_v2_0_14_reg_stage__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module ecc_v2_0_14_reg_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module ecc_v2_0_14_reg_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_en_in in module ecc_v2_0_14_reg_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_encode in module ecc_v2_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_correct_n in module ecc_v2_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_chkbits_in[6] in module ecc_v2_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_chkbits_in[5] in module ecc_v2_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_chkbits_in[4] in module ecc_v2_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_chkbits_in[3] in module ecc_v2_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_chkbits_in[2] in module ecc_v2_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_chkbits_in[1] in module ecc_v2_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_chkbits_in[0] in module ecc_v2_0_14 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3934.340 ; gain = 445.613 ; free physical = 83671 ; free virtual = 117916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3952.152 ; gain = 463.426 ; free physical = 83670 ; free virtual = 117914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3952.152 ; gain = 463.426 ; free physical = 83670 ; free virtual = 117914
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3952.152 ; gain = 0.000 ; free physical = 83670 ; free virtual = 117914
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_c2h_ecc/qdma_subsystem_c2h_ecc_ooc.xdc] for cell 'inst'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_c2h_ecc/qdma_subsystem_c2h_ecc_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_c2h_ecc_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_c2h_ecc_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4116.746 ; gain = 0.000 ; free physical = 83634 ; free virtual = 117878
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4116.746 ; gain = 0.000 ; free physical = 83634 ; free virtual = 117878
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4116.746 ; gain = 628.020 ; free physical = 83630 ; free virtual = 117874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4116.746 ; gain = 628.020 ; free physical = 83630 ; free virtual = 117874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_c2h_ecc_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4116.746 ; gain = 628.020 ; free physical = 83630 ; free virtual = 117874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4116.746 ; gain = 628.020 ; free physical = 83629 ; free virtual = 117874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
	  30 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 1     
	  19 Input      1 Bit         XORs := 2     
	  25 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ecc_encode in module ecc_v2_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_correct_n in module ecc_v2_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_chkbits_in[6] in module ecc_v2_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_chkbits_in[5] in module ecc_v2_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_chkbits_in[4] in module ecc_v2_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_chkbits_in[3] in module ecc_v2_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_chkbits_in[2] in module ecc_v2_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_chkbits_in[1] in module ecc_v2_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_chkbits_in[0] in module ecc_v2_0_14 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4116.746 ; gain = 628.020 ; free physical = 83628 ; free virtual = 117873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4385.090 ; gain = 896.363 ; free physical = 83283 ; free virtual = 117528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4386.090 ; gain = 897.363 ; free physical = 83283 ; free virtual = 117528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4396.105 ; gain = 907.379 ; free physical = 83273 ; free virtual = 117518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4411.949 ; gain = 923.223 ; free physical = 83271 ; free virtual = 117516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4411.949 ; gain = 923.223 ; free physical = 83271 ; free virtual = 117516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4411.949 ; gain = 923.223 ; free physical = 83271 ; free virtual = 117516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4411.949 ; gain = 923.223 ; free physical = 83271 ; free virtual = 117516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4411.949 ; gain = 923.223 ; free physical = 83271 ; free virtual = 117516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4411.949 ; gain = 923.223 ; free physical = 83271 ; free virtual = 117516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT6 |    39|
|2     |FDRE |    64|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4411.949 ; gain = 923.223 ; free physical = 83271 ; free virtual = 117516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 4411.949 ; gain = 758.629 ; free physical = 83271 ; free virtual = 117516
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4411.957 ; gain = 923.223 ; free physical = 83271 ; free virtual = 117516
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4422.918 ; gain = 0.000 ; free physical = 83548 ; free virtual = 117793
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4486.113 ; gain = 0.000 ; free physical = 83489 ; free virtual = 117734
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: df24357b
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4486.113 ; gain = 2306.934 ; free physical = 83489 ; free virtual = 117734
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3677.064; main = 3677.064; forked = 354.056
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5065.512; main = 4486.117; forked = 980.777
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_c2h_ecc_synth_1/qdma_subsystem_c2h_ecc.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP qdma_subsystem_c2h_ecc, cache-ID = 427cf07782daf342
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/qdma_subsystem_c2h_ecc_synth_1/qdma_subsystem_c2h_ecc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file qdma_subsystem_c2h_ecc_utilization_synth.rpt -pb qdma_subsystem_c2h_ecc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 21:21:12 2025...
[Tue Jan 14 21:21:16 2025] qdma_subsystem_c2h_ecc_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 4144.480 ; gain = 0.000 ; free physical = 86996 ; free virtual = 121240
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/system_config_axi_crossbar.xci'
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/system_config_axi_crossbar.xci'
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_config_axi_crossbar'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_config_axi_crossbar
[Tue Jan 14 21:21:17 2025] Launched system_config_axi_crossbar_synth_1...
Run output will be captured here: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/system_config_axi_crossbar_synth_1/runme.log
[Tue Jan 14 21:21:17 2025] Waiting for system_config_axi_crossbar_synth_1 to finish...

*** Running vivado
    with args -log system_config_axi_crossbar.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_config_axi_crossbar.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_config_axi_crossbar.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_config_axi_crossbar
Command: synth_design -top system_config_axi_crossbar -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1577673
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3869.098 ; gain = 371.770 ; free physical = 83728 ; free virtual = 117992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_config_axi_crossbar' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/synth/system_config_axi_crossbar.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_axi_crossbar' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_crossbar_sasd' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_addr_decoder' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_addr_decoder' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_decerr_slave' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_decerr_slave' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_addr_arbiter_sasd' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_addr_arbiter_sasd' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_splitter' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_splitter' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_splitter__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_splitter__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_crossbar_sasd' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_axi_crossbar' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'system_config_axi_crossbar' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/synth/system_config_axi_crossbar.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-7129] Port S[0] in module generic_baseblocks_v2_1_0_mux_enc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WLAST in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[7] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[6] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[5] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[4] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[3] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[2] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[1] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[0] in module axi_crossbar_v2_1_29_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_29_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_29_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[10] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[9] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[8] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[7] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[6] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[5] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[4] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[3] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[2] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[10] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[9] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[8] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[7] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[6] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[5] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[4] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[3] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[2] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module axi_crossbar_v2_1_29_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[10] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[9] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[8] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[7] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[6] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[5] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[4] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[3] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[2] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[1] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_crossbar_v2_1_29_axi_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4051.973 ; gain = 554.645 ; free physical = 83526 ; free virtual = 117791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4051.973 ; gain = 554.645 ; free physical = 83526 ; free virtual = 117791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4051.973 ; gain = 554.645 ; free physical = 83526 ; free virtual = 117791
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4051.973 ; gain = 0.000 ; free physical = 83526 ; free virtual = 117791
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/system_config_axi_crossbar_ooc.xdc] for cell 'inst'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/system_config_axi_crossbar_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/system_config_axi_crossbar_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/system_config_axi_crossbar_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4190.480 ; gain = 0.000 ; free physical = 83493 ; free virtual = 117758
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4190.480 ; gain = 0.000 ; free physical = 83493 ; free virtual = 117758
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4190.480 ; gain = 693.152 ; free physical = 83490 ; free virtual = 117755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4190.480 ; gain = 693.152 ; free physical = 83490 ; free virtual = 117755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/system_config_axi_crossbar_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4190.480 ; gain = 693.152 ; free physical = 83490 ; free virtual = 117755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4190.480 ; gain = 693.152 ; free physical = 83489 ; free virtual = 117755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 92    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 4190.480 ; gain = 693.152 ; free physical = 83482 ; free virtual = 117748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4399.168 ; gain = 901.840 ; free physical = 83236 ; free virtual = 117502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 4442.199 ; gain = 944.871 ; free physical = 83195 ; free virtual = 117461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 4451.215 ; gain = 953.887 ; free physical = 83187 ; free virtual = 117453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 4451.215 ; gain = 953.887 ; free physical = 83186 ; free virtual = 117452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 4451.215 ; gain = 953.887 ; free physical = 83186 ; free virtual = 117452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 4451.215 ; gain = 953.887 ; free physical = 83186 ; free virtual = 117452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 4451.215 ; gain = 953.887 ; free physical = 83186 ; free virtual = 117452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 4451.215 ; gain = 953.887 ; free physical = 83186 ; free virtual = 117452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 4451.215 ; gain = 953.887 ; free physical = 83186 ; free virtual = 117452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |    22|
|3     |LUT3 |    22|
|4     |LUT4 |    76|
|5     |LUT5 |    78|
|6     |LUT6 |   282|
|7     |FDRE |   141|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 4451.215 ; gain = 953.887 ; free physical = 83186 ; free virtual = 117452
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 143 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 4451.215 ; gain = 815.379 ; free physical = 83186 ; free virtual = 117452
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 4451.223 ; gain = 953.887 ; free physical = 83186 ; free virtual = 117452
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4459.215 ; gain = 0.000 ; free physical = 83465 ; free virtual = 117731
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4541.488 ; gain = 0.000 ; free physical = 83428 ; free virtual = 117694
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 56750b52
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 4541.488 ; gain = 2357.824 ; free physical = 83427 ; free virtual = 117693
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3995.885; main = 3707.135; forked = 353.998
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5431.992; main = 4541.492; forked = 980.773
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/system_config_axi_crossbar_synth_1/system_config_axi_crossbar.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_config_axi_crossbar, cache-ID = b69088a43865fdae
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/system_config_axi_crossbar_synth_1/system_config_axi_crossbar.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_config_axi_crossbar_utilization_synth.rpt -pb system_config_axi_crossbar_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 21:22:14 2025...
[Tue Jan 14 21:22:18 2025] system_config_axi_crossbar_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 4152.484 ; gain = 0.000 ; free physical = 86960 ; free virtual = 121227
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz.xci'
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz.xci'
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
devicepart xcu55c
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_management_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_management_wiz'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_management_wiz
[Tue Jan 14 21:22:21 2025] Launched system_management_wiz_synth_1...
Run output will be captured here: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/system_management_wiz_synth_1/runme.log
[Tue Jan 14 21:22:21 2025] Waiting for system_management_wiz_synth_1 to finish...

*** Running vivado
    with args -log system_management_wiz.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_management_wiz.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_management_wiz.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_management_wiz
Command: synth_design -top system_management_wiz -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1578427
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3864.879 ; gain = 371.738 ; free physical = 83708 ; free virtual = 117976
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_management_wiz' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz.v:49]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_axi_xadc' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_axi_xadc.vhd:236]
	Parameter C_INSTANCE bound to: system_management_wiz_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_axi_lite_ipif' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/axi_lite_ipif_v1_31_a/hdl/src/vhdl/system_management_wiz_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000001111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_slave_attachment' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/axi_lite_ipif_v1_31_a/hdl/src/vhdl/system_management_wiz_slave_attachment.vhd:227]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000001111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 13 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_address_decoder' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/axi_lite_ipif_v1_31_a/hdl/src/vhdl/system_management_wiz_address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000001111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 6 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b00000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized2' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized2' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized3' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized3' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized4' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized4' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized5' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized5' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized6' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized6' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized7' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized7' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized8' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b00001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized8' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized9' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized9' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized10' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized10' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized11' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized11' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized12' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized12' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized13' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized13' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized14' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized14' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized15' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized15' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized16' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized16' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized17' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized17' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized18' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized18' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized19' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized19' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized20' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized20' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized21' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized21' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized22' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized22' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized23' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized23' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized24' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized24' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_pselect_f__parameterized25' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b10000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_pselect_f__parameterized25' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_address_decoder' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/axi_lite_ipif_v1_31_a/hdl/src/vhdl/system_management_wiz_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/axi_lite_ipif_v1_31_a/hdl/src/vhdl/system_management_wiz_slave_attachment.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_slave_attachment' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/axi_lite_ipif_v1_31_a/hdl/src/vhdl/system_management_wiz_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_axi_lite_ipif' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/axi_lite_ipif_v1_31_a/hdl/src/vhdl/system_management_wiz_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 18 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'system_management_wiz_xadc_core_drp' declared at '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_xadc_core_drp.vhd:140' bound to instance 'AXI_SYSMON_CORE_I' of component 'system_management_wiz_xadc_core_drp' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_axi_xadc.vhd:690]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_xadc_core_drp' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_xadc_core_drp.vhd:184]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 18 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
	Parameter COMMON_N_SOURCE bound to: 16'b1111111111111111 
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010111110011111 
	Parameter INIT_42 bound to: 16'b0001010000000000 
	Parameter INIT_43 bound to: 16'b0010000000001111 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b1110001000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100111100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0100011100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011011110010100 
	Parameter INIT_51 bound to: 16'b0100111010000001 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101110100011 
	Parameter INIT_54 bound to: 16'b1010101100000010 
	Parameter INIT_55 bound to: 16'b0100100101100011 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1011000000001010 
	Parameter INIT_58 bound to: 16'b0100111010000001 
	Parameter INIT_59 bound to: 16'b0100100101100011 
	Parameter INIT_5A bound to: 16'b0100100101100011 
	Parameter INIT_5B bound to: 16'b1001101001110100 
	Parameter INIT_5C bound to: 16'b0100100101100011 
	Parameter INIT_5D bound to: 16'b0100010100011110 
	Parameter INIT_5E bound to: 16'b0100010100011110 
	Parameter INIT_5F bound to: 16'b1001000111101011 
	Parameter INIT_60 bound to: 16'b0100110100111001 
	Parameter INIT_61 bound to: 16'b0100110110100111 
	Parameter INIT_62 bound to: 16'b1001101001110100 
	Parameter INIT_63 bound to: 16'b1001101001110100 
	Parameter INIT_68 bound to: 16'b0100110001011110 
	Parameter INIT_69 bound to: 16'b0100101111110010 
	Parameter INIT_6A bound to: 16'b1001100010111111 
	Parameter INIT_6B bound to: 16'b1001100010111111 
	Parameter INIT_7A bound to: 16'b0000000000000000 
	Parameter INIT_7B bound to: 16'b0000000000000000 
	Parameter INIT_7C bound to: 16'b0000000000000000 
	Parameter INIT_7D bound to: 16'b0000000000000000 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.dat - type: string 
INFO: [Synth 8-113] binding component instance 'inst_sysmon' to cell 'SYSMONE4' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_xadc_core_drp.vhd:1149]
	Parameter COMMON_N_SOURCE bound to: 16'b1111111111111111 
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010111110011111 
	Parameter INIT_42 bound to: 16'b0001010000000000 
	Parameter INIT_43 bound to: 16'b0010000000001111 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b1110110111001110 
	Parameter INIT_46 bound to: 16'b0000000000000001 
	Parameter INIT_47 bound to: 16'b0000000000000001 
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0100011100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011011110010100 
	Parameter INIT_51 bound to: 16'b0100111010000001 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101110100011 
	Parameter INIT_54 bound to: 16'b1010101100000010 
	Parameter INIT_55 bound to: 16'b0100100101100011 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1011000000001010 
	Parameter INIT_58 bound to: 16'b0100111010000001 
	Parameter INIT_59 bound to: 16'b0100100101100011 
	Parameter INIT_5A bound to: 16'b0100100101100011 
	Parameter INIT_5B bound to: 16'b1001101001110100 
	Parameter INIT_5C bound to: 16'b0100100101100011 
	Parameter INIT_5D bound to: 16'b0100010100011110 
	Parameter INIT_5E bound to: 16'b0100010100011110 
	Parameter INIT_5F bound to: 16'b1001000111101011 
	Parameter INIT_60 bound to: 16'b1001101001110100 
	Parameter INIT_61 bound to: 16'b0100110110100111 
	Parameter INIT_62 bound to: 16'b1001101001110100 
	Parameter INIT_63 bound to: 16'b1001101001110100 
	Parameter INIT_68 bound to: 16'b1001100010111111 
	Parameter INIT_69 bound to: 16'b0100101111110010 
	Parameter INIT_6A bound to: 16'b1001100010111111 
	Parameter INIT_6B bound to: 16'b1001100010111111 
	Parameter INIT_7A bound to: 16'b0000000000000000 
	Parameter INIT_7B bound to: 16'b0000000000000000 
	Parameter INIT_7C bound to: 16'b0000000000000000 
	Parameter INIT_7D bound to: 16'b0000000000000000 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.dat - type: string 
	Parameter SYSMON_VUSER0_BANK bound to: 68 - type: integer 
	Parameter SYSMON_VUSER0_MONITOR bound to: VCCO - type: string 
INFO: [Synth 8-113] binding component instance 'inst_sysmon_ssit_slave0' to cell 'SYSMONE4' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_xadc_core_drp.vhd:1300]
	Parameter COMMON_N_SOURCE bound to: 16'b1111111111111111 
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010111110011111 
	Parameter INIT_42 bound to: 16'b0001010000000000 
	Parameter INIT_43 bound to: 16'b0010000000001111 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b1110110111001110 
	Parameter INIT_46 bound to: 16'b0000000000000001 
	Parameter INIT_47 bound to: 16'b0000000000000001 
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0100011100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011011110010100 
	Parameter INIT_51 bound to: 16'b0100111010000001 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101110100011 
	Parameter INIT_54 bound to: 16'b1010101100000010 
	Parameter INIT_55 bound to: 16'b0100100101100011 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1011000000001010 
	Parameter INIT_58 bound to: 16'b0100111010000001 
	Parameter INIT_59 bound to: 16'b0100100101100011 
	Parameter INIT_5A bound to: 16'b0100100101100011 
	Parameter INIT_5B bound to: 16'b1001101001110100 
	Parameter INIT_5C bound to: 16'b0100100101100011 
	Parameter INIT_5D bound to: 16'b0100010100011110 
	Parameter INIT_5E bound to: 16'b0100010100011110 
	Parameter INIT_5F bound to: 16'b1001000111101011 
	Parameter INIT_60 bound to: 16'b1001101001110100 
	Parameter INIT_61 bound to: 16'b0100110110100111 
	Parameter INIT_62 bound to: 16'b1001101001110100 
	Parameter INIT_63 bound to: 16'b1001101001110100 
	Parameter INIT_68 bound to: 16'b1001100010111111 
	Parameter INIT_69 bound to: 16'b0100101111110010 
	Parameter INIT_6A bound to: 16'b1001100010111111 
	Parameter INIT_6B bound to: 16'b1001100010111111 
	Parameter INIT_7A bound to: 16'b0000000000000000 
	Parameter INIT_7B bound to: 16'b0000000000000000 
	Parameter INIT_7C bound to: 16'b0000000000000000 
	Parameter INIT_7D bound to: 16'b0000000000000000 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.dat - type: string 
	Parameter SYSMON_VUSER0_BANK bound to: 72 - type: integer 
	Parameter SYSMON_VUSER0_MONITOR bound to: VCCO - type: string 
INFO: [Synth 8-113] binding component instance 'inst_sysmon_ssit_slave1' to cell 'SYSMONE4' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_xadc_core_drp.vhd:1449]
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_xadc_core_drp' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_xadc_core_drp.vhd:184]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_soft_reset' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_soft_reset' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/proc_common_v3_00_a/hdl/src/vhdl/system_management_wiz_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'system_management_wiz_interrupt_control' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/interrupt_control_v2_01_a/hdl/src/vhdl/system_management_wiz_interrupt_control.vhd:240]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 576'b000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_interrupt_control' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/interrupt_control_v2_01_a/hdl/src/vhdl/system_management_wiz_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'system_management_wiz_axi_xadc' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_axi_xadc.vhd:236]
INFO: [Synth 8-6155] done synthesizing module 'system_management_wiz' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz.v:49]
WARNING: [Synth 8-6014] Unused sequential element convst_reg_input_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_xadc_core_drp.vhd:687]
WARNING: [Synth 8-6014] Unused sequential element mux_addr_no_i_ssit_master_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_xadc_core_drp.vhd:1249]
WARNING: [Synth 8-6014] Unused sequential element mux_addr_no_i_ssit_master_i_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_xadc_core_drp.vhd:1260]
WARNING: [Synth 8-3848] Net ot_i in module/entity system_management_wiz_xadc_core_drp does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_xadc_core_drp.vhd:218]
WARNING: [Synth 8-3848] Net vn_ssit_slave0 in module/entity system_management_wiz_xadc_core_drp does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_xadc_core_drp.vhd:318]
WARNING: [Synth 8-3848] Net vp_ssit_slave0 in module/entity system_management_wiz_xadc_core_drp does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_xadc_core_drp.vhd:317]
WARNING: [Synth 8-3848] Net dummy_aux_channel_n in module/entity system_management_wiz_xadc_core_drp does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_xadc_core_drp.vhd:323]
WARNING: [Synth 8-3848] Net dummy_aux_channel_p in module/entity system_management_wiz_xadc_core_drp does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_xadc_core_drp.vhd:324]
WARNING: [Synth 8-3848] Net vn_ssit_slave1 in module/entity system_management_wiz_xadc_core_drp does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_xadc_core_drp.vhd:320]
WARNING: [Synth 8-3848] Net vp_ssit_slave1 in module/entity system_management_wiz_xadc_core_drp does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_xadc_core_drp.vhd:319]
WARNING: [Synth 8-7129] Port Bus2IP_Data[1] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[2] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[3] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[4] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[5] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[6] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[7] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[8] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[9] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[10] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[11] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[12] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[13] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[1] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[2] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[3] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[0] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[1] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[2] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[3] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[4] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[5] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[6] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[9] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[11] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[12] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[13] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[14] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[15] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[0] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[1] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[2] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[3] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[4] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[5] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[6] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[9] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[11] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[12] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[13] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[14] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[15] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port IPIF_Reg_Interrupts[0] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port IPIF_Reg_Interrupts[1] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port IPIF_Lvl_Interrupts[0] in module system_management_wiz_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[0] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[1] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[2] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[3] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[4] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[5] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[6] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[7] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[8] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[9] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[10] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[11] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[12] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[13] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[14] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[15] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[16] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[17] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[18] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[19] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[20] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[21] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[22] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[23] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[24] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[25] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[26] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[27] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[0] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[1] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[2] in module system_management_wiz_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[0] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[5] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[6] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[7] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[0] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[5] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[6] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[7] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Addr[2] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Addr[11] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Addr[12] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[0] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[1] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[2] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[3] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[4] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[5] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[6] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[7] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[8] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[9] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[10] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[11] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[12] in module system_management_wiz_xadc_core_drp is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3971.785 ; gain = 478.645 ; free physical = 83575 ; free virtual = 117845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3971.785 ; gain = 478.645 ; free physical = 83575 ; free virtual = 117844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3971.785 ; gain = 478.645 ; free physical = 83575 ; free virtual = 117844
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3979.785 ; gain = 0.000 ; free physical = 83578 ; free virtual = 117848
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_ooc.xdc] for cell 'inst'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_board.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz.xdc] for cell 'inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_management_wiz_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_management_wiz_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/system_management_wiz_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/system_management_wiz_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4127.723 ; gain = 0.000 ; free physical = 83543 ; free virtual = 117812
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4127.723 ; gain = 0.000 ; free physical = 83543 ; free virtual = 117812
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4127.723 ; gain = 634.582 ; free physical = 83540 ; free virtual = 117809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4127.723 ; gain = 634.582 ; free physical = 83540 ; free virtual = 117809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/system_management_wiz_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4127.723 ; gain = 634.582 ; free physical = 83540 ; free virtual = 117809
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system_management_wiz_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'system_management_wiz_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4127.723 ; gain = 634.582 ; free physical = 83539 ; free virtual = 117809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 20    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 182   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 63    
	   4 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4127.723 ; gain = 634.582 ; free physical = 83537 ; free virtual = 117808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 4387.066 ; gain = 893.926 ; free physical = 83226 ; free virtual = 117496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4472.129 ; gain = 978.988 ; free physical = 83141 ; free virtual = 117412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4472.129 ; gain = 978.988 ; free physical = 83141 ; free virtual = 117412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_master_reg_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_master_reg_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_master_reg_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_master_reg_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_master_reg_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_master_reg_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_master_reg_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_master_reg_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_master_reg_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_master_reg_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_master_reg_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_master_reg_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_master_reg_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_master_reg_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_master_reg_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_master_reg_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave0_reg_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave0_reg_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave0_reg_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave0_reg_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave0_reg_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave0_reg_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave0_reg_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave0_reg_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave0_reg_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave0_reg_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave0_reg_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave0_reg_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave0_reg_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave0_reg_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave0_reg_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave0_reg_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_master_reg_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_master_reg_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_master_reg_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_master_reg_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_master_reg_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_master_reg_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_master_reg_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_master_reg_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_slave0_reg_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_slave0_reg_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_slave0_reg_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_slave0_reg_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_slave0_reg_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_slave0_reg_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_slave0_reg_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_slave0_reg_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave1_reg_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave1_reg_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave1_reg_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave1_reg_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave1_reg_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave1_reg_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave1_reg_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave1_reg_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave1_reg_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave1_reg_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave1_reg_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave1_reg_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave1_reg_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave1_reg_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave1_reg_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/di_ssit_slave1_reg_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_slave1_reg_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_slave1_reg_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_slave1_reg_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_slave1_reg_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_slave1_reg_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_slave1_reg_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_slave1_reg_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_SYSMON_CORE_I/daddr_ssit_slave1_reg_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 4472.129 ; gain = 978.988 ; free physical = 83141 ; free virtual = 117411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 4472.129 ; gain = 978.988 ; free physical = 83141 ; free virtual = 117411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 4472.129 ; gain = 978.988 ; free physical = 83141 ; free virtual = 117411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 4472.129 ; gain = 978.988 ; free physical = 83141 ; free virtual = 117411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 4472.129 ; gain = 978.988 ; free physical = 83141 ; free virtual = 117411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 4472.129 ; gain = 978.988 ; free physical = 83141 ; free virtual = 117411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |    74|
|2     |LUT2     |    32|
|3     |LUT3     |    40|
|4     |LUT4     |    20|
|5     |LUT5     |    98|
|6     |LUT6     |    56|
|7     |SYSMONE4 |     3|
|8     |FDRE     |   643|
|9     |FDSE     |    35|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 4472.129 ; gain = 978.988 ; free physical = 83141 ; free virtual = 117411
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 86 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4472.129 ; gain = 823.051 ; free physical = 83141 ; free virtual = 117411
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 4472.137 ; gain = 978.988 ; free physical = 83141 ; free virtual = 117411
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4472.137 ; gain = 0.000 ; free physical = 83177 ; free virtual = 117448
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4524.957 ; gain = 0.000 ; free physical = 83417 ; free virtual = 117688
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ff0bf15a
INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 183 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 4524.957 ; gain = 2342.363 ; free physical = 83417 ; free virtual = 117688
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3692.191; main = 3692.191; forked = 354.053
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5108.500; main = 4524.961; forked = 980.773
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/system_management_wiz_synth_1/system_management_wiz.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_management_wiz, cache-ID = a5d4802edfe63eb3
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/system_management_wiz_synth_1/system_management_wiz.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_management_wiz_utilization_synth.rpt -pb system_management_wiz_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 21:23:15 2025...
[Tue Jan 14 21:23:19 2025] system_management_wiz_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 4184.270 ; gain = 0.000 ; free physical = 86942 ; free virtual = 121213
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz.xci'
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz.xci'
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_50Mhz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_50Mhz'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_50Mhz
[Tue Jan 14 21:23:20 2025] Launched clk_wiz_50Mhz_synth_1...
Run output will be captured here: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/clk_wiz_50Mhz_synth_1/runme.log
[Tue Jan 14 21:23:20 2025] Waiting for clk_wiz_50Mhz_synth_1 to finish...

*** Running vivado
    with args -log clk_wiz_50Mhz.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_50Mhz.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source clk_wiz_50Mhz.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_50Mhz
Command: synth_design -top clk_wiz_50Mhz -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1579124
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3865.367 ; gain = 373.707 ; free physical = 83694 ; free virtual = 117966
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_50Mhz' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz.v:68]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_50Mhz_clk_wiz' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80704]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 48.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 24.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80704]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_50Mhz_clk_wiz' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_50Mhz' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3933.305 ; gain = 441.645 ; free physical = 83604 ; free virtual = 117876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3945.180 ; gain = 453.520 ; free physical = 83601 ; free virtual = 117874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3945.180 ; gain = 453.520 ; free physical = 83601 ; free virtual = 117874
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3959.117 ; gain = 0.000 ; free physical = 83590 ; free virtual = 117863
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz_board.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz.xdc] for cell 'inst'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_wiz_50Mhz_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_wiz_50Mhz_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/clk_wiz_50Mhz_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/clk_wiz_50Mhz_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4036.023 ; gain = 0.000 ; free physical = 83571 ; free virtual = 117843
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4036.023 ; gain = 0.000 ; free physical = 83571 ; free virtual = 117843
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4036.023 ; gain = 544.363 ; free physical = 83568 ; free virtual = 117840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4036.023 ; gain = 544.363 ; free physical = 83568 ; free virtual = 117840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/clk_wiz_50Mhz_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4036.023 ; gain = 544.363 ; free physical = 83568 ; free virtual = 117840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4036.023 ; gain = 544.363 ; free physical = 83567 ; free virtual = 117840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4036.023 ; gain = 544.363 ; free physical = 83567 ; free virtual = 117840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4372.430 ; gain = 880.770 ; free physical = 83219 ; free virtual = 117492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4372.430 ; gain = 880.770 ; free physical = 83219 ; free virtual = 117492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4382.445 ; gain = 890.785 ; free physical = 83210 ; free virtual = 117483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4396.320 ; gain = 904.660 ; free physical = 83209 ; free virtual = 117482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4396.320 ; gain = 904.660 ; free physical = 83209 ; free virtual = 117482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4396.320 ; gain = 904.660 ; free physical = 83209 ; free virtual = 117482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4396.320 ; gain = 904.660 ; free physical = 83209 ; free virtual = 117482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4396.320 ; gain = 904.660 ; free physical = 83209 ; free virtual = 117482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4396.320 ; gain = 904.660 ; free physical = 83209 ; free virtual = 117482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |LUT1       |     1|
|3     |MMCME4_ADV |     1|
|4     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4396.320 ; gain = 904.660 ; free physical = 83209 ; free virtual = 117482
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 4396.320 ; gain = 813.816 ; free physical = 83209 ; free virtual = 117482
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4396.328 ; gain = 904.660 ; free physical = 83209 ; free virtual = 117482
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4396.328 ; gain = 0.000 ; free physical = 83209 ; free virtual = 117482
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4472.531 ; gain = 0.000 ; free physical = 83421 ; free virtual = 117694
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete | Checksum: 7855fb42
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 4472.531 ; gain = 2291.418 ; free physical = 83421 ; free virtual = 117694
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3662.552; main = 3662.552; forked = 354.033
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5033.883; main = 4472.535; forked = 980.777
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/clk_wiz_50Mhz_synth_1/clk_wiz_50Mhz.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_wiz_50Mhz, cache-ID = bfa59d2069d32da0
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/clk_wiz_50Mhz_synth_1/clk_wiz_50Mhz.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_wiz_50Mhz_utilization_synth.rpt -pb clk_wiz_50Mhz_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 21:24:10 2025...
[Tue Jan 14 21:24:14 2025] clk_wiz_50Mhz_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 4207.117 ; gain = 0.000 ; free physical = 86918 ; free virtual = 121190
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0.xci'
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0.xci'
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_quad_spi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_quad_spi_0'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_quad_spi_0
[Tue Jan 14 21:24:14 2025] Launched axi_quad_spi_0_synth_1...
Run output will be captured here: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_quad_spi_0_synth_1/runme.log
[Tue Jan 14 21:24:14 2025] Waiting for axi_quad_spi_0_synth_1 to finish...

*** Running vivado
    with args -log axi_quad_spi_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_quad_spi_0.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source axi_quad_spi_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_quad_spi_0
Command: synth_design -top axi_quad_spi_0 -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1579794
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3865.516 ; gain = 373.738 ; free physical = 83672 ; free virtual = 117963
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/synth/axi_quad_spi_0.vhd:95]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_XIP_PERF_MODE bound to: 1 - type: integer 
	Parameter C_BYTE_LEVEL_INTERRUPT_EN bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 256 - type: integer 
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 2 - type: integer 
	Parameter C_USE_STARTUP bound to: 1 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 2 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36498' bound to instance 'U0' of component 'axi_quad_spi' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/synth/axi_quad_spi_0.vhd:285]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36738]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34994]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DI_INT_IO3_I_REG' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:35332]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DI_INT_IO2_I_REG' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:35343]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DI_INT_IO1_I_REG' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:35354]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DI_INT_IO0_I_REG' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:35366]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO0_I_REG' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:35463]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO1_I_REG' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:35474]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO2_I_REG' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:35485]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO3_I_REG' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:35497]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19206]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DI_INT_IO3_I_REG' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19670]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DI_INT_IO2_I_REG' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19681]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DI_INT_IO1_I_REG' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19692]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DI_INT_IO0_I_REG' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19704]
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_1' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:2455]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:2463]
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:14941]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CMD_ERR_S2AX_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15224]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CMD_ERR_S2AX_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15232]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_D1_REG_S2AX_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15243]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_D1_REG_S2AX_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15251]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15277]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15285]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_3' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15293]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MST_N_SLV_MODE_S2AX_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15306]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MST_N_SLV_MODE_S2AX_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15314]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_3' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15380]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15388]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_3' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15396]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_EMPTY_AX2S_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15409]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_EMPTY_AX2S_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15417]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_EMPTY_S2AX_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15429]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_EMPTY_S2AX_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15437]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'TX_EMPT_4_SPISR_S2AX_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15449]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'TX_EMPT_4_SPISR_S2AX_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_FULL_AX2S_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15468]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_FULL_AX2S_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15476]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPIXFER_DONE_S2AX_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15487]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPIXFER_DONE_S2AX_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15495]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15520]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15528]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_FULL_S2AX_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15542]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_FULL_S2AX_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15550]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15573]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15581]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_3' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15589]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DTR_UNDERRUN_S2AX_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15599]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DTR_UNDERRUN_S2AX_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15607]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_0_LOOP_AX2S_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15617]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_0_LOOP_AX2S_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15625]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_1_SPE_AX2S_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15636]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_1_SPE_AX2S_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15644]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_2_MST_N_SLV_AX2S_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15655]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_2_MST_N_SLV_AX2S_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15663]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_3_CPOL_AX2S_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15674]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_3_CPOL_AX2S_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15682]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_4_CPHA_AX2S_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15693]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_4_CPHA_AX2S_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15701]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_5_TXFIFO_AX2S_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15712]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_5_TXFIFO_AX2S_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15720]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_6_RXFIFO_RST_AX2S_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15731]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_6_RXFIFO_RST_AX2S_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15739]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_7_SS_AX2S_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15750]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_7_SS_AX2S_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15758]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_8_TR_INHIBIT_AX2S_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15769]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_8_TR_INHIBIT_AX2S_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15777]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_9_LSB_AX2S_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_9_LSB_AX2S_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15796]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15812]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15820]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15812]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15820]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SR_3_MODF_AX2S_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15833]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SR_3_MODF_AX2S_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15841]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_AX2S_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15858]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_SYNC_AXI_2_SPI_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15866]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_S2AX_1_CDC' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15891]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_S2AX_2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15899]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_S2AX_3' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:15907]
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:14941]
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151' bound to instance 'RX_FIFO_II' of component 'xpm_fifo_async' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:21050]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:508]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'counter_f' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/lib_fifo_v1_0_rfs.vhd:1932]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized1' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized1' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:13465]
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:13465]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
INFO: [Synth 8-638] synthesizing module 'qspi_startup_block' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:2929]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-113] binding component instance 'STARTUP3_8SERIES_inst' to cell 'STARTUPE3' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:3126]
INFO: [Synth 8-256] done synthesizing module 'qspi_startup_block' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:2929]
INFO: [Synth 8-638] synthesizing module 'qspi_look_up_logic' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:11160]
INFO: [Synth 8-113] binding component instance 'TXFIFO_FIRST_ENTRY_REG_I' to cell 'FDRE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:12739]
INFO: [Synth 8-113] binding component instance 'TXFIFO_FIRST_ENTRY_REG_I' to cell 'FDRE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:12739]
INFO: [Synth 8-113] binding component instance 'TXFIFO_FIRST_ENTRY_REG_I' to cell 'FDRE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:12739]
INFO: [Synth 8-113] binding component instance 'TXFIFO_FIRST_ENTRY_REG_I' to cell 'FDRE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:12739]
INFO: [Synth 8-113] binding component instance 'TXFIFO_FIRST_ENTRY_REG_I' to cell 'FDRE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:12739]
INFO: [Synth 8-113] binding component instance 'TXFIFO_FIRST_ENTRY_REG_I' to cell 'FDRE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:12739]
INFO: [Synth 8-113] binding component instance 'TXFIFO_FIRST_ENTRY_REG_I' to cell 'FDRE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:12739]
INFO: [Synth 8-113] binding component instance 'TXFIFO_FIRST_ENTRY_REG_I' to cell 'FDRE' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:12739]
INFO: [Synth 8-256] done synthesizing module 'qspi_look_up_logic' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:11160]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_control_logic' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:3872]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'QSPI_SS_T' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:4116]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'QSPI_SCK_T' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:4138]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'QSPI_IO0_T' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:4159]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'QSPI_IO1_T' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:4181]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'QSPI_IO2_T' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:4221]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'QSPI_IO3_T' to cell 'FD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:4243]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:7209]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_control_logic' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:3872]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:13820]
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:13820]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19206]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34994]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36738]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/synth/axi_quad_spi_0.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:758]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:758]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element QSPI_LOOK_UP_MODE_2_MEMORY_2.DTR_FIFO_Data_Exists_d3_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:12710]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:4361]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_1dly_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:4362]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d3_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:4524]
WARNING: [Synth 8-6014] Unused sequential element RX_DATA_SCK_RATIO_2_GEN1.Data_To_Rx_FIFO_1_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:4630]
WARNING: [Synth 8-6014] Unused sequential element RX_DATA_SCK_RATIO_2_GEN1.Data_To_Rx_FIFO_2_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:4675]
WARNING: [Synth 8-6014] Unused sequential element MODF_strobe_int_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:4390]
WARNING: [Synth 8-3848] Net SPIXfer_done_Rx_Wr_en in module/entity qspi_mode_control_logic does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:3792]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d1_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19837]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d2_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19838]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d3_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19839]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_d1_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19938]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_1_reg was removed.  [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19940]
WARNING: [Synth 8-3848] Net SCK_O in module/entity qspi_core_interface does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19153]
WARNING: [Synth 8-3848] Net IO0_O in module/entity qspi_core_interface does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19157]
WARNING: [Synth 8-3848] Net IO0_T in module/entity qspi_core_interface does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19158]
WARNING: [Synth 8-3848] Net IO1_O in module/entity qspi_core_interface does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19161]
WARNING: [Synth 8-3848] Net IO1_T in module/entity qspi_core_interface does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19162]
WARNING: [Synth 8-3848] Net IO2_O in module/entity qspi_core_interface does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19165]
WARNING: [Synth 8-3848] Net IO2_T in module/entity qspi_core_interface does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19166]
WARNING: [Synth 8-3848] Net IO3_O in module/entity qspi_core_interface does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19169]
WARNING: [Synth 8-3848] Net IO3_T in module/entity qspi_core_interface does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19170]
WARNING: [Synth 8-3848] Net spicr_5_txfifo_rst_to_spi_clk in module/entity qspi_core_interface does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19496]
WARNING: [Synth 8-3848] Net SS_I_int in module/entity qspi_core_interface does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19620]
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34885]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34893]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34897]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34898]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34899]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34913]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34917]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34918]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34919]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34920]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34921]
WARNING: [Synth 8-3848] Net di_int in module/entity axi_quad_spi_top does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:35260]
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36681]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36682]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36685]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36686]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36691]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36692]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36695]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36696]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36711]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi does not have driver. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36712]
WARNING: [Synth 8-7129] Port bus2ip_data[1] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_data[2] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_data[3] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_data[4] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_data[5] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_data[6] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_data[7] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_data[8] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_data[9] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_data[10] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_data[11] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_data[12] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_data[13] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_data[14] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_data[15] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_data[16] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_data[17] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_be[1] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_be[2] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_be[3] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_rdce[0] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_rdce[1] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_rdce[2] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_rdce[3] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_rdce[4] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_rdce[5] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_rdce[6] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_rdce[9] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_rdce[11] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_rdce[12] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_rdce[13] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_rdce[14] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_rdce[15] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_wrce[0] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_wrce[1] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_wrce[2] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_wrce[3] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_wrce[4] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_wrce[5] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_wrce[6] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_wrce[9] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_wrce[11] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_wrce[12] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_wrce[13] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_wrce[14] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_wrce[15] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipif_reg_interrupts[0] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipif_reg_interrupts[1] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipif_lvl_interrupts[0] in module interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[0] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[1] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[2] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[3] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[4] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[5] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[6] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[7] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[8] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[9] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[10] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[11] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[12] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[13] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[14] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[15] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[16] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[17] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[18] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[19] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[20] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[21] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[22] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[23] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[24] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[25] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[26] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[27] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[0] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[1] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[2] in module soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[0] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[1] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[2] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[3] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[4] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[5] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[6] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[7] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[8] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[9] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[10] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[11] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[12] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[13] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[14] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[15] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[16] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[17] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[18] in module qspi_status_slave_sel_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_SPISSR_Data[19] in module qspi_status_slave_sel_reg is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4069.453 ; gain = 577.676 ; free physical = 83435 ; free virtual = 117729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4069.453 ; gain = 577.676 ; free physical = 83435 ; free virtual = 117729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4069.453 ; gain = 577.676 ; free physical = 83435 ; free virtual = 117729
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4077.453 ; gain = 0.000 ; free physical = 83435 ; free virtual = 117728
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0_ooc.xdc] for cell 'U0'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_quad_spi_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_quad_spi_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'U0'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_quad_spi_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_quad_spi_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_quad_spi_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_quad_spi_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4188.391 ; gain = 0.000 ; free physical = 83399 ; free virtual = 117692
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 116 instances were transformed.
  FD => FDRE: 20 instances
  FDR => FDRE: 79 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4188.391 ; gain = 0.000 ; free physical = 83399 ; free virtual = 117692
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 4188.391 ; gain = 696.613 ; free physical = 83396 ; free virtual = 117690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 4188.391 ; gain = 696.613 ; free physical = 83396 ; free virtual = 117690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_quad_spi_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 4188.391 ; gain = 696.613 ; free physical = 83396 ; free virtual = 117690
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'qspi_cntrl_ps_reg' in module 'qspi_mode_control_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                cmd_send |                              001 |                              001
               addr_send |                              010 |                              010
          temp_addr_send |                              011 |                              011
          temp_data_send |                              100 |                              101
               data_send |                              101 |                              100
       temp_data_receive |                              110 |                              111
            data_receive |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'qspi_cntrl_ps_reg' using encoding 'sequential' in module 'qspi_mode_control_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 4188.391 ; gain = 696.613 ; free physical = 83394 ; free virtual = 117689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input    9 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 4     
	   4 Input    8 Bit       Adders := 10    
	   3 Input    8 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   4 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 92    
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 32    
	                8 Bit    Registers := 35    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 191   
+---RAMs : 
	               2K Bit	(256 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   3 Input    9 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 7     
	   2 Input    7 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 16    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	  32 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 69    
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 15    
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 129   
	   4 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.MST_N_SLV_MODE_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.MST_N_SLV_MODE_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SLV_MODF_STRB_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SLV_MODF_STRB_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SLV_MODF_STRB_S2AX_3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.MODF_STROBE_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.MODF_STROBE_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.MODF_STROBE_S2AX_3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_EMPTY_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_EMPTY_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_FIFO_EMPTY_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_FIFO_EMPTY_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_FIFO_FULL_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_FIFO_FULL_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPIXFER_DONE_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPIXFER_DONE_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_FULL_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_FULL_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.DTR_UNDERRUN_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.DTR_UNDERRUN_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_0_LOOP_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_0_LOOP_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_6_RXFIFO_RST_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_6_RXFIFO_RST_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_7_SS_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_7_SS_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_9_LSB_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_9_LSB_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SR_3_MODF_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SR_3_MODF_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_SCK_T) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_SPISEL) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/STARTUP_USED_1.DI_INT_IO3_I_REG) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/STARTUP_USED_1.DI_INT_IO2_I_REG) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/STARTUP_USED_1.DI_INT_IO1_I_REG) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/STARTUP_USED_1.DI_INT_IO0_I_REG) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG) is unused and will be removed from module axi_quad_spi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4188.391 ; gain = 696.613 ; free physical = 83393 ; free virtual = 117688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------+-------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                            | Depth x Width | Implemented As | 
+---------------------+-------------------------------------------------------+---------------+----------------+
|rom                  | rom[255]                                              | 256x12        | LUT            | 
|dist_mem_gen_v8_0_13 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[255] | 256x12        | LUT            | 
+---------------------+-------------------------------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------+----------------------------------+-----------+----------------------+--------------+
|Module Name      | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+-----------------+----------------------------------+-----------+----------------------+--------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 256 x 8              | RAM64M8 x 8  | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 256 x 8              | RAM64M8 x 8  | 
+-----------------+----------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 4399.109 ; gain = 907.332 ; free physical = 83160 ; free virtual = 117455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 4442.156 ; gain = 950.379 ; free physical = 83117 ; free virtual = 117412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-----------------+----------------------------------+-----------+----------------------+--------------+
|Module Name      | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+-----------------+----------------------------------+-----------+----------------------+--------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 256 x 8              | RAM64M8 x 8  | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 256 x 8              | RAM64M8 x 8  | 
+-----------------+----------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 4442.156 ; gain = 950.379 ; free physical = 83117 ; free virtual = 117412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 4442.156 ; gain = 950.379 ; free physical = 83116 ; free virtual = 117411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 4442.156 ; gain = 950.379 ; free physical = 83116 ; free virtual = 117411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 4442.156 ; gain = 950.379 ; free physical = 83116 ; free virtual = 117411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 4442.156 ; gain = 950.379 ; free physical = 83116 ; free virtual = 117411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 4442.156 ; gain = 950.379 ; free physical = 83116 ; free virtual = 117411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 4442.156 ; gain = 950.379 ; free physical = 83116 ; free virtual = 117411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_quad_spi | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[7] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_quad_spi | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_6_reg                                      | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY8    |    12|
|2     |LUT1      |    30|
|3     |LUT2      |   207|
|4     |LUT3      |    92|
|5     |LUT4      |   133|
|6     |LUT5      |   180|
|7     |LUT6      |   223|
|8     |MUXF7     |     6|
|9     |MUXF8     |     3|
|10    |RAM64M8   |     8|
|11    |RAM64X1D  |     8|
|12    |SRL16E    |     2|
|13    |STARTUPE3 |     1|
|14    |FD        |    10|
|15    |FDR       |    41|
|16    |FDRE      |   819|
|17    |FDSE      |    27|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 4442.156 ; gain = 950.379 ; free physical = 83116 ; free virtual = 117411
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 299 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4442.156 ; gain = 831.441 ; free physical = 83116 ; free virtual = 117411
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 4442.164 ; gain = 950.379 ; free physical = 83116 ; free virtual = 117411
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4442.164 ; gain = 0.000 ; free physical = 83396 ; free virtual = 117691
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4537.398 ; gain = 0.000 ; free physical = 83354 ; free virtual = 117649
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 67 instances were transformed.
  FD => FDRE: 10 instances
  FDR => FDRE: 41 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

Synth Design complete | Checksum: 725505a5
INFO: [Common 17-83] Releasing license: Synthesis
348 Infos, 165 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 4537.398 ; gain = 2357.168 ; free physical = 83354 ; free virtual = 117649
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3819.329; main = 3705.520; forked = 354.010
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5260.793; main = 4537.402; forked = 980.773
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_quad_spi_0_synth_1/axi_quad_spi_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_quad_spi_0, cache-ID = 9c68ccccb2b3ca67
INFO: [Coretcl 2-1174] Renamed 86 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/axi_quad_spi_0_synth_1/axi_quad_spi_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_quad_spi_0_utilization_synth.rpt -pb axi_quad_spi_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 21:25:15 2025...
[Tue Jan 14 21:25:19 2025] axi_quad_spi_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 4221.059 ; gain = 0.000 ; free physical = 86896 ; free virtual = 121193
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/cms_subsystem_0.xci'
WARNING: [Vivado 12-818] No files matched '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/cms_subsystem_0.xci'
WARNING: [Coretcl 2-1618] The 'xilinx.com:ip:cms_subsystem:4.0' IP is intended for use in IPI only.
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] bd_7485_axi_bram_ctrl_firmware_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] bd_7485_axi_bram_ctrl_firmware_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] bd_7485_axi_bram_ctrl_firmware_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] bd_7485_axi_bram_ctrl_firmware_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] bd_7485_axi_bram_ctrl_regmap_cmc_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] bd_7485_axi_bram_ctrl_regmap_cmc_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] bd_7485_axi_bram_ctrl_regmap_cmc_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] bd_7485_axi_bram_ctrl_regmap_cmc_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] bd_7485_axi_bram_ctrl_regmap_host_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] bd_7485_axi_bram_ctrl_regmap_host_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] bd_7485_axi_bram_ctrl_regmap_host_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] bd_7485_axi_bram_ctrl_regmap_host_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_cmc_mb_rst_n/gpio_io_o> is being overridden by the user with net <axi_gpio_mb_reset_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_mutex_cmc/gpio2_io_o> is being overridden by the user with net <axi_gpio_mutex_cmc_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_mutex_host/gpio2_io_i> is being overridden by the user with net <axi_gpio_mutex_cmc_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_mutex_cmc/gpio_io_i> is being overridden by the user with net <axi_gpio_mutex_host_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_mutex_host/gpio_io_o> is being overridden by the user with net <axi_gpio_mutex_host_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_timebase/gpio_io_i> is being overridden by the user with net <c_counter_binary_0_Q>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_hbm_temp/gpio_io_i> is being overridden by the user with net <concat_hbm_temp_net>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_mb_intr/gpio_io_o> is being overridden by the user with net <interrupt_gpio_net>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_wdt/gpio_io_o> is being overridden by the user with net <wdt_freeze>. This pin will not be connected as a part of interface connection <GPIO>.
Slave segment '/axi_bram_ctrl_firmware/S_AXI/Mem0' is being assigned into address space '/s_axi_ctrl' at <0x0000_0000 [ 128K ]>.
Slave segment '/axi_gpio_cmc_mb_rst_n/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0002_0000 [ 4K ]>.
Slave segment '/axi_gpio_mutex_host/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0002_1000 [ 4K ]>.
Slave segment '/axi_intc_host/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0002_2000 [ 4K ]>.
Slave segment '/build_info_host/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl' at <0x0002_A000 [ 4K ]>.
Slave segment '/axi_bram_ctrl_regmap_host/S_AXI/Mem0' is being assigned into address space '/s_axi_ctrl' at <0x0002_8000 [ 8K ]>.
Address Space </s_axi_ctrl> has no unaddressed segments
Slave segment '/build_info_cmc/S_AXI/reg0' is being assigned into address space '/microblaze_cmc/Data' at <0x01F0_0000 [ 64K ]>.
Slave segment '/axi_gpio_hbm_temp/S_AXI/Reg' is being assigned into address space '/microblaze_cmc/Data' at <0x01F2_0000 [ 64K ]>.
Slave segment '/axi_gpio_mb_intr/S_AXI/Reg' is being assigned into address space '/microblaze_cmc/Data' at <0x01F3_0000 [ 64K ]>.
Slave segment '/axi_gpio_wdt/S_AXI/Reg' is being assigned into address space '/microblaze_cmc/Data' at <0x01F4_0000 [ 64K ]>.
Slave segment '/axi_intc_cmc/S_AXI/Reg' is being assigned into address space '/microblaze_cmc/Data' at <0x01F5_0000 [ 64K ]>.
Slave segment '/axi_timebase_wdt/S_AXI/Reg' is being assigned into address space '/microblaze_cmc/Data' at <0x01F6_0000 [ 64K ]>.
Slave segment '/axi_uartlite_satellite/S_AXI/Reg' is being assigned into address space '/microblaze_cmc/Data' at <0x01F7_0000 [ 64K ]>.
Slave segment '/axi_gpio_timebase/S_AXI/Reg' is being assigned into address space '/microblaze_cmc/Data' at <0x01F9_0000 [ 64K ]>.
Slave segment '/axi_bram_ctrl_regmap_cmc/S_AXI/Mem0' is being assigned into address space '/microblaze_cmc/Data' at <0x01FA_0000 [ 8K ]>.
Slave segment '/axi_gpio_mutex_cmc/S_AXI/Reg' is being assigned into address space '/microblaze_cmc/Data' at <0x01FB_0000 [ 64K ]>.
Slave segment '/axi_uartlite_usb/S_AXI/Reg' is being assigned into address space '/microblaze_cmc/Data' at <0x01F8_0000 [ 64K ]>.
Slave segment '/microblaze_local_memory/lmb_bram_if_cntlr/SLMB/Mem' is being assigned into address space '/microblaze_cmc/Data' at <0xF000_0000 [ 128K ]>.
Slave segment '/microblaze_local_memory/lmb_bram_if_cntlr/SLMB1/Mem' is being assigned into address space '/microblaze_cmc/Instruction' at <0xF000_0000 [ 128K ]>.
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4293.465 ; gain = 72.406 ; free physical = 86728 ; free virtual = 121025
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /axi_intc_cmc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cms_subsystem_0'...
======================================================================================================================================
CMS INFO : Loading fw/cms_xcu55.elf file into Microblaze inst/microblaze_cmc for cms_subsystem_0
======================================================================================================================================
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/microblaze_local_memory/lmb_bram/addrb'(32) to pin: '/microblaze_local_memory/ext_bram_if_ctrl_addr'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_map_bram/addrb'(32) to pin: '/axi_bram_ctrl_regmap_host/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_map_bram/addra'(32) to pin: '/axi_bram_ctrl_regmap_cmc/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/microblaze_local_memory/lmb_bram/addrb'(32) to pin: '/microblaze_local_memory/ext_bram_if_ctrl_addr'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_map_bram/addrb'(32) to pin: '/axi_bram_ctrl_regmap_host/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_map_bram/addra'(32) to pin: '/axi_bram_ctrl_regmap_cmc/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_11/bd_7485_axi_timebase_wdt_0_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_12/bd_7485_axi_uartlite_satellite_0_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_13/bd_7485_axi_uartlite_usb_0_ooc.xdc'
Exporting to file /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/hw_handoff/cms_subsystem_0.hwh
Generated Hardware Definition File /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/cms_subsystem_0.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4319.551 ; gain = 98.492 ; free physical = 86605 ; free virtual = 121000
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP cms_subsystem_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_and_gate_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_axi_bram_ctrl_firmware_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_axi_bram_ctrl_regmap_cmc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_axi_bram_ctrl_regmap_host_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_axi_gpio_cmc_mb_rst_n_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_axi_gpio_hbm_temp_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_axi_gpio_mb_intr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_axi_gpio_mutex_cmc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_axi_gpio_mutex_host_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_axi_gpio_timebase_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_axi_gpio_wdt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_axi_intc_cmc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_axi_intc_host_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_axi_timebase_wdt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_axi_uartlite_satellite_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_axi_uartlite_usb_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_build_info_cmc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_build_info_host_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_dlmb_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_freerun_counter_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_ilmb_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_lmb_bram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_lmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_microblaze_axi_vip_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_microblaze_cmc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_msp432_bsl_crc_gen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_psreset_cmc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_reachout_axi_vip_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_reg_map_bram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_reset_inverter_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_7485_xbar_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cms_subsystem_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_msp432_bsl_crc_gen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_xbar_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_and_gate_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_axi_intc_cmc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_ilmb_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_reset_inverter_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_axi_bram_ctrl_firmware_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_axi_uartlite_satellite_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_reachout_axi_vip_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_axi_bram_ctrl_regmap_cmc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_axi_intc_host_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_build_info_host_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_psreset_cmc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_axi_bram_ctrl_regmap_host_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_axi_timebase_wdt_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_lmb_bram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_axi_gpio_cmc_mb_rst_n_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_axi_uartlite_usb_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_microblaze_axi_vip_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_axi_gpio_hbm_temp_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_axi_gpio_wdt_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_dlmb_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_reg_map_bram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_axi_gpio_mb_intr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_axi_gpio_timebase_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_build_info_cmc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_microblaze_cmc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_axi_gpio_mutex_cmc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_freerun_counter_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_axi_gpio_mutex_host_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_lmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7485_xbar_0
[Tue Jan 14 21:25:30 2025] Launched bd_7485_build_info_cmc_0_synth_1, bd_7485_build_info_host_0_synth_1, bd_7485_axi_gpio_timebase_0_synth_1, bd_7485_axi_gpio_cmc_mb_rst_n_0_synth_1, bd_7485_axi_gpio_hbm_temp_0_synth_1, bd_7485_axi_gpio_wdt_0_synth_1, bd_7485_axi_gpio_mb_intr_0_synth_1, bd_7485_axi_gpio_mutex_cmc_0_synth_1, bd_7485_axi_gpio_mutex_host_0_synth_1, bd_7485_axi_intc_cmc_0_synth_1, bd_7485_axi_intc_host_0_synth_1, bd_7485_axi_timebase_wdt_0_synth_1, bd_7485_axi_uartlite_satellite_0_synth_1, bd_7485_axi_uartlite_usb_0_synth_1, bd_7485_xbar_0_synth_1, bd_7485_xbar_1_synth_1, bd_7485_axi_bram_ctrl_firmware_0_synth_1, bd_7485_dlmb_0_synth_1, bd_7485_ilmb_0_synth_1, bd_7485_lmb_bram_0_synth_1, bd_7485_lmb_bram_if_cntlr_0_synth_1, bd_7485_microblaze_cmc_0_synth_1, bd_7485_microblaze_axi_vip_0_synth_1, bd_7485_reachout_axi_vip_0_synth_1, bd_7485_msp432_bsl_crc_gen_0_synth_1, bd_7485_psreset_cmc_0_synth_1, bd_7485_reg_map_bram_0_synth_1, bd_7485_axi_bram_ctrl_regmap_cmc_0_synth_1, bd_7485_axi_bram_ctrl_regmap_host_0_synth_1, bd_7485_freerun_counter_0_synth_1, bd_7485_and_gate_0_synth_1, bd_7485_reset_inverter_0_synth_1...
Run output will be captured here:
bd_7485_build_info_cmc_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_build_info_cmc_0_synth_1/runme.log
bd_7485_build_info_host_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_build_info_host_0_synth_1/runme.log
bd_7485_axi_gpio_timebase_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_axi_gpio_timebase_0_synth_1/runme.log
bd_7485_axi_gpio_cmc_mb_rst_n_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_axi_gpio_cmc_mb_rst_n_0_synth_1/runme.log
bd_7485_axi_gpio_hbm_temp_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_axi_gpio_hbm_temp_0_synth_1/runme.log
bd_7485_axi_gpio_wdt_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_axi_gpio_wdt_0_synth_1/runme.log
bd_7485_axi_gpio_mb_intr_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_axi_gpio_mb_intr_0_synth_1/runme.log
bd_7485_axi_gpio_mutex_cmc_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_axi_gpio_mutex_cmc_0_synth_1/runme.log
bd_7485_axi_gpio_mutex_host_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_axi_gpio_mutex_host_0_synth_1/runme.log
bd_7485_axi_intc_cmc_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_axi_intc_cmc_0_synth_1/runme.log
bd_7485_axi_intc_host_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_axi_intc_host_0_synth_1/runme.log
bd_7485_axi_timebase_wdt_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_axi_timebase_wdt_0_synth_1/runme.log
bd_7485_axi_uartlite_satellite_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_axi_uartlite_satellite_0_synth_1/runme.log
bd_7485_axi_uartlite_usb_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_axi_uartlite_usb_0_synth_1/runme.log
bd_7485_xbar_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_xbar_0_synth_1/runme.log
bd_7485_xbar_1_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_xbar_1_synth_1/runme.log
bd_7485_axi_bram_ctrl_firmware_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_axi_bram_ctrl_firmware_0_synth_1/runme.log
bd_7485_dlmb_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_dlmb_0_synth_1/runme.log
bd_7485_ilmb_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_ilmb_0_synth_1/runme.log
bd_7485_lmb_bram_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_lmb_bram_0_synth_1/runme.log
bd_7485_lmb_bram_if_cntlr_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_lmb_bram_if_cntlr_0_synth_1/runme.log
bd_7485_microblaze_cmc_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_microblaze_cmc_0_synth_1/runme.log
bd_7485_microblaze_axi_vip_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_microblaze_axi_vip_0_synth_1/runme.log
bd_7485_reachout_axi_vip_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_reachout_axi_vip_0_synth_1/runme.log
bd_7485_msp432_bsl_crc_gen_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_msp432_bsl_crc_gen_0_synth_1/runme.log
bd_7485_psreset_cmc_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_psreset_cmc_0_synth_1/runme.log
bd_7485_reg_map_bram_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_reg_map_bram_0_synth_1/runme.log
bd_7485_axi_bram_ctrl_regmap_cmc_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_axi_bram_ctrl_regmap_cmc_0_synth_1/runme.log
bd_7485_axi_bram_ctrl_regmap_host_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_axi_bram_ctrl_regmap_host_0_synth_1/runme.log
bd_7485_freerun_counter_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_freerun_counter_0_synth_1/runme.log
bd_7485_and_gate_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_and_gate_0_synth_1/runme.log
bd_7485_reset_inverter_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/bd_7485_reset_inverter_0_synth_1/runme.log
[Tue Jan 14 21:25:30 2025] Launched cms_subsystem_0_synth_1...
Run output will be captured here: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/runme.log
[Tue Jan 14 21:25:30 2025] Waiting for cms_subsystem_0_synth_1 to finish...

*** Running vivado
    with args -log cms_subsystem_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cms_subsystem_0.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source cms_subsystem_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cms_subsystem_0
Command: synth_design -top cms_subsystem_0 -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1598348
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3885.871 ; gain = 371.699 ; free physical = 83250 ; free virtual = 117696
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cms_subsystem_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/synth/cms_subsystem_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_7485' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_axi_bram_ctrl_firmware_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_bram_ctrl_firmware_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_axi_bram_ctrl_firmware_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_bram_ctrl_firmware_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_axi_bram_ctrl_regmap_cmc_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_bram_ctrl_regmap_cmc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_axi_bram_ctrl_regmap_cmc_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_bram_ctrl_regmap_cmc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_axi_bram_ctrl_regmap_host_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_bram_ctrl_regmap_host_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_axi_bram_ctrl_regmap_host_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_bram_ctrl_regmap_host_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_axi_gpio_cmc_mb_rst_n_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_gpio_cmc_mb_rst_n_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_axi_gpio_cmc_mb_rst_n_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_gpio_cmc_mb_rst_n_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_axi_gpio_hbm_temp_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_gpio_hbm_temp_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_axi_gpio_hbm_temp_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_gpio_hbm_temp_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_axi_gpio_mb_intr_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_gpio_mb_intr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_axi_gpio_mb_intr_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_gpio_mb_intr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_axi_gpio_mutex_cmc_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_gpio_mutex_cmc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_axi_gpio_mutex_cmc_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_gpio_mutex_cmc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_axi_gpio_mutex_host_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_gpio_mutex_host_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_axi_gpio_mutex_host_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_gpio_mutex_host_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_axi_gpio_timebase_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_gpio_timebase_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_axi_gpio_timebase_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_gpio_timebase_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_axi_gpio_wdt_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_gpio_wdt_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_axi_gpio_wdt_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_gpio_wdt_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_axi_ic_cmc_local_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1544]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_5640XQ' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:4158]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_5640XQ' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:4158]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_15CLHQ5' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:4436]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_15CLHQ5' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:4436]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1J3WJ21' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:4832]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1J3WJ21' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:4832]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_I3L92Y' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:5096]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_I3L92Y' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:5096]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_R3JBLD' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:5360]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_R3JBLD' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:5360]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1RU008I' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:5638]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1RU008I' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:5638]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1EDSBZQ' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:5770]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1EDSBZQ' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:5770]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_DXGA2D' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:5902]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_DXGA2D' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:5902]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_1VW6DY8' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6034]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_1VW6DY8' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6034]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_VXM2JN' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6180]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_VXM2JN' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6180]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_1YGN527' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6312]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_1YGN527' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6312]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_15IIT5U' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6712]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_15IIT5U' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6712]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_xbar_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_xbar_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (27) of port connection 'm_axi_arprot' does not match port width (33) of module 'bd_7485_xbar_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:3125]
WARNING: [Synth 8-689] width (27) of port connection 'm_axi_awprot' does not match port width (33) of module 'bd_7485_xbar_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:3129]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_axi_ic_cmc_local_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1544]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_axi_ic_mgmt_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:3164]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_OY3RF7' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:4290]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_OY3RF7' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:4290]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1POLQDS' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:4568]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1POLQDS' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:4568]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_13CRCD0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:4700]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_13CRCD0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:4700]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_2WDRFB' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:4964]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_2WDRFB' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:4964]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_BWBE58' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:5228]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_BWBE58' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:5228]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1C2U7FJ' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:5492]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1C2U7FJ' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:5492]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1PTUTJJ' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6858]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1PTUTJJ' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6858]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_xbar_1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_xbar_1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_axi_ic_mgmt_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:3164]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_axi_intc_cmc_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_intc_cmc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_axi_intc_cmc_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_intc_cmc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_axi_intc_host_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_intc_host_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_axi_intc_host_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_intc_host_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_axi_timebase_wdt_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_timebase_wdt_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_axi_timebase_wdt_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_timebase_wdt_0_stub.v:6]
WARNING: [Synth 8-7071] port 'timebase_interrupt' of module 'bd_7485_axi_timebase_wdt_0' is unconnected for instance 'axi_timebase_wdt' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1192]
WARNING: [Synth 8-7023] instance 'axi_timebase_wdt' of module 'bd_7485_axi_timebase_wdt_0' has 23 connections declared, but only 22 given [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1192]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_axi_uartlite_satellite_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_uartlite_satellite_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_axi_uartlite_satellite_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_uartlite_satellite_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_axi_uartlite_usb_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_uartlite_usb_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_axi_uartlite_usb_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_axi_uartlite_usb_0_stub.v:6]
WARNING: [Synth 8-7071] port 'tx' of module 'bd_7485_axi_uartlite_usb_0' is unconnected for instance 'axi_uartlite_usb' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1238]
WARNING: [Synth 8-7023] instance 'axi_uartlite_usb' of module 'bd_7485_axi_uartlite_usb_0' has 22 connections declared, but only 21 given [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1238]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_build_info_cmc_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_build_info_cmc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_build_info_cmc_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_build_info_cmc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_build_info_host_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_build_info_host_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_build_info_host_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_build_info_host_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_concat_hbm_temp_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_32/synth/bd_7485_concat_hbm_temp_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_31/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_31/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_concat_hbm_temp_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_32/synth/bd_7485_concat_hbm_temp_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_concat_host_interrupts_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_33/synth/bd_7485_concat_host_interrupts_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_31/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_31/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_concat_host_interrupts_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_33/synth/bd_7485_concat_host_interrupts_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_concat_intr_cmc_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_31/synth/bd_7485_concat_intr_cmc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_31/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_31/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_concat_intr_cmc_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_31/synth/bd_7485_concat_intr_cmc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_freerun_counter_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_freerun_counter_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_freerun_counter_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_freerun_counter_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_gnd_bus_1_hbm_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_34/synth/bd_7485_gnd_bus_1_hbm_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_34/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_34/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_gnd_bus_1_hbm_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_34/synth/bd_7485_gnd_bus_1_hbm_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_gnd_bus_1_interrupts_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_35/synth/bd_7485_gnd_bus_1_interrupts_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_gnd_bus_1_interrupts_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_35/synth/bd_7485_gnd_bus_1_interrupts_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_microblaze_axi_vip_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_microblaze_axi_vip_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_microblaze_axi_vip_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_microblaze_axi_vip_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_microblaze_cmc_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_microblaze_cmc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_microblaze_cmc_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_microblaze_cmc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Dbg_TDO' of module 'bd_7485_microblaze_cmc_0' is unconnected for instance 'microblaze_cmc' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1375]
WARNING: [Synth 8-7023] instance 'microblaze_cmc' of module 'bd_7485_microblaze_cmc_0' has 60 connections declared, but only 59 given [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1375]
INFO: [Synth 8-6157] synthesizing module 'microblaze_local_memory_imp_IUUHG1' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6444]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_dlmb_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_dlmb_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_dlmb_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_dlmb_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_7485_dlmb_0' is unconnected for instance 'dlmb' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6586]
WARNING: [Synth 8-7023] instance 'dlmb' of module 'bd_7485_dlmb_0' has 25 connections declared, but only 24 given [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6586]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_ilmb_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_ilmb_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_ilmb_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_ilmb_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_7485_ilmb_0' is unconnected for instance 'ilmb' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6611]
WARNING: [Synth 8-7023] instance 'ilmb' of module 'bd_7485_ilmb_0' has 25 connections declared, but only 24 given [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6611]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_lmb_bram_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_lmb_bram_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'bd_7485_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6636]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'bd_7485_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6636]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'bd_7485_lmb_bram_0' has 16 connections declared, but only 14 given [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6636]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_lmb_bram_if_cntlr_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_lmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_lmb_bram_if_cntlr_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_lmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_local_memory_imp_IUUHG1' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6444]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_msp432_bsl_crc_gen_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_msp432_bsl_crc_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_msp432_bsl_crc_gen_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_msp432_bsl_crc_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_psreset_cmc_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_psreset_cmc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_psreset_cmc_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_psreset_cmc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_7485_psreset_cmc_0' is unconnected for instance 'psreset_cmc' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1475]
WARNING: [Synth 8-7023] instance 'psreset_cmc' of module 'bd_7485_psreset_cmc_0' has 10 connections declared, but only 9 given [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1475]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_reachout_axi_vip_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_reachout_axi_vip_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_reachout_axi_vip_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_reachout_axi_vip_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axi_awready' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 's_axi_wready' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 's_axi_bresp' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 's_axi_bvalid' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 's_axi_arready' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 's_axi_rdata' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 's_axi_rresp' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 's_axi_rlast' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 's_axi_rvalid' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_awaddr' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_awlen' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_awsize' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_awvalid' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_wdata' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_wlast' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_wvalid' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_bready' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_araddr' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_arlen' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_arsize' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_arvalid' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7071] port 'm_axi_rready' of module 'bd_7485_reachout_axi_vip_0' is unconnected for instance 'reachout_axi_vip' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
WARNING: [Synth 8-7023] instance 'reachout_axi_vip' of module 'bd_7485_reachout_axi_vip_0' has 72 connections declared, but only 37 given [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1485]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_reg_map_bram_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_reg_map_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_reg_map_bram_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_reg_map_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'bd_7485_reg_map_bram_0' is unconnected for instance 'reg_map_bram' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1523]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'bd_7485_reg_map_bram_0' is unconnected for instance 'reg_map_bram' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1523]
WARNING: [Synth 8-7023] instance 'reg_map_bram' of module 'bd_7485_reg_map_bram_0' has 16 connections declared, but only 14 given [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:1523]
INFO: [Synth 8-6157] synthesizing module 'reset_gen_imp_1750MYV' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6687]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_and_gate_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_and_gate_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_and_gate_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_and_gate_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7485_reset_inverter_0' [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_reset_inverter_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485_reset_inverter_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/.Xil/Vivado-1598171-alveo/realtime/bd_7485_reset_inverter_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_gen_imp_1750MYV' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:6687]
INFO: [Synth 8-6155] done synthesizing module 'bd_7485' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/synth/bd_7485.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cms_subsystem_0' (0#1) [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/synth/cms_subsystem_0.v:53]
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_4_xlconcat__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3970.777 ; gain = 456.605 ; free physical = 83145 ; free virtual = 117593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3982.652 ; gain = 468.480 ; free physical = 83145 ; free virtual = 117593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3982.652 ; gain = 468.480 ; free physical = 83145 ; free virtual = 117593
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3982.652 ; gain = 0.000 ; free physical = 83145 ; free virtual = 117592
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_0/bd_7485_build_info_cmc_0/bd_7485_build_info_cmc_0_in_context.xdc] for cell 'inst/build_info_cmc'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_0/bd_7485_build_info_cmc_0/bd_7485_build_info_cmc_0_in_context.xdc] for cell 'inst/build_info_cmc'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_1/bd_7485_build_info_host_0/bd_7485_build_info_cmc_0_in_context.xdc] for cell 'inst/build_info_host'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_1/bd_7485_build_info_host_0/bd_7485_build_info_cmc_0_in_context.xdc] for cell 'inst/build_info_host'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_2/bd_7485_axi_gpio_timebase_0/bd_7485_axi_gpio_timebase_0_in_context.xdc] for cell 'inst/axi_gpio_timebase'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_2/bd_7485_axi_gpio_timebase_0/bd_7485_axi_gpio_timebase_0_in_context.xdc] for cell 'inst/axi_gpio_timebase'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_3/bd_7485_axi_gpio_cmc_mb_rst_n_0/bd_7485_axi_gpio_cmc_mb_rst_n_0_in_context.xdc] for cell 'inst/axi_gpio_cmc_mb_rst_n'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_3/bd_7485_axi_gpio_cmc_mb_rst_n_0/bd_7485_axi_gpio_cmc_mb_rst_n_0_in_context.xdc] for cell 'inst/axi_gpio_cmc_mb_rst_n'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_4/bd_7485_axi_gpio_hbm_temp_0/bd_7485_axi_gpio_hbm_temp_0_in_context.xdc] for cell 'inst/axi_gpio_hbm_temp'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_4/bd_7485_axi_gpio_hbm_temp_0/bd_7485_axi_gpio_hbm_temp_0_in_context.xdc] for cell 'inst/axi_gpio_hbm_temp'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_5/bd_7485_axi_gpio_wdt_0/bd_7485_axi_gpio_cmc_mb_rst_n_0_in_context.xdc] for cell 'inst/axi_gpio_wdt'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_5/bd_7485_axi_gpio_wdt_0/bd_7485_axi_gpio_cmc_mb_rst_n_0_in_context.xdc] for cell 'inst/axi_gpio_wdt'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_6/bd_7485_axi_gpio_mb_intr_0/bd_7485_axi_gpio_mb_intr_0_in_context.xdc] for cell 'inst/axi_gpio_mb_intr'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_6/bd_7485_axi_gpio_mb_intr_0/bd_7485_axi_gpio_mb_intr_0_in_context.xdc] for cell 'inst/axi_gpio_mb_intr'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_7/bd_7485_axi_gpio_mutex_cmc_0/bd_7485_axi_gpio_mutex_cmc_0_in_context.xdc] for cell 'inst/axi_gpio_mutex_cmc'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_7/bd_7485_axi_gpio_mutex_cmc_0/bd_7485_axi_gpio_mutex_cmc_0_in_context.xdc] for cell 'inst/axi_gpio_mutex_cmc'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_8/bd_7485_axi_gpio_mutex_host_0/bd_7485_axi_gpio_mutex_host_0_in_context.xdc] for cell 'inst/axi_gpio_mutex_host'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_8/bd_7485_axi_gpio_mutex_host_0/bd_7485_axi_gpio_mutex_host_0_in_context.xdc] for cell 'inst/axi_gpio_mutex_host'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_9/bd_7485_axi_intc_cmc_0/bd_7485_axi_intc_cmc_0_in_context.xdc] for cell 'inst/axi_intc_cmc'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_9/bd_7485_axi_intc_cmc_0/bd_7485_axi_intc_cmc_0_in_context.xdc] for cell 'inst/axi_intc_cmc'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_10/bd_7485_axi_intc_host_0/bd_7485_axi_intc_host_0_in_context.xdc] for cell 'inst/axi_intc_host'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_10/bd_7485_axi_intc_host_0/bd_7485_axi_intc_host_0_in_context.xdc] for cell 'inst/axi_intc_host'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_11/bd_7485_axi_timebase_wdt_0/bd_7485_axi_timebase_wdt_0_in_context.xdc] for cell 'inst/axi_timebase_wdt'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_11/bd_7485_axi_timebase_wdt_0/bd_7485_axi_timebase_wdt_0_in_context.xdc] for cell 'inst/axi_timebase_wdt'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_12/bd_7485_axi_uartlite_satellite_0/bd_7485_axi_uartlite_satellite_0_in_context.xdc] for cell 'inst/axi_uartlite_satellite'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_12/bd_7485_axi_uartlite_satellite_0/bd_7485_axi_uartlite_satellite_0_in_context.xdc] for cell 'inst/axi_uartlite_satellite'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_13/bd_7485_axi_uartlite_usb_0/bd_7485_axi_uartlite_usb_0_in_context.xdc] for cell 'inst/axi_uartlite_usb'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_13/bd_7485_axi_uartlite_usb_0/bd_7485_axi_uartlite_usb_0_in_context.xdc] for cell 'inst/axi_uartlite_usb'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_15/bd_7485_xbar_0/bd_7485_xbar_0_in_context.xdc] for cell 'inst/axi_ic_cmc_local/xbar'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_15/bd_7485_xbar_0/bd_7485_xbar_0_in_context.xdc] for cell 'inst/axi_ic_cmc_local/xbar'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_17/bd_7485_xbar_1/bd_7485_xbar_1_in_context.xdc] for cell 'inst/axi_ic_mgmt/xbar'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_17/bd_7485_xbar_1/bd_7485_xbar_1_in_context.xdc] for cell 'inst/axi_ic_mgmt/xbar'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_18/bd_7485_axi_bram_ctrl_firmware_0/bd_7485_axi_bram_ctrl_firmware_0_in_context.xdc] for cell 'inst/axi_bram_ctrl_firmware'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_18/bd_7485_axi_bram_ctrl_firmware_0/bd_7485_axi_bram_ctrl_firmware_0_in_context.xdc] for cell 'inst/axi_bram_ctrl_firmware'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_19/bd_7485_dlmb_0/bd_7485_dlmb_0_in_context.xdc] for cell 'inst/microblaze_local_memory/dlmb'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_19/bd_7485_dlmb_0/bd_7485_dlmb_0_in_context.xdc] for cell 'inst/microblaze_local_memory/dlmb'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_20/bd_7485_ilmb_0/bd_7485_dlmb_0_in_context.xdc] for cell 'inst/microblaze_local_memory/ilmb'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_20/bd_7485_ilmb_0/bd_7485_dlmb_0_in_context.xdc] for cell 'inst/microblaze_local_memory/ilmb'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_21/bd_7485_lmb_bram_0/bd_7485_lmb_bram_0_in_context.xdc] for cell 'inst/microblaze_local_memory/lmb_bram'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_21/bd_7485_lmb_bram_0/bd_7485_lmb_bram_0_in_context.xdc] for cell 'inst/microblaze_local_memory/lmb_bram'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_22/bd_7485_lmb_bram_if_cntlr_0/bd_7485_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'inst/microblaze_local_memory/lmb_bram_if_cntlr'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_22/bd_7485_lmb_bram_if_cntlr_0/bd_7485_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'inst/microblaze_local_memory/lmb_bram_if_cntlr'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_23/bd_7485_microblaze_cmc_0/bd_7485_microblaze_cmc_0_in_context.xdc] for cell 'inst/microblaze_cmc'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_23/bd_7485_microblaze_cmc_0/bd_7485_microblaze_cmc_0_in_context.xdc] for cell 'inst/microblaze_cmc'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_24/bd_7485_microblaze_axi_vip_0/bd_7485_microblaze_axi_vip_0_in_context.xdc] for cell 'inst/microblaze_axi_vip'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_24/bd_7485_microblaze_axi_vip_0/bd_7485_microblaze_axi_vip_0_in_context.xdc] for cell 'inst/microblaze_axi_vip'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_25/bd_7485_reachout_axi_vip_0/bd_7485_reachout_axi_vip_0_in_context.xdc] for cell 'inst/reachout_axi_vip'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_25/bd_7485_reachout_axi_vip_0/bd_7485_reachout_axi_vip_0_in_context.xdc] for cell 'inst/reachout_axi_vip'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_26/bd_7485_msp432_bsl_crc_gen_0/bd_7485_msp432_bsl_crc_gen_0_in_context.xdc] for cell 'inst/msp432_bsl_crc_gen'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_26/bd_7485_msp432_bsl_crc_gen_0/bd_7485_msp432_bsl_crc_gen_0_in_context.xdc] for cell 'inst/msp432_bsl_crc_gen'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_27/bd_7485_psreset_cmc_0/bd_7485_psreset_cmc_0_in_context.xdc] for cell 'inst/psreset_cmc'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_27/bd_7485_psreset_cmc_0/bd_7485_psreset_cmc_0_in_context.xdc] for cell 'inst/psreset_cmc'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_28/bd_7485_reg_map_bram_0/bd_7485_reg_map_bram_0_in_context.xdc] for cell 'inst/reg_map_bram'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_28/bd_7485_reg_map_bram_0/bd_7485_reg_map_bram_0_in_context.xdc] for cell 'inst/reg_map_bram'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_29/bd_7485_axi_bram_ctrl_regmap_cmc_0/bd_7485_axi_bram_ctrl_regmap_cmc_0_in_context.xdc] for cell 'inst/axi_bram_ctrl_regmap_cmc'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_29/bd_7485_axi_bram_ctrl_regmap_cmc_0/bd_7485_axi_bram_ctrl_regmap_cmc_0_in_context.xdc] for cell 'inst/axi_bram_ctrl_regmap_cmc'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_30/bd_7485_axi_bram_ctrl_regmap_host_0/bd_7485_axi_bram_ctrl_regmap_cmc_0_in_context.xdc] for cell 'inst/axi_bram_ctrl_regmap_host'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_30/bd_7485_axi_bram_ctrl_regmap_host_0/bd_7485_axi_bram_ctrl_regmap_cmc_0_in_context.xdc] for cell 'inst/axi_bram_ctrl_regmap_host'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_36/bd_7485_freerun_counter_0/bd_7485_freerun_counter_0_in_context.xdc] for cell 'inst/freerun_counter'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_36/bd_7485_freerun_counter_0/bd_7485_freerun_counter_0_in_context.xdc] for cell 'inst/freerun_counter'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_37/bd_7485_and_gate_0/bd_7485_and_gate_0_in_context.xdc] for cell 'inst/reset_gen/and_gate'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_37/bd_7485_and_gate_0/bd_7485_and_gate_0_in_context.xdc] for cell 'inst/reset_gen/and_gate'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_38/bd_7485_reset_inverter_0/bd_7485_reset_inverter_0_in_context.xdc] for cell 'inst/reset_gen/reset_inverter'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_38/bd_7485_reset_inverter_0/bd_7485_reset_inverter_0_in_context.xdc] for cell 'inst/reset_gen/reset_inverter'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/synth/cms_subsystem_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/synth/cms_subsystem_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4075.621 ; gain = 0.000 ; free physical = 83116 ; free virtual = 117563
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4075.621 ; gain = 0.000 ; free physical = 83116 ; free virtual = 117563
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4075.621 ; gain = 561.449 ; free physical = 83113 ; free virtual = 117560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4075.621 ; gain = 561.449 ; free physical = 83113 ; free virtual = 117560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/build_info_cmc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/build_info_host. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_gpio_timebase. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_gpio_cmc_mb_rst_n. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_gpio_hbm_temp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_gpio_wdt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_gpio_mb_intr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_gpio_mutex_cmc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_gpio_mutex_host. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_intc_cmc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_intc_host. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_timebase_wdt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_uartlite_satellite. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_uartlite_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_ic_cmc_local/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_ic_cmc_local. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_ic_mgmt/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_ic_mgmt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_bram_ctrl_firmware. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/microblaze_local_memory/dlmb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/microblaze_local_memory/ilmb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/microblaze_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/microblaze_local_memory/lmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/microblaze_cmc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/microblaze_axi_vip. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/reachout_axi_vip. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/msp432_bsl_crc_gen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/psreset_cmc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/reg_map_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_bram_ctrl_regmap_cmc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_bram_ctrl_regmap_host. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/concat_intr_cmc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/concat_hbm_temp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/concat_host_interrupts. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gnd_bus_1_hbm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gnd_bus_1_interrupts. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/freerun_counter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/reset_gen/and_gate. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/reset_gen/reset_inverter. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4075.621 ; gain = 561.449 ; free physical = 83113 ; free virtual = 117560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4075.621 ; gain = 561.449 ; free physical = 83113 ; free virtual = 117561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4075.621 ; gain = 561.449 ; free physical = 83113 ; free virtual = 117561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 4405.746 ; gain = 891.574 ; free physical = 82767 ; free virtual = 117215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 4407.746 ; gain = 893.574 ; free physical = 82765 ; free virtual = 117213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4418.785 ; gain = 904.613 ; free physical = 82755 ; free virtual = 117204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4433.660 ; gain = 919.488 ; free physical = 82755 ; free virtual = 117203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4433.660 ; gain = 919.488 ; free physical = 82755 ; free virtual = 117203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4433.660 ; gain = 919.488 ; free physical = 82755 ; free virtual = 117203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4433.660 ; gain = 919.488 ; free physical = 82755 ; free virtual = 117203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4433.660 ; gain = 919.488 ; free physical = 82755 ; free virtual = 117203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4433.660 ; gain = 919.488 ; free physical = 82755 ; free virtual = 117203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |bd_7485_xbar_0                      |         1|
|2     |bd_7485_xbar_1                      |         1|
|3     |bd_7485_axi_bram_ctrl_firmware_0    |         1|
|4     |bd_7485_axi_bram_ctrl_regmap_cmc_0  |         1|
|5     |bd_7485_axi_bram_ctrl_regmap_host_0 |         1|
|6     |bd_7485_axi_gpio_cmc_mb_rst_n_0     |         1|
|7     |bd_7485_axi_gpio_hbm_temp_0         |         1|
|8     |bd_7485_axi_gpio_mb_intr_0          |         1|
|9     |bd_7485_axi_gpio_mutex_cmc_0        |         1|
|10    |bd_7485_axi_gpio_mutex_host_0       |         1|
|11    |bd_7485_axi_gpio_timebase_0         |         1|
|12    |bd_7485_axi_gpio_wdt_0              |         1|
|13    |bd_7485_axi_intc_cmc_0              |         1|
|14    |bd_7485_axi_intc_host_0             |         1|
|15    |bd_7485_axi_timebase_wdt_0          |         1|
|16    |bd_7485_axi_uartlite_satellite_0    |         1|
|17    |bd_7485_axi_uartlite_usb_0          |         1|
|18    |bd_7485_build_info_cmc_0            |         1|
|19    |bd_7485_build_info_host_0           |         1|
|20    |bd_7485_freerun_counter_0           |         1|
|21    |bd_7485_microblaze_axi_vip_0        |         1|
|22    |bd_7485_microblaze_cmc_0            |         1|
|23    |bd_7485_msp432_bsl_crc_gen_0        |         1|
|24    |bd_7485_psreset_cmc_0               |         1|
|25    |bd_7485_reachout_axi_vip_0          |         1|
|26    |bd_7485_reg_map_bram_0              |         1|
|27    |bd_7485_dlmb_0                      |         1|
|28    |bd_7485_ilmb_0                      |         1|
|29    |bd_7485_lmb_bram_0                  |         1|
|30    |bd_7485_lmb_bram_if_cntlr_0         |         1|
|31    |bd_7485_and_gate_0                  |         1|
|32    |bd_7485_reset_inverter_0            |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |bd_7485_and_gate                  |     1|
|2     |bd_7485_axi_bram_ctrl_firmware    |     1|
|3     |bd_7485_axi_bram_ctrl_regmap_cmc  |     1|
|4     |bd_7485_axi_bram_ctrl_regmap_host |     1|
|5     |bd_7485_axi_gpio_cmc_mb_rst_n     |     1|
|6     |bd_7485_axi_gpio_hbm_temp         |     1|
|7     |bd_7485_axi_gpio_mb_intr          |     1|
|8     |bd_7485_axi_gpio_mutex_cmc        |     1|
|9     |bd_7485_axi_gpio_mutex_host       |     1|
|10    |bd_7485_axi_gpio_timebase         |     1|
|11    |bd_7485_axi_gpio_wdt              |     1|
|12    |bd_7485_axi_intc_cmc              |     1|
|13    |bd_7485_axi_intc_host             |     1|
|14    |bd_7485_axi_timebase_wdt          |     1|
|15    |bd_7485_axi_uartlite_satellite    |     1|
|16    |bd_7485_axi_uartlite_usb          |     1|
|17    |bd_7485_build_info_cmc            |     1|
|18    |bd_7485_build_info_host           |     1|
|19    |bd_7485_dlmb                      |     1|
|20    |bd_7485_freerun_counter           |     1|
|21    |bd_7485_ilmb                      |     1|
|22    |bd_7485_lmb_bram                  |     1|
|23    |bd_7485_lmb_bram_if_cntlr         |     1|
|24    |bd_7485_microblaze_axi_vip        |     1|
|25    |bd_7485_microblaze_cmc            |     1|
|26    |bd_7485_msp432_bsl_crc_gen        |     1|
|27    |bd_7485_psreset_cmc               |     1|
|28    |bd_7485_reachout_axi_vip          |     1|
|29    |bd_7485_reg_map_bram              |     1|
|30    |bd_7485_reset_inverter            |     1|
|31    |bd_7485_xbar                      |     2|
+------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4433.660 ; gain = 919.488 ; free physical = 82755 ; free virtual = 117203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 4433.660 ; gain = 826.520 ; free physical = 82754 ; free virtual = 117203
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 4433.668 ; gain = 919.488 ; free physical = 82754 ; free virtual = 117203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4433.668 ; gain = 0.000 ; free physical = 83035 ; free virtual = 117484
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'cms_subsystem_0'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4513.840 ; gain = 0.000 ; free physical = 82964 ; free virtual = 117412
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 971ba8aa
INFO: [Common 17-83] Releasing license: Synthesis
148 Infos, 158 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4524.809 ; gain = 2345.379 ; free physical = 82952 ; free virtual = 117401
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3710.487; main = 3710.487; forked = 354.018
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5052.293; main = 4524.812; forked = 980.777
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/cms_subsystem_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cms_subsystem_0, cache-ID = d4c79b32e473e9b4
INFO: [Coretcl 2-1174] Renamed 40 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/manage_ip/manage_ip.runs/cms_subsystem_0_synth_1/cms_subsystem_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cms_subsystem_0_utilization_synth.rpt -pb cms_subsystem_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 21:52:40 2025...
[Tue Jan 14 21:52:44 2025] cms_subsystem_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:25:32 ; elapsed = 00:27:14 . Memory (MB): peak = 4663.719 ; gain = 0.000 ; free physical = 86499 ; free virtual = 120947
INFO: [packet_adapter] Nothing to build
# close_project
# set top_build_dir ${build_dir}/${top}
# if {[file exists $top_build_dir] && !$overwrite} {
#     puts "INFO: \[$top\] Use existing build (overwrite=0)"
#     return
# }
# if {[file exists $top_build_dir]} {
#     puts "INFO: \[$top\] Found existing build, deleting... (overwrite=1)"
#     file delete -force $top_build_dir
# }
# create_project -force $top $top_build_dir -part $part
# if {![string equal $board_part ""]} {
#     set_property BOARD_PART $board_part [current_project]
# }
WARNING: [Board 49-151] The current board 'xilinx.com::au55c:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
# set_property target_language verilog [current_project]
# set verilog_define "__synthesis__ __${board}__"
# if {$zynq_family} {
#     append verilog_define " " "__zynq_family__"
# }
# set_property verilog_define $verilog_define [current_fileset]
# dict for {ip ip_dir} $ip_dict {
#     read_ip -quiet ${ip_dir}/${ip}.xci
# }
# set include_dirs [get_property include_dirs [current_fileset]]
# foreach freq [list 250mhz 322mhz] {
#     set box "box_$freq"
#     set box_plugin ${user_plugin}/${box}
#     
#     if {![file exists $box_plugin] || ![file exists ${user_plugin}/build_${box}.tcl]} {
#         set box_plugin ${plugin_dir}/p2p/${box}
#     }
# 
#     source ${box_plugin}/${box}_axi_crossbar.tcl
#     read_verilog -quiet ${box_plugin}/${box}_address_map.v
#     lappend include_dirs $box_plugin
# 
#     if {![file exists ${user_plugin}/build_${box}.tcl]} {
#         cd ${plugin_dir}/p2p
#         source build_${box}.tcl
#     } else {
#         cd $user_plugin
#         source build_${box}.tcl
#     }
#     cd $script_dir
# }
## set axi_crossbar box_250mhz_axi_crossbar
## create_ip -name axi_crossbar -vendor xilinx.com -library ip -module_name $axi_crossbar
## set_property -dict { 
##     CONFIG.ADDR_RANGES {1}
##     CONFIG.NUM_MI {2}
##     CONFIG.PROTOCOL {AXI4LITE}
##     CONFIG.CONNECTIVITY_MODE {SASD}
##     CONFIG.R_REGISTER {1}
##     CONFIG.S00_WRITE_ACCEPTANCE {1}
##     CONFIG.S01_WRITE_ACCEPTANCE {1}
##     CONFIG.S02_WRITE_ACCEPTANCE {1}
##     CONFIG.S03_WRITE_ACCEPTANCE {1}
##     CONFIG.S04_WRITE_ACCEPTANCE {1}
##     CONFIG.S05_WRITE_ACCEPTANCE {1}
##     CONFIG.S06_WRITE_ACCEPTANCE {1}
##     CONFIG.S07_WRITE_ACCEPTANCE {1}
##     CONFIG.S08_WRITE_ACCEPTANCE {1}
##     CONFIG.S09_WRITE_ACCEPTANCE {1}
##     CONFIG.S10_WRITE_ACCEPTANCE {1}
##     CONFIG.S11_WRITE_ACCEPTANCE {1}
##     CONFIG.S12_WRITE_ACCEPTANCE {1}
##     CONFIG.S13_WRITE_ACCEPTANCE {1}
##     CONFIG.S14_WRITE_ACCEPTANCE {1}
##     CONFIG.S15_WRITE_ACCEPTANCE {1}
##     CONFIG.S00_READ_ACCEPTANCE {1}
##     CONFIG.S01_READ_ACCEPTANCE {1}
##     CONFIG.S02_READ_ACCEPTANCE {1}
##     CONFIG.S03_READ_ACCEPTANCE {1}
##     CONFIG.S04_READ_ACCEPTANCE {1}
##     CONFIG.S05_READ_ACCEPTANCE {1}
##     CONFIG.S06_READ_ACCEPTANCE {1}
##     CONFIG.S07_READ_ACCEPTANCE {1}
##     CONFIG.S08_READ_ACCEPTANCE {1}
##     CONFIG.S09_READ_ACCEPTANCE {1}
##     CONFIG.S10_READ_ACCEPTANCE {1}
##     CONFIG.S11_READ_ACCEPTANCE {1}
##     CONFIG.S12_READ_ACCEPTANCE {1}
##     CONFIG.S13_READ_ACCEPTANCE {1}
##     CONFIG.S14_READ_ACCEPTANCE {1}
##     CONFIG.S15_READ_ACCEPTANCE {1}
##     CONFIG.M00_WRITE_ISSUING {1}
##     CONFIG.M01_WRITE_ISSUING {1}
##     CONFIG.M02_WRITE_ISSUING {1}
##     CONFIG.M03_WRITE_ISSUING {1}
##     CONFIG.M04_WRITE_ISSUING {1}
##     CONFIG.M05_WRITE_ISSUING {1}
##     CONFIG.M06_WRITE_ISSUING {1}
##     CONFIG.M07_WRITE_ISSUING {1}
##     CONFIG.M08_WRITE_ISSUING {1}
##     CONFIG.M09_WRITE_ISSUING {1}
##     CONFIG.M10_WRITE_ISSUING {1}
##     CONFIG.M11_WRITE_ISSUING {1}
##     CONFIG.M12_WRITE_ISSUING {1}
##     CONFIG.M13_WRITE_ISSUING {1}
##     CONFIG.M14_WRITE_ISSUING {1}
##     CONFIG.M15_WRITE_ISSUING {1}
##     CONFIG.M00_READ_ISSUING {1}
##     CONFIG.M01_READ_ISSUING {1}
##     CONFIG.M02_READ_ISSUING {1}
##     CONFIG.M03_READ_ISSUING {1}
##     CONFIG.M04_READ_ISSUING {1}
##     CONFIG.M05_READ_ISSUING {1}
##     CONFIG.M06_READ_ISSUING {1}
##     CONFIG.M07_READ_ISSUING {1}
##     CONFIG.M08_READ_ISSUING {1}
##     CONFIG.M09_READ_ISSUING {1}
##     CONFIG.M10_READ_ISSUING {1}
##     CONFIG.M11_READ_ISSUING {1}
##     CONFIG.M12_READ_ISSUING {1}
##     CONFIG.M13_READ_ISSUING {1}
##     CONFIG.M14_READ_ISSUING {1}
##     CONFIG.M15_READ_ISSUING {1}
##     CONFIG.S00_SINGLE_THREAD {1}
##     CONFIG.M01_A00_BASE_ADDR {0x0000000000001000}
##     CONFIG.M02_A00_BASE_ADDR {0x0000000000002000}
##     CONFIG.M03_A00_BASE_ADDR {0x0000000000003000}
##     CONFIG.M03_A01_BASE_ADDR {0x0000000000004000}
##     CONFIG.M03_A02_BASE_ADDR {0x0000000000008000}
##     CONFIG.M03_A01_ADDR_WIDTH {14}
##     CONFIG.M03_A02_ADDR_WIDTH {15}
## } [get_ips $axi_crossbar]
## set p4_dir [file normalize .] 
## set p4_src forward.p4
## read_verilog -quiet -sv p2p_250mhz.sv
## create_ip -name vitis_net_p4 -vendor xilinx.com -library ip -module_name vitis_net_p4_0
INFO: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_0: Running P4 compiler
INFO: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_0: Running P4 compiler
## set_property -dict [list CONFIG.P4_FILE "$p4_dir/$p4_src"] [get_ips vitis_net_p4_0]
INFO: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_0: Running P4 compiler
WARNING: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_0: P4 COMPILER WARNING : 
/home/aneesh/workspace/P4Framework/Examples/forward/forward.p4(250): warning: MyProcessing.forwardIPv6: Tables using lpm with total key length greater than 64 bits shall be implemented as TCAM in hardware
    table forwardIPv6 {
          ^^^^^^^^^^^

## generate_target all [get_ips vitis_net_p4_0]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vitis_net_p4_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vitis_net_p4_0'...
WARNING: [IP_Flow 19-650] IP license key 'hcam_base@2023.04' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'hcam_base@2023.04' is enabled with a Hardware_Evaluation license.
INFO: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_0: Running P4 compiler
WARNING: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_0: P4 COMPILER WARNING : 
/home/aneesh/workspace/P4Framework/Examples/forward/forward.p4(250): warning: MyProcessing.forwardIPv6: Tables using lpm with total key length greater than 64 bits shall be implemented as TCAM in hardware
    table forwardIPv6 {
          ^^^^^^^^^^^

WARNING: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_0: License 'hcam_base@2023.04' detected as EVALUATION license. Any bitstream generated using this license will be disabled after a period of 48 hours.
WARNING: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_0: License 'sdnet_p4@2023.04' detected as EVALUATION license. Any bitstream generated using this license will be disabled after a period of 48 hours.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vitis_net_p4_0'...
WARNING: [IP_Flow 19-650] IP license key 'hcam_base@2023.04' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'hcam_base@2023.04' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'vitis_net_p4_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'vitis_net_p4_0'...
INFO: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_0: Running P4 compiler
WARNING: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_0: P4 COMPILER WARNING : 
/home/aneesh/workspace/P4Framework/Examples/forward/forward.p4(250): warning: MyProcessing.forwardIPv6: Tables using lpm with total key length greater than 64 bits shall be implemented as TCAM in hardware
    table forwardIPv6 {
          ^^^^^^^^^^^

INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vitis_net_p4_0'...
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4663.719 ; gain = 0.000 ; free physical = 86442 ; free virtual = 120907
## create_ip -name vitis_net_p4 -vendor xilinx.com -library ip -module_name vitis_net_p4_1
INFO: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_1: Running P4 compiler
INFO: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_1: Running P4 compiler
## set_property -dict [list CONFIG.P4_FILE "$p4_dir/$p4_src"] [get_ips vitis_net_p4_1]
INFO: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_1: Running P4 compiler
WARNING: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_1: P4 COMPILER WARNING : 
/home/aneesh/workspace/P4Framework/Examples/forward/forward.p4(250): warning: MyProcessing.forwardIPv6: Tables using lpm with total key length greater than 64 bits shall be implemented as TCAM in hardware
    table forwardIPv6 {
          ^^^^^^^^^^^

## generate_target all [get_ips vitis_net_p4_1]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vitis_net_p4_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vitis_net_p4_1'...
WARNING: [IP_Flow 19-650] IP license key 'hcam_base@2023.04' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'hcam_base@2023.04' is enabled with a Hardware_Evaluation license.
INFO: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_1: Running P4 compiler
WARNING: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_1: P4 COMPILER WARNING : 
/home/aneesh/workspace/P4Framework/Examples/forward/forward.p4(250): warning: MyProcessing.forwardIPv6: Tables using lpm with total key length greater than 64 bits shall be implemented as TCAM in hardware
    table forwardIPv6 {
          ^^^^^^^^^^^

WARNING: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_1: License 'hcam_base@2023.04' detected as EVALUATION license. Any bitstream generated using this license will be disabled after a period of 48 hours.
WARNING: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_1: License 'sdnet_p4@2023.04' detected as EVALUATION license. Any bitstream generated using this license will be disabled after a period of 48 hours.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vitis_net_p4_1'...
WARNING: [IP_Flow 19-650] IP license key 'hcam_base@2023.04' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'hcam_base@2023.04' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'vitis_net_p4_1'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'vitis_net_p4_1'...
INFO: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_1: Running P4 compiler
WARNING: [xilinx.com:ip:vitis_net_p4:1.3-0] vitis_net_p4_1: P4 COMPILER WARNING : 
/home/aneesh/workspace/P4Framework/Examples/forward/forward.p4(250): warning: MyProcessing.forwardIPv6: Tables using lpm with total key length greater than 64 bits shall be implemented as TCAM in hardware
    table forwardIPv6 {
          ^^^^^^^^^^^

INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vitis_net_p4_1'...
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4663.719 ; gain = 0.000 ; free physical = 86305 ; free virtual = 120784
## set ADDR_WIDTH 14
## set BASE_ADDR 0x4000
## set_property -dict [list CONFIG.M00_A00_ADDR_WIDTH "$ADDR_WIDTH" CONFIG.M01_A00_BASE_ADDR "$BASE_ADDR"] [get_ips box_250mhz_axi_crossbar] 
## set cur_generic [get_property generic [current_fileset]]
## lappend cur_generic "C_DUMMY_BASE_ADDR=$BASE_ADDR"
## set_property -name generic -value $cur_generic -object [current_fileset]
## set ccur_generic [get_property generic [current_fileset]]
## set axi_crossbar box_322mhz_axi_crossbar
## create_ip -name axi_crossbar -vendor xilinx.com -library ip -module_name $axi_crossbar
## set_property -dict { 
##     CONFIG.ADDR_RANGES {1}
##     CONFIG.NUM_MI {2}
##     CONFIG.PROTOCOL {AXI4LITE}
##     CONFIG.CONNECTIVITY_MODE {SASD}
##     CONFIG.R_REGISTER {1}
##     CONFIG.S00_WRITE_ACCEPTANCE {1}
##     CONFIG.S01_WRITE_ACCEPTANCE {1}
##     CONFIG.S02_WRITE_ACCEPTANCE {1}
##     CONFIG.S03_WRITE_ACCEPTANCE {1}
##     CONFIG.S04_WRITE_ACCEPTANCE {1}
##     CONFIG.S05_WRITE_ACCEPTANCE {1}
##     CONFIG.S06_WRITE_ACCEPTANCE {1}
##     CONFIG.S07_WRITE_ACCEPTANCE {1}
##     CONFIG.S08_WRITE_ACCEPTANCE {1}
##     CONFIG.S09_WRITE_ACCEPTANCE {1}
##     CONFIG.S10_WRITE_ACCEPTANCE {1}
##     CONFIG.S11_WRITE_ACCEPTANCE {1}
##     CONFIG.S12_WRITE_ACCEPTANCE {1}
##     CONFIG.S13_WRITE_ACCEPTANCE {1}
##     CONFIG.S14_WRITE_ACCEPTANCE {1}
##     CONFIG.S15_WRITE_ACCEPTANCE {1}
##     CONFIG.S00_READ_ACCEPTANCE {1}
##     CONFIG.S01_READ_ACCEPTANCE {1}
##     CONFIG.S02_READ_ACCEPTANCE {1}
##     CONFIG.S03_READ_ACCEPTANCE {1}
##     CONFIG.S04_READ_ACCEPTANCE {1}
##     CONFIG.S05_READ_ACCEPTANCE {1}
##     CONFIG.S06_READ_ACCEPTANCE {1}
##     CONFIG.S07_READ_ACCEPTANCE {1}
##     CONFIG.S08_READ_ACCEPTANCE {1}
##     CONFIG.S09_READ_ACCEPTANCE {1}
##     CONFIG.S10_READ_ACCEPTANCE {1}
##     CONFIG.S11_READ_ACCEPTANCE {1}
##     CONFIG.S12_READ_ACCEPTANCE {1}
##     CONFIG.S13_READ_ACCEPTANCE {1}
##     CONFIG.S14_READ_ACCEPTANCE {1}
##     CONFIG.S15_READ_ACCEPTANCE {1}
##     CONFIG.M00_WRITE_ISSUING {1}
##     CONFIG.M01_WRITE_ISSUING {1}
##     CONFIG.M02_WRITE_ISSUING {1}
##     CONFIG.M03_WRITE_ISSUING {1}
##     CONFIG.M04_WRITE_ISSUING {1}
##     CONFIG.M05_WRITE_ISSUING {1}
##     CONFIG.M06_WRITE_ISSUING {1}
##     CONFIG.M07_WRITE_ISSUING {1}
##     CONFIG.M08_WRITE_ISSUING {1}
##     CONFIG.M09_WRITE_ISSUING {1}
##     CONFIG.M10_WRITE_ISSUING {1}
##     CONFIG.M11_WRITE_ISSUING {1}
##     CONFIG.M12_WRITE_ISSUING {1}
##     CONFIG.M13_WRITE_ISSUING {1}
##     CONFIG.M14_WRITE_ISSUING {1}
##     CONFIG.M15_WRITE_ISSUING {1}
##     CONFIG.M00_READ_ISSUING {1}
##     CONFIG.M01_READ_ISSUING {1}
##     CONFIG.M02_READ_ISSUING {1}
##     CONFIG.M03_READ_ISSUING {1}
##     CONFIG.M04_READ_ISSUING {1}
##     CONFIG.M05_READ_ISSUING {1}
##     CONFIG.M06_READ_ISSUING {1}
##     CONFIG.M07_READ_ISSUING {1}
##     CONFIG.M08_READ_ISSUING {1}
##     CONFIG.M09_READ_ISSUING {1}
##     CONFIG.M10_READ_ISSUING {1}
##     CONFIG.M11_READ_ISSUING {1}
##     CONFIG.M12_READ_ISSUING {1}
##     CONFIG.M13_READ_ISSUING {1}
##     CONFIG.M14_READ_ISSUING {1}
##     CONFIG.M15_READ_ISSUING {1}
##     CONFIG.S00_SINGLE_THREAD {1}
##     CONFIG.M01_A00_BASE_ADDR {0x0000000000001000}
##     CONFIG.M02_A00_BASE_ADDR {0x0000000000002000}
##     CONFIG.M03_A00_BASE_ADDR {0x0000000000003000}
##     CONFIG.M03_A01_BASE_ADDR {0x0000000000004000}
##     CONFIG.M03_A02_BASE_ADDR {0x0000000000008000}
##     CONFIG.M03_A01_ADDR_WIDTH {14}
##     CONFIG.M03_A02_ADDR_WIDTH {15}
## } [get_ips $axi_crossbar]
## read_verilog -quiet -sv p2p_322mhz.sv
# set_property include_dirs $include_dirs [current_fileset]
# dict for {module module_dir} $module_dict {
#     if {[file exists ${module_dir}/build.tcl]} {
#         cd $module_dir
#         source build.tcl
#         cd $script_dir
#     }
# 
#     read_verilog -quiet [glob -nocomplain -directory $module_dir "*.{v,vh}"]
#     read_verilog -quiet -sv [glob -nocomplain -directory $module_dir "*.sv"]
#     read_vhdl -quiet [glob -nocomplain -directory $module_dir "*.vhd"]
# }
# read_verilog -quiet [glob -nocomplain -directory $src_dir "*.{v,vh}"]
# read_verilog -quiet -sv [glob -nocomplain -directory $src_dir "*.sv"]
# read_vhdl -quiet [glob -nocomplain -directory $src_dir "*.vhd"]
# set design_params(-build_timestamp) "32'h$design_params(-build_timestamp)"
# set generic [get_property generic [current_fileset]]
# foreach {key value} [array get design_params] {
#     set p [string toupper [string range $key 1 end]]
#     lappend generic "$p=$value"
# }
# set_property -name generic -value $generic -object [current_fileset]
# set_property top $top [get_property srcset [current_run]]
# puts "bitstream_userid is $bitstream_userid"
bitstream_userid is 0xDEADC0DE
# puts "bitstream_usr_acceess is $bitstream_usr_access"
bitstream_usr_acceess is 0x66669999
# set fp [open "${build_dir}/run_params.xdc" w]
# puts $fp "set_property BITSTREAM.CONFIG.USERID \"$bitstream_userid\" \[current_design\]"
# puts $fp "set_property BITSTREAM.CONFIG.USR_ACCESS $bitstream_usr_access \[current_design\]"
# close $fp
# read_xdc -unmanaged ${constr_dir}/${board}/pins.xdc
# read_xdc -unmanaged ${constr_dir}/${board}/timing.xdc
# read_xdc ${constr_dir}/${board}/general.xdc
# read_xdc ${build_dir}/run_params.xdc
# if {$sim} {
#     # Generate simulation libraries
#     set modelsim_lib_path ${sim_params(-sim_lib_path)}/modelsim
#     if {[file exists ${modelsim_lib_path}]} {
#         puts "Skipping compilation of simulation libraries as directory ${modelsim_lib_path} exists."
#     } else {
#         puts "Compiling simulation libraries in directory ${modelsim_lib_path}."
#         compile_simlib -simulator modelsim -simulator_exec_path ${sim_params(-sim_exec_path)} \
#             -family all -language all -library all \
#             -dir ${modelsim_lib_path}
#     }
# 
#     # Export simulation
#     set_property target_simulator ModelSim [current_project]
#     set_property top $sim_params(-sim_top) [get_filesets sim_1]
#     set_property top_lib xil_defaultlib [get_filesets sim_1]
#     set_property compxlib.modelsim_compiled_library_dir ${modelsim_lib_path} [current_project]
#     launch_simulation -scripts_only
# }
# if {$impl} {
#     update_compile_order -fileset sources_1
#     _do_impl $jobs {"Vivado Implementation Defaults"}
# }
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/cmac_subsystem_axi_crossbar.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'box_322mhz_axi_crossbar'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: box_322mhz_axi_crossbar
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline.xci' is already up-to-date
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_net_p4_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_net_p4_0
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'box_250mhz_axi_crossbar'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: box_250mhz_axi_crossbar
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_c2h_ecc/qdma_subsystem_c2h_ecc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/qdma_subsystem_axi_crossbar.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/qdma_no_sriov.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/cms_subsystem_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/system_config_axi_crossbar.xci' is already up-to-date
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
[Tue Jan 14 21:53:19 2025] Launched box_250mhz_axi_crossbar_synth_1, vitis_net_p4_1_synth_1, box_322mhz_axi_crossbar_synth_1, vitis_net_p4_0_synth_1, synth_1...
Run output will be captured here:
box_250mhz_axi_crossbar_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/box_250mhz_axi_crossbar_synth_1/runme.log
vitis_net_p4_1_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/vitis_net_p4_1_synth_1/runme.log
box_322mhz_axi_crossbar_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/box_322mhz_axi_crossbar_synth_1/runme.log
vitis_net_p4_0_synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/vitis_net_p4_0_synth_1/runme.log
synth_1: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/synth_1/runme.log
[Tue Jan 14 21:53:19 2025] Launched impl_1...
Run output will be captured here: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/impl_1/runme.log
[Tue Jan 14 21:53:19 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log open_nic_shell.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source open_nic_shell.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source open_nic_shell.tcl -notrace
Command: link_design -top open_nic_shell -part xcu55c-fsvh2892-2L-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.gen/sources_1/ip/box_250mhz_axi_crossbar/box_250mhz_axi_crossbar.dcp' for cell 'box_250mhz_inst/address_map_inst/xbar_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.gen/sources_1/ip/vitis_net_p4_0/vitis_net_p4_0.dcp' for cell 'box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline.dcp' for cell 'box_250mhz_inst/p2p_250mhz_inst/genblk1[0].tx_ppl_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.gen/sources_1/ip/vitis_net_p4_1/vitis_net_p4_1.dcp' for cell 'box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.gen/sources_1/ip/box_322mhz_axi_crossbar/box_322mhz_axi_crossbar.dcp' for cell 'box_322mhz_inst/address_map_inst/xbar_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_subsystem_axi_crossbar/cmac_subsystem_axi_crossbar.dcp' for cell 'cmac_port[0].cmac_subsystem_inst/address_map_inst/xbar_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/cmac_usplus_0.dcp' for cell 'cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/cmac_usplus_1.dcp' for cell 'cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_crossbar/qdma_subsystem_axi_crossbar.dcp' for cell 'qdma_subsystem_inst/address_map_inst/xbar_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_c2h_ecc/qdma_subsystem_c2h_ecc.dcp' for cell 'qdma_subsystem_inst/c2h_inst/ecc_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc.dcp' for cell 'qdma_subsystem_inst/qdma_wrapper_inst/axi_cdc_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div.dcp' for cell 'qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/qdma_no_sriov.dcp' for cell 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter.dcp' for cell 'system_config_inst/axi_clock_conv_cms_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz.dcp' for cell 'system_config_inst/clk_wiz_cms_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'system_config_inst/quad_spi_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz.dcp' for cell 'system_config_inst/system_management_wiz_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/cms_subsystem_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_config_axi_crossbar/system_config_axi_crossbar.dcp' for cell 'system_config_inst/scfg_address_map_inst/xbar_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_18/bd_7485_axi_bram_ctrl_firmware_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_bram_ctrl_firmware'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_29/bd_7485_axi_bram_ctrl_regmap_cmc_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_bram_ctrl_regmap_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_30/bd_7485_axi_bram_ctrl_regmap_host_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_bram_ctrl_regmap_host'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_3/bd_7485_axi_gpio_cmc_mb_rst_n_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_cmc_mb_rst_n'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_4/bd_7485_axi_gpio_hbm_temp_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_hbm_temp'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_6/bd_7485_axi_gpio_mb_intr_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_mb_intr'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_7/bd_7485_axi_gpio_mutex_cmc_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_mutex_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_8/bd_7485_axi_gpio_mutex_host_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_mutex_host'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_2/bd_7485_axi_gpio_timebase_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_timebase'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_5/bd_7485_axi_gpio_wdt_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_wdt'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_9/bd_7485_axi_intc_cmc_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_intc_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_10/bd_7485_axi_intc_host_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_intc_host'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_11/bd_7485_axi_timebase_wdt_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_timebase_wdt'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_12/bd_7485_axi_uartlite_satellite_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_uartlite_satellite'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_13/bd_7485_axi_uartlite_usb_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_uartlite_usb'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_0/bd_7485_build_info_cmc_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/build_info_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_1/bd_7485_build_info_host_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/build_info_host'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_36/bd_7485_freerun_counter_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/freerun_counter'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_24/bd_7485_microblaze_axi_vip_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_axi_vip'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_23/bd_7485_microblaze_cmc_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_26/bd_7485_msp432_bsl_crc_gen_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/msp432_bsl_crc_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_27/bd_7485_psreset_cmc_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/psreset_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_25/bd_7485_reachout_axi_vip_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/reachout_axi_vip'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_28/bd_7485_reg_map_bram_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/reg_map_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_15/bd_7485_xbar_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_ic_cmc_local/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_17/bd_7485_xbar_1.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_ic_mgmt/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_19/bd_7485_dlmb_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/dlmb'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_20/bd_7485_ilmb_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/ilmb'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_21/bd_7485_lmb_bram_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_22/bd_7485_lmb_bram_if_cntlr_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_37/bd_7485_and_gate_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/reset_gen/and_gate'
INFO: [Project 1-454] Reading design checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_38/bd_7485_reset_inverter_0.dcp' for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/reset_gen/reset_inverter'
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4807.340 ; gain = 12.000 ; free physical = 81106 ; free virtual = 116829
INFO: [Netlist 29-17] Analyzing 11381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_config_inst/clk_wiz_cms_inst/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_config_inst/clk_wiz_cms_inst/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_13/bd_7485_axi_uartlite_usb_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_uartlite_usb/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_13/bd_7485_axi_uartlite_usb_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_uartlite_usb/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_6/bd_7485_axi_gpio_mb_intr_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_mb_intr/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_6/bd_7485_axi_gpio_mb_intr_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_mb_intr/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_7/bd_7485_axi_gpio_mutex_cmc_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_mutex_cmc/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_7/bd_7485_axi_gpio_mutex_cmc_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_mutex_cmc/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_7/bd_7485_axi_gpio_mutex_cmc_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_mutex_cmc/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_7/bd_7485_axi_gpio_mutex_cmc_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_mutex_cmc/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_8/bd_7485_axi_gpio_mutex_host_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_mutex_host/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_8/bd_7485_axi_gpio_mutex_host_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_mutex_host/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_8/bd_7485_axi_gpio_mutex_host_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_mutex_host/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_8/bd_7485_axi_gpio_mutex_host_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_mutex_host/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_9/bd_7485_axi_intc_cmc_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_intc_cmc/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_9/bd_7485_axi_intc_cmc_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_intc_cmc/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_10/bd_7485_axi_intc_host_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_intc_host/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_10/bd_7485_axi_intc_host_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_intc_host/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_11/bd_7485_axi_timebase_wdt_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_timebase_wdt/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_11/bd_7485_axi_timebase_wdt_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_timebase_wdt/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_12/bd_7485_axi_uartlite_satellite_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_uartlite_satellite/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_12/bd_7485_axi_uartlite_satellite_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_uartlite_satellite/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_12/bd_7485_axi_uartlite_satellite_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_uartlite_satellite/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_12/bd_7485_axi_uartlite_satellite_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_uartlite_satellite/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_6/bd_7485_axi_gpio_mb_intr_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_mb_intr/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_6/bd_7485_axi_gpio_mb_intr_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_mb_intr/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_13/bd_7485_axi_uartlite_usb_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_uartlite_usb/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_13/bd_7485_axi_uartlite_usb_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_uartlite_usb/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_23/bd_7485_microblaze_cmc_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_cmc/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_23/bd_7485_microblaze_cmc_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_cmc/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_27/bd_7485_psreset_cmc_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/psreset_cmc/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_27/bd_7485_psreset_cmc_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/psreset_cmc/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_27/bd_7485_psreset_cmc_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/psreset_cmc/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_27/bd_7485_psreset_cmc_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/psreset_cmc/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'system_config_inst/quad_spi_inst/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'system_config_inst/quad_spi_inst/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'system_config_inst/quad_spi_inst/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'system_config_inst/quad_spi_inst/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz_board.xdc] for cell 'system_config_inst/clk_wiz_cms_inst/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz_board.xdc] for cell 'system_config_inst/clk_wiz_cms_inst/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz.xdc] for cell 'system_config_inst/clk_wiz_cms_inst/inst'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz.xdc:57]
get_clocks: Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 7210.602 ; gain = 1310.359 ; free physical = 78972 ; free virtual = 114696
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/clk_wiz_50Mhz/clk_wiz_50Mhz.xdc] for cell 'system_config_inst/clk_wiz_cms_inst/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_board.xdc] for cell 'system_config_inst/system_management_wiz_inst/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz_board.xdc] for cell 'system_config_inst/system_management_wiz_inst/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz.xdc] for cell 'system_config_inst/system_management_wiz_inst/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/system_management_wiz/system_management_wiz.xdc] for cell 'system_config_inst/system_management_wiz_inst/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div_board.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div_board.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0_board.xdc] for cell 'cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0_board.xdc] for cell 'cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc] for cell 'cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/synth/cmac_usplus_0.xdc] for cell 'cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.xdc] for cell 'cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_1_gt_i/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.xdc] for cell 'cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_1_gt_i/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1_board.xdc] for cell 'cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1_board.xdc] for cell 'cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc] for cell 'cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_1/synth/cmac_usplus_1.xdc] for cell 'cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/ip_0/synth/qdma_no_sriov_pcie4c_ip_gt.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/ip_0/synth/qdma_no_sriov_pcie4c_ip_gt.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/ip_pcie4c_uscale_plus_impl_x1y1.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/ip_pcie4c_uscale_plus_impl_x1y1.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/ip_pcie4c_uscale_plus_x1y1.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst'
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/ip_pcie4c_uscale_plus_x1y1.xdc:229]
WARNING: [Timing 38-278] The instance 'cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[6].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/ip_pcie4c_uscale_plus_x1y1.xdc:229]
WARNING: [Timing 38-278] The instance 'cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[6].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/ip_pcie4c_uscale_plus_x1y1.xdc:229]
WARNING: [Timing 38-278] The instance 'cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[6].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/ip_pcie4c_uscale_plus_x1y1.xdc:229]
WARNING: [Timing 38-278] The instance 'cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[6].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/ip_pcie4c_uscale_plus_x1y1.xdc:229]
INFO: [Timing 38-2] Deriving generated clocks [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/ip_pcie4c_uscale_plus_x1y1.xdc:229]
set_switching_activity: Time (s): cpu = 00:02:26 ; elapsed = 00:00:48 . Memory (MB): peak = 9031.285 ; gain = 1738.879 ; free physical = 77272 ; free virtual = 112995
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/source/ip_pcie4c_uscale_plus_x1y1.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/qdma_no_sriov_board.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/qdma_no_sriov_board.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/source/qdma_no_sriov_pcie4_uscaleplus_ip.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/source/qdma_no_sriov_pcie4_uscaleplus_ip.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt.xdc] for cell 'cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_0_gt_i/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cmac_usplus_0/ip_0/synth/cmac_usplus_0_gt.xdc] for cell 'cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/cmac_usplus_0_gt_i/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div.xdc:57]
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 9031.285 ; gain = 0.000 ; free physical = 77272 ; free virtual = 112996
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_clk_div/qdma_subsystem_clk_div.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_2/bd_7485_axi_gpio_timebase_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_timebase/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_2/bd_7485_axi_gpio_timebase_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_timebase/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_2/bd_7485_axi_gpio_timebase_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_timebase/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_2/bd_7485_axi_gpio_timebase_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_timebase/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_3/bd_7485_axi_gpio_cmc_mb_rst_n_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_cmc_mb_rst_n/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_3/bd_7485_axi_gpio_cmc_mb_rst_n_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_cmc_mb_rst_n/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_3/bd_7485_axi_gpio_cmc_mb_rst_n_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_cmc_mb_rst_n/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_3/bd_7485_axi_gpio_cmc_mb_rst_n_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_cmc_mb_rst_n/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_4/bd_7485_axi_gpio_hbm_temp_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_hbm_temp/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_4/bd_7485_axi_gpio_hbm_temp_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_hbm_temp/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_4/bd_7485_axi_gpio_hbm_temp_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_hbm_temp/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_4/bd_7485_axi_gpio_hbm_temp_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_hbm_temp/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_5/bd_7485_axi_gpio_wdt_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_wdt/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_5/bd_7485_axi_gpio_wdt_0_board.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_wdt/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_5/bd_7485_axi_gpio_wdt_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_wdt/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_5/bd_7485_axi_gpio_wdt_0.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_gpio_wdt/U0'
Sourcing Tcl File [/home/aneesh/workspace/P4Framework/open-nic-shell/constr/au55c/pins.xdc]
Finished Sourcing Tcl File [/home/aneesh/workspace/P4Framework/open-nic-shell/constr/au55c/pins.xdc]
Sourcing Tcl File [/home/aneesh/workspace/P4Framework/open-nic-shell/constr/au55c/timing.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/aneesh/workspace/P4Framework/open-nic-shell/constr/au55c/timing.xdc:22]
get_clocks: Time (s): cpu = 00:01:13 ; elapsed = 00:00:22 . Memory (MB): peak = 9031.285 ; gain = 0.000 ; free physical = 77248 ; free virtual = 112972
Finished Sourcing Tcl File [/home/aneesh/workspace/P4Framework/open-nic-shell/constr/au55c/timing.xdc]
Parsing XDC File [/home/aneesh/workspace/P4Framework/open-nic-shell/constr/au55c/general.xdc]
WARNING: [Power 33-711] The follwoing XDC constraint overrides the xilinx.com:au55c:1.0 design_power_budget default value of 123.0 : set_operating_conditions -design_power_budget 100  [/home/aneesh/workspace/P4Framework/open-nic-shell/constr/au55c/general.xdc:28]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/aneesh/workspace/P4Framework/open-nic-shell/constr/au55c/general.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aneesh/workspace/P4Framework/open-nic-shell/constr/au55c/general.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ref_clk_100mhz'. [/home/aneesh/workspace/P4Framework/open-nic-shell/constr/au55c/general.xdc:33]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/home/aneesh/workspace/P4Framework/open-nic-shell/constr/au55c/general.xdc:33]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/open-nic-shell/constr/au55c/general.xdc]
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/run_params.xdc]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/run_params.xdc]
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter_clocks.xdc] for cell 'system_config_inst/axi_clock_conv_cms_inst/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter_clocks.xdc:17]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter_clocks.xdc] for cell 'system_config_inst/axi_clock_conv_cms_inst/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter_clocks.xdc] for cell 'system_config_inst/axi_clock_conv_qspi_inst/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter_clocks.xdc:17]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_lite_clock_converter/axi_lite_clock_converter_clocks.xdc] for cell 'system_config_inst/axi_clock_conv_qspi_inst/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc] for cell 'box_250mhz_inst/p2p_250mhz_inst/genblk1[0].tx_ppl_inst/inst'
WARNING: [Vivado 12-8092] The property 'USER_SLR_ASSIGNMENT' only support hierarchical cells. Setting the property on leaf cell will be ignored by placer. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc:11]
WARNING: [Vivado 12-8092] The property 'USER_SLR_ASSIGNMENT' only support hierarchical cells. Setting the property on leaf cell will be ignored by placer. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc:12]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc] for cell 'box_250mhz_inst/p2p_250mhz_inst/genblk1[0].tx_ppl_inst/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc] for cell 'box_250mhz_inst/p2p_250mhz_inst/genblk1[1].tx_ppl_inst/inst'
WARNING: [Vivado 12-8092] The property 'USER_SLR_ASSIGNMENT' only support hierarchical cells. Setting the property on leaf cell will be ignored by placer. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc:11]
WARNING: [Vivado 12-8092] The property 'USER_SLR_ASSIGNMENT' only support hierarchical cells. Setting the property on leaf cell will be ignored by placer. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc:12]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_stream_pipeline/axi_stream_pipeline_clocks.xdc] for cell 'box_250mhz_inst/p2p_250mhz_inst/genblk1[1].tx_ppl_inst/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/qdma_no_sriov_pcie4c_ip_board.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/qdma_no_sriov_pcie4c_ip_board.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4c_ip_late.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_no_sriov/ip_0/synth/qdma_no_sriov_pcie4c_ip_late.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc_clocks.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/axi_cdc_inst/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc_clocks.xdc:17]
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc_clocks.xdc] for cell 'qdma_subsystem_inst/qdma_wrapper_inst/axi_cdc_inst/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_9/bd_7485_axi_intc_cmc_0_clocks.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_intc_cmc/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_9/bd_7485_axi_intc_cmc_0_clocks.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_intc_cmc/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_10/bd_7485_axi_intc_host_0_clocks.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_intc_host/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/bd_0/ip/ip_10/bd_7485_axi_intc_host_0_clocks.xdc] for cell 'system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/axi_intc_host/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'system_config_inst/quad_spi_inst/U0'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'system_config_inst/quad_spi_inst/U0'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.gen/sources_1/ip/vitis_net_p4_1/vitis_net_p4_1_synth.xdc] for cell 'box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.gen/sources_1/ip/vitis_net_p4_1/vitis_net_p4_1_synth.xdc] for cell 'box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.gen/sources_1/ip/vitis_net_p4_1/vitis_net_p4_1_impl.xdc] for cell 'box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.gen/sources_1/ip/vitis_net_p4_1/vitis_net_p4_1_impl.xdc] for cell 'box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.gen/sources_1/ip/vitis_net_p4_0/vitis_net_p4_0_synth.xdc] for cell 'box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.gen/sources_1/ip/vitis_net_p4_0/vitis_net_p4_0_synth.xdc] for cell 'box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst'
Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.gen/sources_1/ip/vitis_net_p4_0/vitis_net_p4_0_impl.xdc] for cell 'box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst'
Finished Parsing XDC File [/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.gen/sources_1/ip/vitis_net_p4_0/vitis_net_p4_0_impl.xdc] for cell 'box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: system_config_inst/quad_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: system_config_inst/quad_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: system_config_inst/quad_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: system_config_inst/quad_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: system_config_inst/quad_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: system_config_inst/quad_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: system_config_inst/quad_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: system_config_inst/quad_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 913 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'open_nic_shell'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/fw/cms_xcu55.elf /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/fw/cms_xcu55.elf /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/fw/cms_xcu55.elf 
INFO: [Project 1-1687] 20 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 9127.332 ; gain = 0.000 ; free physical = 77234 ; free virtual = 112958
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1883 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 6 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 42 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 3 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 70 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1245 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 72 instances
  RAM64M => RAM64M (RAMD64E(x4)): 14 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 254 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 18 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances

99 Infos, 35 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:07:33 ; elapsed = 00:04:23 . Memory (MB): peak = 9127.332 ; gain = 6895.047 ; free physical = 77234 ; free virtual = 112958
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 9127.332 ; gain = 0.000 ; free physical = 77235 ; free virtual = 112959

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 54dd6a1a

Time (s): cpu = 00:01:19 ; elapsed = 00:00:21 . Memory (MB): peak = 9127.332 ; gain = 0.000 ; free physical = 77173 ; free virtual = 112897

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 243 inverters resulting in an inversion of 1639 pins
INFO: [Opt 31-138] Pushed 857 inverter(s) to 65906 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15131abd6

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 9127.332 ; gain = 0.000 ; free physical = 77054 ; free virtual = 112777
INFO: [Opt 31-389] Phase Retarget created 1164 cells and removed 6417 cells
INFO: [Opt 31-1021] In phase Retarget, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 6 load pin(s).
Phase 2 Constant propagation | Checksum: 12a188218

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 9127.332 ; gain = 0.000 ; free physical = 77055 ; free virtual = 112779
INFO: [Opt 31-389] Phase Constant propagation created 3180 cells and removed 18834 cells
INFO: [Opt 31-1021] In phase Constant propagation, 69 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 115c55244

Time (s): cpu = 00:01:22 ; elapsed = 00:00:48 . Memory (MB): peak = 9127.332 ; gain = 0.000 ; free physical = 77057 ; free virtual = 112781
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 28695 cells
INFO: [Opt 31-1021] In phase Sweep, 471 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: ba31a157

Time (s): cpu = 00:01:31 ; elapsed = 00:00:53 . Memory (MB): peak = 9127.332 ; gain = 0.000 ; free physical = 77057 ; free virtual = 112780
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f93d0e46

Time (s): cpu = 00:01:41 ; elapsed = 00:01:03 . Memory (MB): peak = 9127.332 ; gain = 0.000 ; free physical = 77055 ; free virtual = 112779
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 6 pins
Phase 6 Post Processing Netlist | Checksum: f835ba89

Time (s): cpu = 00:01:43 ; elapsed = 00:01:05 . Memory (MB): peak = 9127.332 ; gain = 0.000 ; free physical = 77055 ; free virtual = 112778
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1164  |            6417  |                                             60  |
|  Constant propagation         |            3180  |           18834  |                                             69  |
|  Sweep                        |               0  |           28695  |                                            471  |
|  BUFG optimization            |               0  |               1  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                             64  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:01 . Memory (MB): peak = 9127.332 ; gain = 0.000 ; free physical = 77055 ; free virtual = 112778
Ending Logic Optimization Task | Checksum: 12dc0d2a4

Time (s): cpu = 00:01:44 ; elapsed = 00:01:06 . Memory (MB): peak = 9127.332 ; gain = 0.000 ; free physical = 77055 ; free virtual = 112778

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-295] The data input toggle rate 7.460683 of CMAC instance cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_top/obsibdaaf4ker2wujpra0sjb is beyond the acceptable limit of 8.260000 - 54.090000. Using the 8.260000 toggle rate for power analysis.
Resolution: Please use the following to set activity - set_switching_activity -static_probability <value> -toggle_rate <value> [get_pins -of_objects [get_cells <instance name>] -filter {DIRECTION =~ IN && NAME =~ *TX_DATAIN*}]
WARNING: [Power 33-295] The data input toggle rate 7.471592 of CMAC instance cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_top/obsibdaaf4ker2wujpra0sjb is beyond the acceptable limit of 8.260000 - 54.090000. Using the 8.260000 toggle rate for power analysis.
Resolution: Please use the following to set activity - set_switching_activity -static_probability <value> -toggle_rate <value> [get_pins -of_objects [get_cells <instance name>] -filter {DIRECTION =~ IN && NAME =~ *TX_DATAIN*}]


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 18 BRAM(s) out of a total of 573 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 17 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 82 Total Ports: 1146
Ending PowerOpt Patch Enables Task | Checksum: b6d12241

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11405.027 ; gain = 0.000 ; free physical = 74953 ; free virtual = 110677
Ending Power Optimization Task | Checksum: b6d12241

Time (s): cpu = 00:04:53 ; elapsed = 00:01:21 . Memory (MB): peak = 11405.027 ; gain = 2277.695 ; free physical = 74953 ; free virtual = 110677

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b6d12241

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 11405.027 ; gain = 0.000 ; free physical = 74953 ; free virtual = 110677

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 11405.027 ; gain = 0.000 ; free physical = 74953 ; free virtual = 110677
Ending Netlist Obfuscation Task | Checksum: 134cd4740

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 11405.027 ; gain = 0.000 ; free physical = 74953 ; free virtual = 110677
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 37 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:08:08 ; elapsed = 00:02:56 . Memory (MB): peak = 11405.027 ; gain = 2277.695 ; free physical = 74954 ; free virtual = 110677
INFO: [runtcl-4] Executing : report_drc -file open_nic_shell_drc_opted.rpt -pb open_nic_shell_drc_opted.pb -rpx open_nic_shell_drc_opted.rpx
Command: report_drc -file open_nic_shell_drc_opted.rpt -pb open_nic_shell_drc_opted.pb -rpx open_nic_shell_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/impl_1/open_nic_shell_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 11405.027 ; gain = 0.000 ; free physical = 74963 ; free virtual = 110687
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 11405.027 ; gain = 0.000 ; free physical = 74837 ; free virtual = 110686
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/impl_1/open_nic_shell_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:12 ; elapsed = 00:01:02 . Memory (MB): peak = 11405.027 ; gain = 0.000 ; free physical = 74785 ; free virtual = 110678
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 11405.027 ; gain = 0.000 ; free physical = 74784 ; free virtual = 110677
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 96348f8e

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 11405.027 ; gain = 0.000 ; free physical = 74784 ; free virtual = 110677
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 11405.027 ; gain = 0.000 ; free physical = 74784 ; free virtual = 110677

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_drop_reg[16]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_drop_reg[24]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_drop_reg[32]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_drop_reg[40]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_drop_reg[48]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_drop_reg[56]_i_1__0" "cmac_port[0].packet_adapter_inst/rx_inst/pkt_recv_cdc_inst/reg_rx_bytes_drop_reg[0]_i_1__0" "cmac_port[0].packet_adapter_inst/rx_inst/pkt_recv_cdc_inst/reg_rx_bytes_drop_reg[8]_i_1__0" in Carry-chain. The area groups involved are "pblock_packet_adapter_rx" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_err_reg[16]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_err_reg[24]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_err_reg[32]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_err_reg[40]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_err_reg[48]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_err_reg[56]_i_1__0" "cmac_port[0].packet_adapter_inst/rx_inst/pkt_recv_cdc_inst/reg_rx_bytes_err_reg[0]_i_1__0" "cmac_port[0].packet_adapter_inst/rx_inst/pkt_recv_cdc_inst/reg_rx_bytes_err_reg[8]_i_1__0" in Carry-chain. The area groups involved are "pblock_packet_adapter_rx" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_recv_reg[16]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_recv_reg[24]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_recv_reg[32]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_recv_reg[40]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_recv_reg[48]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_rx_bytes_recv_reg[56]_i_1__0" "cmac_port[0].packet_adapter_inst/rx_inst/pkt_recv_cdc_inst/reg_rx_bytes_recv_reg[0]_i_1__0" "cmac_port[0].packet_adapter_inst/rx_inst/pkt_recv_cdc_inst/reg_rx_bytes_recv_reg[8]_i_1__0" in Carry-chain. The area groups involved are "pblock_packet_adapter_rx" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "cmac_port[0].packet_adapter_inst/reg_inst/reg_tx_bytes_drop_reg[16]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_tx_bytes_drop_reg[24]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_tx_bytes_drop_reg[32]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_tx_bytes_drop_reg[40]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_tx_bytes_drop_reg[48]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_tx_bytes_drop_reg[56]_i_1__0" "cmac_port[0].packet_adapter_inst/tx_inst/slice_inst/reg_tx_bytes_drop_reg[0]_i_1__0" "cmac_port[0].packet_adapter_inst/tx_inst/slice_inst/reg_tx_bytes_drop_reg[8]_i_1__0" in Carry-chain. The area groups involved are "pblock_packet_adapter_tx" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "cmac_port[0].packet_adapter_inst/reg_inst/reg_tx_bytes_sent_reg[16]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_tx_bytes_sent_reg[24]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_tx_bytes_sent_reg[32]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_tx_bytes_sent_reg[40]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_tx_bytes_sent_reg[48]_i_1__0" "cmac_port[0].packet_adapter_inst/reg_inst/reg_tx_bytes_sent_reg[56]_i_1__0" "cmac_port[0].packet_adapter_inst/tx_inst/slice_inst/reg_tx_bytes_sent_reg[0]_i_1__0" "cmac_port[0].packet_adapter_inst/tx_inst/slice_inst/reg_tx_bytes_sent_reg[8]_i_1__0" in Carry-chain. The area groups involved are "pblock_packet_adapter_tx" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "cmac_port[1].packet_adapter_inst/rx_inst/pkt_recv_cdc_inst/reg_rx_bytes_drop_reg[0]_i_1" "cmac_port[1].packet_adapter_inst/rx_inst/pkt_recv_cdc_inst/reg_rx_bytes_drop_reg[8]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_drop_reg[16]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_drop_reg[24]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_drop_reg[32]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_drop_reg[40]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_drop_reg[48]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_drop_reg[56]_i_1" in Carry-chain. The area groups involved are "pblock_packet_adapter_rx" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "cmac_port[1].packet_adapter_inst/rx_inst/pkt_recv_cdc_inst/reg_rx_bytes_err_reg[0]_i_1" "cmac_port[1].packet_adapter_inst/rx_inst/pkt_recv_cdc_inst/reg_rx_bytes_err_reg[8]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_err_reg[16]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_err_reg[24]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_err_reg[32]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_err_reg[40]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_err_reg[48]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_err_reg[56]_i_1" in Carry-chain. The area groups involved are "pblock_packet_adapter_rx" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "cmac_port[1].packet_adapter_inst/rx_inst/pkt_recv_cdc_inst/reg_rx_bytes_recv_reg[0]_i_1" "cmac_port[1].packet_adapter_inst/rx_inst/pkt_recv_cdc_inst/reg_rx_bytes_recv_reg[8]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_recv_reg[16]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_recv_reg[24]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_recv_reg[32]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_recv_reg[40]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_recv_reg[48]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_rx_bytes_recv_reg[56]_i_1" in Carry-chain. The area groups involved are "pblock_packet_adapter_rx" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "cmac_port[1].packet_adapter_inst/reg_inst/reg_tx_bytes_drop_reg[16]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_tx_bytes_drop_reg[24]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_tx_bytes_drop_reg[32]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_tx_bytes_drop_reg[40]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_tx_bytes_drop_reg[48]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_tx_bytes_drop_reg[56]_i_1" "cmac_port[1].packet_adapter_inst/tx_inst/slice_inst/reg_tx_bytes_drop_reg[0]_i_1" "cmac_port[1].packet_adapter_inst/tx_inst/slice_inst/reg_tx_bytes_drop_reg[8]_i_1" in Carry-chain. The area groups involved are "pblock_packet_adapter_tx" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "cmac_port[1].packet_adapter_inst/reg_inst/reg_tx_bytes_sent_reg[16]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_tx_bytes_sent_reg[24]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_tx_bytes_sent_reg[32]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_tx_bytes_sent_reg[40]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_tx_bytes_sent_reg[48]_i_1" "cmac_port[1].packet_adapter_inst/reg_inst/reg_tx_bytes_sent_reg[56]_i_1" "cmac_port[1].packet_adapter_inst/tx_inst/slice_inst/reg_tx_bytes_sent_reg[0]_i_1" "cmac_port[1].packet_adapter_inst/tx_inst/slice_inst/reg_tx_bytes_sent_reg[8]_i_1" in Carry-chain. The area groups involved are "pblock_packet_adapter_tx" 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8b31b1c4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 11405.027 ; gain = 0.000 ; free physical = 74779 ; free virtual = 110672

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e036b6bc

Time (s): cpu = 00:04:27 ; elapsed = 00:02:19 . Memory (MB): peak = 11405.027 ; gain = 0.000 ; free physical = 74654 ; free virtual = 110547

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e036b6bc

Time (s): cpu = 00:04:28 ; elapsed = 00:02:20 . Memory (MB): peak = 11405.027 ; gain = 0.000 ; free physical = 74654 ; free virtual = 110547
Phase 1 Placer Initialization | Checksum: e036b6bc

Time (s): cpu = 00:04:30 ; elapsed = 00:02:22 . Memory (MB): peak = 11405.027 ; gain = 0.000 ; free physical = 74656 ; free virtual = 110549

Phase 2 Global Placement

Phase 2.1 Floorplanning

Summary of Latency Increase due to Auto-Pipeline Insertion
===========================================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Module                                                                                                |  Group  |  Limit  |  Actual  |  Include Group  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  box_250mhz_inst/p2p_250mhz_inst/genblk1[0].tx_ppl_inst/inst/axisc_register_slice_0/gen_auto_slr.auto  |  fwd    |     24  |       4  |  resp           |
|  box_250mhz_inst/p2p_250mhz_inst/genblk1[0].tx_ppl_inst/inst/axisc_register_slice_0/gen_auto_slr.auto  |  resp   |      -  |       4  |                 |
|  box_250mhz_inst/p2p_250mhz_inst/genblk1[1].tx_ppl_inst/inst/axisc_register_slice_0/gen_auto_slr.auto  |  fwd    |     24  |       4  |  resp           |
|  box_250mhz_inst/p2p_250mhz_inst/genblk1[1].tx_ppl_inst/inst/axisc_register_slice_0/gen_auto_slr.auto  |  resp   |      -  |       4  |                 |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 4792 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.34 . Memory (MB): peak = 11520.996 ; gain = 0.000 ; free physical = 74577 ; free virtual = 110470

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------
|  Optimization    |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------
|  Auto Pipeline   |         4792  |              0  |                     2  |           0  |           1  |  00:00:09  |
|  Total           |         4792  |              0  |                     2  |           0  |           1  |  00:00:09  |
--------------------------------------------------------------------------------------------------------------------------


WARNING: [Place 30-1882] Failed to find partition obeying USER_SLR_ASSIGNMENT constraint for group axi_stream_pipeline_mi for Cell box_250mhz_inst/p2p_250mhz_inst/genblk1[0].tx_ppl_inst/inst/axisc_register_slice_0/gen_auto_slr.auto/slr_auto_dest.
WARNING: [Place 30-1882] Failed to find partition obeying USER_SLR_ASSIGNMENT constraint for group axi_stream_pipeline_si for Cell box_250mhz_inst/p2p_250mhz_inst/genblk1[0].tx_ppl_inst/inst/axisc_register_slice_0/gen_auto_slr.auto/slr_auto_src.
INFO: [Place 30-1906] Running placement in ultrathreads mode using maximum of 8 CPUs

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 15d7167b9

Time (s): cpu = 00:09:45 ; elapsed = 00:05:22 . Memory (MB): peak = 11606.184 ; gain = 201.156 ; free physical = 74503 ; free virtual = 110396

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 156b8dd29

Time (s): cpu = 00:10:08 ; elapsed = 00:05:44 . Memory (MB): peak = 11663.387 ; gain = 258.359 ; free physical = 74468 ; free virtual = 110361

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 17a77cefc

Time (s): cpu = 00:10:09 ; elapsed = 00:05:45 . Memory (MB): peak = 11663.387 ; gain = 258.359 ; free physical = 74467 ; free virtual = 110360

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 17a77cefc

Time (s): cpu = 00:11:03 ; elapsed = 00:05:59 . Memory (MB): peak = 11695.402 ; gain = 290.375 ; free physical = 74491 ; free virtual = 110384

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1afe3ef6e

Time (s): cpu = 00:11:06 ; elapsed = 00:06:02 . Memory (MB): peak = 11695.402 ; gain = 290.375 ; free physical = 74490 ; free virtual = 110383

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 148cf5a09

Time (s): cpu = 00:12:01 ; elapsed = 00:06:31 . Memory (MB): peak = 11819.648 ; gain = 414.621 ; free physical = 74251 ; free virtual = 110144

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 148cf5a09

Time (s): cpu = 00:12:04 ; elapsed = 00:06:33 . Memory (MB): peak = 11819.648 ; gain = 414.621 ; free physical = 74251 ; free virtual = 110144
Phase 2.1.1 Partition Driven Placement | Checksum: 148cf5a09

Time (s): cpu = 00:12:04 ; elapsed = 00:06:34 . Memory (MB): peak = 11819.648 ; gain = 414.621 ; free physical = 74250 ; free virtual = 110143
Phase 2.1 Floorplanning | Checksum: 148cf5a09

Time (s): cpu = 00:12:05 ; elapsed = 00:06:34 . Memory (MB): peak = 11819.648 ; gain = 414.621 ; free physical = 74250 ; free virtual = 110143

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 17 candidate nets for critical-cell optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 11819.648 ; gain = 0.000 ; free physical = 74250 ; free virtual = 110143

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Total                                |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 148cf5a09

Time (s): cpu = 00:12:09 ; elapsed = 00:06:38 . Memory (MB): peak = 11819.648 ; gain = 414.621 ; free physical = 74250 ; free virtual = 110143

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 148cf5a09

Time (s): cpu = 00:12:09 ; elapsed = 00:06:39 . Memory (MB): peak = 11819.648 ; gain = 414.621 ; free physical = 74250 ; free virtual = 110143

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 189596f86

Time (s): cpu = 00:12:11 ; elapsed = 00:06:41 . Memory (MB): peak = 11819.648 ; gain = 414.621 ; free physical = 74250 ; free virtual = 110143

Phase 2.5 Global Placement Core

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1773466aa

Time (s): cpu = 00:27:05 ; elapsed = 00:11:43 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70640 ; free virtual = 106533

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 169 LUTNM shape to break, 11118 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 79, two critical 90, total 169, new lutff created 7
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4195 nets or LUTs. Breaked 169 LUTs, combined 4026 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 325 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 110 nets.  Re-placed 751 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 110 nets or cells. Created 0 new cell, deleted 26 existing cells and moved 751 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70598 ; free virtual = 106492
INFO: [Physopt 32-1132] Very high fanout net 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/REQ_EN.dma_pcie_req/rc_new/p_0_in4_out' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1229 to 615 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 615.
INFO: [Physopt 32-1132] Very high fanout net 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.dma_dsc_eng/chn_dsc_out_fifo[0].DSC_OUT_FIFO/RAM_INST[0].u_ram/p_0_in4_out' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1346 to 680 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 680.
INFO: [Physopt 32-1132] Very high fanout net 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.dma_dsc_eng/chn_dsc_out_fifo[1].DSC_OUT_FIFO/RAM_INST[0].u_ram/p_0_in4_out' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1345 to 679 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 679.
INFO: [Physopt 32-1132] Very high fanout net 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.u_mdma_c2h_wrb/u_ctxt_mgr/p_0_in4_out' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1559 to 780 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 780.
INFO: [Physopt 32-1132] Very high fanout net 'qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/no_dnf_in_rdy.in_rdy_reg_1' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1415 to 711 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 711.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin box_250mhz_inst/p2p_250mhz_inst/axis_rstn_cdc/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin cmac_port[0].packet_adapter_inst/reset_inst/genblk2[1].reset_sync_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin cmac_port[1].packet_adapter_inst/reset_inst/genblk2[1].reset_sync_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-76] Pass 1. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_stat_tx_packet_8192_9215_bytes_accumulator/E[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axi4_lite_if_wrapper/i_cmac_usplus_1_axi4_lite_reg_map/i_cmac_usplus_1_stat_tx_packet_8192_9215_bytes_accumulator/E[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net qdma_subsystem_inst/reset_inst/Q[0]. Replicated 72 times.
INFO: [Physopt 32-81] Processed net box_250mhz_inst/p2p_250mhz_inst/axil_reset_inst/FSM_onehot_state_slowest_clk_reg_n_0_[1]. Replicated 12 times.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin box_250mhz_inst/p2p_250mhz_inst/axis_rstn_cdc/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-81] Processed net cmac_port[0].packet_adapter_inst/reset_inst/Q[0]. Replicated 7 times.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin cmac_port[0].packet_adapter_inst/reset_inst/genblk2[1].reset_sync_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-81] Processed net cmac_port[1].packet_adapter_inst/reset_inst/Q[0]. Replicated 8 times.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin cmac_port[1].packet_adapter_inst/reset_inst/genblk2[1].reset_sync_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-81] Processed net qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/REQ_EN.dma_pcie_req/rc_new/sm_snd_err_tlp. Replicated 7 times.
INFO: [Physopt 32-81] Processed net box_322mhz_inst/p2p_322mhz_inst/genblk1[0].rx_slice_1_inst/Q[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net box_322mhz_inst/p2p_322mhz_inst/genblk1[1].rx_slice_1_inst/Q[0]. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 9 nets. Created 139 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 139 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.76 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70597 ; free virtual = 106490
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70596 ; free virtual = 106490
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_axi4_lite_if_wrapper/i_cmac_usplus_0_axi4_lite_reg_map/i_cmac_usplus_0_pmtick_tx_clk_syncer/pulseout_reg_0. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70596 ; free virtual = 106489
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70596 ; free virtual = 106489

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          169  |           4026  |                  4195  |           0  |           1  |  00:00:06  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |             26  |                   110  |           0  |           1  |  00:00:20  |
|  Very High Fanout                                 |          139  |              0  |                     9  |           0  |           1  |  00:00:07  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            8  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Total                                            |          316  |           4052  |                  4315  |           0  |          11  |  00:00:36  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2cb9587c5

Time (s): cpu = 00:28:27 ; elapsed = 00:12:45 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70590 ; free virtual = 106484
Phase 2.5 Global Placement Core | Checksum: 2021a1097

Time (s): cpu = 00:30:57 ; elapsed = 00:13:34 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70589 ; free virtual = 106483
Phase 2 Global Placement | Checksum: 2021a1097

Time (s): cpu = 00:30:58 ; elapsed = 00:13:35 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70589 ; free virtual = 106483

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 284e5fb68

Time (s): cpu = 00:31:51 ; elapsed = 00:13:50 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70587 ; free virtual = 106480

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e0a30066

Time (s): cpu = 00:32:38 ; elapsed = 00:14:19 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70586 ; free virtual = 106479

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24d6f34bf

Time (s): cpu = 00:33:39 ; elapsed = 00:14:39 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70583 ; free virtual = 106476

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2217de507

Time (s): cpu = 00:33:46 ; elapsed = 00:14:46 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70581 ; free virtual = 106475

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 2529b5862

Time (s): cpu = 00:33:48 ; elapsed = 00:14:49 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70581 ; free virtual = 106474

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1806008cd

Time (s): cpu = 00:35:45 ; elapsed = 00:15:35 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70575 ; free virtual = 106468

Phase 3.7 Small Shape DP

Phase 3.7.1 splitSLRCrossingNets
Phase 3.7.1 splitSLRCrossingNets | Checksum: 1a1f025b7

Time (s): cpu = 00:35:47 ; elapsed = 00:15:37 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70575 ; free virtual = 106468
WARNING: [Place 30-1021] More than 500 instances needs spiral search, longer than expected legalizing time will be expected.

Phase 3.7.2 Place Remaining
Phase 3.7.2 Place Remaining | Checksum: 22ba21e38

Time (s): cpu = 00:42:03 ; elapsed = 00:17:54 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70591 ; free virtual = 106484
Phase 3.7 Small Shape DP | Checksum: 22ba21e38

Time (s): cpu = 00:42:58 ; elapsed = 00:18:10 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70587 ; free virtual = 106481

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1fdf247b6

Time (s): cpu = 00:43:16 ; elapsed = 00:18:29 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70586 ; free virtual = 106479

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17915cd10

Time (s): cpu = 00:47:30 ; elapsed = 00:19:47 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70479 ; free virtual = 106368
Phase 3 Detail Placement | Checksum: 17915cd10

Time (s): cpu = 00:47:33 ; elapsed = 00:19:50 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70473 ; free virtual = 106362

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19bc01e7f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.812 | TNS=-423.292 |
Phase 1 Physical Synthesis Initialization | Checksum: 19a3e4155

Time (s): cpu = 00:00:51 ; elapsed = 00:00:13 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70464 ; free virtual = 106353
INFO: [Place 46-34] Processed net cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_int/s_out_d4_reg_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_int/s_out_d4_reg_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_txresetdone_int/SR[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/parser_engine_inst/pipe_shift_en, inserted BUFG to drive 1164 loads.
INFO: [Place 46-45] Replicated bufg driver box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/parser_engine_inst/pipe_shift_en_reg_replica
INFO: [Place 46-35] Processed net box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/parser_engine_inst/pipe_shift_en, inserted BUFG to drive 1164 loads.
INFO: [Place 46-45] Replicated bufg driver box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/parser_engine_inst/pipe_shift_en_reg_replica
INFO: [Place 46-35] Processed net cmac_port[1].cmac_subsystem_inst/reset_inst/genblk2[1].reset_sync_inst/arststages_ff[1], inserted BUFG to drive 1094 loads.
INFO: [Place 46-34] Processed net qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/REQ_EN.dma_pcie_req/rc_new/u_aln/aln_seg_vld[7]_i_1_n_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-56] BUFG insertion identified 7 candidate nets. Inserted BUFG: 3, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 4, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 187643e8a

Time (s): cpu = 00:01:25 ; elapsed = 00:00:29 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70470 ; free virtual = 106359
Phase 4.1.1.1 BUFG Insertion | Checksum: 13983e568

Time (s): cpu = 00:55:03 ; elapsed = 00:22:35 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70469 ; free virtual = 106358

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 13983e568

Time (s): cpu = 00:55:07 ; elapsed = 00:22:38 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70475 ; free virtual = 106364

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.782. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1347a86a0

Time (s): cpu = 00:58:00 ; elapsed = 00:25:26 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70482 ; free virtual = 106370

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.782. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 1347a86a0

Time (s): cpu = 00:58:05 ; elapsed = 00:25:31 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70486 ; free virtual = 106374

Time (s): cpu = 00:58:05 ; elapsed = 00:25:31 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70486 ; free virtual = 106374
Phase 4.1 Post Commit Optimization | Checksum: 1347a86a0

Time (s): cpu = 00:58:09 ; elapsed = 00:25:35 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70481 ; free virtual = 106369

Phase 4.2 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.782 | TNS=-421.781 |
Phase 4.2 Physical Synthesis Initialization | Checksum: 1347a86a0

Time (s): cpu = 00:58:15 ; elapsed = 00:25:41 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70486 ; free virtual = 106375
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.782 | TNS=-421.781 |

Phase 4.3 Pipeline to Shift Register Optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 4.3 Pipeline to Shift Register Optimization | Checksum: 1347a86a0

Time (s): cpu = 00:58:20 ; elapsed = 00:25:45 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70478 ; free virtual = 106367
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.4 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70480 ; free virtual = 106369
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.782 | TNS=-421.781 |

Summary of Physical Synthesis Optimizations
============================================


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                 |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Pipeline to Shift Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70481 ; free virtual = 106369

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1b6f347a9

Time (s): cpu = 00:59:52 ; elapsed = 00:26:34 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70472 ; free virtual = 106361

Phase 4.5 Placer Reporting

Phase 4.5.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                8x8|                4x4|                4x4|
|___________|___________________|___________________|___________________|
|      South|              16x16|              16x16|                8x8|
|___________|___________________|___________________|___________________|
|       East|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       West|                4x4|              16x16|              16x16|
|___________|___________________|___________________|___________________|

SLR0:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                8x8|                4x4|                4x4|
|___________|___________________|___________________|___________________|
|      South|                4x4|                8x8|                8x8|
|___________|___________________|___________________|___________________|
|       East|                8x8|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                4x4|                4x4|              16x16|
|___________|___________________|___________________|___________________|

SLR1:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                8x8|                4x4|                4x4|
|___________|___________________|___________________|___________________|
|      South|              16x16|              16x16|                8x8|
|___________|___________________|___________________|___________________|
|       East|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       West|                2x2|              16x16|              16x16|
|___________|___________________|___________________|___________________|

SLR2:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.5.1 Print Estimated Congestion | Checksum: 1b6f347a9

Time (s): cpu = 00:59:56 ; elapsed = 00:26:38 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70480 ; free virtual = 106369
Phase 4.5 Placer Reporting | Checksum: 1b6f347a9

Time (s): cpu = 00:59:59 ; elapsed = 00:26:41 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70486 ; free virtual = 106375

Phase 4.6 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70484 ; free virtual = 106373

Time (s): cpu = 01:00:00 ; elapsed = 00:26:41 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70484 ; free virtual = 106373
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 162ca0215

Time (s): cpu = 01:00:03 ; elapsed = 00:26:45 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70475 ; free virtual = 106364
Ending Placer Task | Checksum: 119c180d1

Time (s): cpu = 01:00:06 ; elapsed = 00:26:48 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70475 ; free virtual = 106364
INFO: [Common 17-83] Releasing license: Implementation
213 Infos, 56 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 01:00:38 ; elapsed = 00:27:00 . Memory (MB): peak = 15763.941 ; gain = 4358.914 ; free physical = 70480 ; free virtual = 106369
INFO: [runtcl-4] Executing : report_io -file open_nic_shell_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.94 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70485 ; free virtual = 106374
INFO: [runtcl-4] Executing : report_utilization -file open_nic_shell_utilization_placed.rpt -pb open_nic_shell_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70481 ; free virtual = 106371
INFO: [runtcl-4] Executing : report_control_sets -verbose -file open_nic_shell_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70464 ; free virtual = 106367
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:57 ; elapsed = 00:00:37 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69657 ; free virtual = 106361
report_design_analysis: Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69646 ; free virtual = 106351
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/impl_1/open_nic_shell_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:15 ; elapsed = 00:01:25 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70232 ; free virtual = 106371
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'

Starting Initial Update Timing Task

Time (s): cpu = 00:03:57 ; elapsed = 00:01:08 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70432 ; free virtual = 106566
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 243.19s |  WALL: 71.68s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70433 ; free virtual = 106566

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.782 | TNS=-421.781 |
Phase 1 Physical Synthesis Initialization | Checksum: bf219ac3

Time (s): cpu = 00:02:15 ; elapsed = 00:01:07 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70410 ; free virtual = 106544
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.782 | TNS=-421.781 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: bf219ac3

Time (s): cpu = 00:02:31 ; elapsed = 00:01:12 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70412 ; free virtual = 106546

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.782 | TNS=-421.781 |
INFO: [Physopt 32-663] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[1]_0[96].  Re-placed instance cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[1][96]
INFO: [Physopt 32-735] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[1]_0[96]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.780 | TNS=-421.768 |
INFO: [Physopt 32-702] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[1]_0[122]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_top/tx_rdyout. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tx_axis_tready.  Re-placed instance cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tx_axis_tready_INST_0
INFO: [Physopt 32-735] Processed net cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tx_axis_tready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.769 | TNS=-437.710 |
INFO: [Physopt 32-710] Processed net box_322mhz_inst/p2p_322mhz_inst/genblk1[1].tx_slice_1_inst/FSM_onehot_full_mode.filled_reg[1]_0[0]. Critical path length was reduced through logic transformation on cell box_322mhz_inst/p2p_322mhz_inst/genblk1[1].tx_slice_1_inst/full_mode.axis_tlast[1]_i_1__5_comp.
INFO: [Physopt 32-735] Processed net cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tx_axis_tready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.681 | TNS=-407.873 |
INFO: [Physopt 32-663] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[61].  Re-placed instance cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][61]
INFO: [Physopt 32-735] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[61]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.659 | TNS=-407.192 |
INFO: [Physopt 32-663] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[22].  Re-placed instance cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][22]
INFO: [Physopt 32-735] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.649 | TNS=-406.532 |
INFO: [Physopt 32-663] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[13].  Re-placed instance cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][13]
INFO: [Physopt 32-735] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.649 | TNS=-405.883 |
INFO: [Physopt 32-663] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[25].  Re-placed instance cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][25]
INFO: [Physopt 32-735] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.641 | TNS=-405.234 |
INFO: [Physopt 32-663] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[0][511]_0[213].  Re-placed instance cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[0][213]
INFO: [Physopt 32-735] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[0][511]_0[213]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.633 | TNS=-404.592 |
INFO: [Physopt 32-663] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[20].  Re-placed instance cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][20]
INFO: [Physopt 32-735] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.633 | TNS=-403.959 |
INFO: [Physopt 32-663] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[29].  Re-placed instance cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][29]
INFO: [Physopt 32-735] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.630 | TNS=-403.325 |
INFO: [Physopt 32-663] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[0][511]_0[156].  Re-placed instance cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[0][156]
INFO: [Physopt 32-735] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[0][511]_0[156]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.630 | TNS=-402.695 |
INFO: [Physopt 32-663] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[0][511]_0[8].  Re-placed instance cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[0][8]
INFO: [Physopt 32-735] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[0][511]_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.628 | TNS=-402.065 |
INFO: [Physopt 32-663] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[60].  Re-placed instance cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][60]
INFO: [Physopt 32-735] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[60]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.627 | TNS=-401.436 |
INFO: [Physopt 32-663] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[38].  Re-placed instance cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][38]
INFO: [Physopt 32-735] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[38]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.627 | TNS=-400.809 |
INFO: [Physopt 32-663] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[62].  Re-placed instance cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][62]
INFO: [Physopt 32-735] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[62]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.618 | TNS=-400.181 |
INFO: [Physopt 32-663] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[17].  Re-placed instance cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][17]
INFO: [Physopt 32-735] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.597 | TNS=-399.563 |
INFO: [Physopt 32-702] Processed net box_322mhz_inst/p2p_322mhz_inst/genblk1[1].tx_slice_1_inst/FSM_onehot_full_mode.filled_reg[1]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[1]_0[122]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_top/tx_rdyout. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net box_322mhz_inst/p2p_322mhz_inst/genblk1[1].tx_slice_1_inst/FSM_onehot_full_mode.filled_reg[1]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.597 | TNS=-399.563 |
Phase 3 Critical Path Optimization | Checksum: bf219ac3

Time (s): cpu = 00:03:24 ; elapsed = 00:01:30 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70391 ; free virtual = 106524

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.597 | TNS=-399.563 |
INFO: [Physopt 32-702] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[1]_0[122]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_top/tx_rdyout. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net box_322mhz_inst/p2p_322mhz_inst/genblk1[1].tx_slice_1_inst/FSM_onehot_full_mode.filled_reg[1]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[1]_0[122]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_top/tx_rdyout. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net box_322mhz_inst/p2p_322mhz_inst/genblk1[1].tx_slice_1_inst/FSM_onehot_full_mode.filled_reg[1]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.597 | TNS=-399.563 |
Phase 4 Critical Path Optimization | Checksum: bf219ac3

Time (s): cpu = 00:03:30 ; elapsed = 00:01:33 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70390 ; free virtual = 106523
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70390 ; free virtual = 106524
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70390 ; free virtual = 106524
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.597 | TNS=-399.563 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.185  |         22.218  |            0  |              0  |                    16  |           0  |           2  |  00:00:20  |
|  Total          |          0.185  |         22.218  |            0  |              0  |                    16  |           0  |           3  |  00:00:21  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70394 ; free virtual = 106527
Ending Physical Synthesis Task | Checksum: 21096e877

Time (s): cpu = 00:03:46 ; elapsed = 00:01:48 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70394 ; free virtual = 106527
INFO: [Common 17-83] Releasing license: Implementation
294 Infos, 56 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:08:06 ; elapsed = 00:03:18 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70394 ; free virtual = 106527
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:48 ; elapsed = 00:00:34 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69592 ; free virtual = 106507
report_design_analysis: Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69587 ; free virtual = 106503
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/impl_1/open_nic_shell_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:42 ; elapsed = 00:01:10 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70162 ; free virtual = 106529
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1ab05bbf ConstDB: 0 ShapeSum: d11dc14d RouteDB: 2af9af4f
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70080 ; free virtual = 106457
Post Restoration Checksum: NetGraph: cad54806 | NumContArr: cb5eebd9 | Constraints: b4833e8 | Timing: 0
Phase 1 Build RT Design | Checksum: 1a17c67c7

Time (s): cpu = 00:04:08 ; elapsed = 00:01:02 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70068 ; free virtual = 106445

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1a17c67c7

Time (s): cpu = 00:04:10 ; elapsed = 00:01:05 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70068 ; free virtual = 106445

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a17c67c7

Time (s): cpu = 00:04:13 ; elapsed = 00:01:07 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70067 ; free virtual = 106444

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 16d5c8145

Time (s): cpu = 00:04:56 ; elapsed = 00:01:35 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70068 ; free virtual = 106445

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 188893b17

Time (s): cpu = 00:08:00 ; elapsed = 00:02:29 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70065 ; free virtual = 106442
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.426 | TNS=-174.711| WHS=-0.651 | THS=-2414.683|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 167c8ee79

Time (s): cpu = 00:15:50 ; elapsed = 00:04:24 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70050 ; free virtual = 106428
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.426 | TNS=-367.947| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 158632b82

Time (s): cpu = 00:15:52 ; elapsed = 00:04:26 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70055 ; free virtual = 106432

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00040304 %
  Global Horizontal Routing Utilization  = 0.00280332 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 652774
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 548597
  Number of Partially Routed Nets     = 104177
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 156065972

Time (s): cpu = 00:16:16 ; elapsed = 00:04:34 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70049 ; free virtual = 106426

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 156065972

Time (s): cpu = 00:16:17 ; elapsed = 00:04:35 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70049 ; free virtual = 106426
Phase 3 Initial Routing | Checksum: f666ee9f

Time (s): cpu = 00:19:01 ; elapsed = 00:05:29 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70044 ; free virtual = 106421

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.32|     8x8|      1.25|     8x8|      0.74|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      0.56|   16x16|      1.56|   32x32|      0.77|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      0.37|   16x16|      0.85|     8x8|      0.79|
|___________|________|__________|________|__________|________|__________|
|       WEST|   16x16|      0.40|   32x32|      1.24|     8x8|      0.74|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X107Y159->INT_X114Y198 (CLEM_X107Y159->DSP_X114Y195)
	INT_X104Y176->INT_X111Y183 (CLEM_X104Y176->DSP_X111Y180)
	INT_X104Y168->INT_X111Y175 (CLEM_X104Y168->DSP_X111Y175)
	INT_X104Y160->INT_X111Y167 (CLEM_X104Y160->DSP_X111Y165)
	INT_X104Y175->INT_X111Y182 (CLEM_X104Y175->DSP_X111Y180)
EAST
	INT_X22Y445->INT_X37Y452 (CLEM_X22Y445->CLEL_R_X37Y452)
	INT_X32Y328->INT_X39Y335 (CLEM_X32Y328->DSP_X39Y335)
	INT_X24Y447->INT_X31Y454 (LAG_LAG_X23Y447->CLEL_R_X31Y454)
	INT_X32Y327->INT_X39Y334 (CLEM_X32Y327->DSP_X39Y330)
	INT_X24Y446->INT_X31Y453 (LAG_LAG_X23Y446->CLEL_R_X31Y453)
WEST
	INT_X28Y439->INT_X43Y454 (CLEM_X28Y439->CLEL_R_X43Y454)
	INT_X32Y440->INT_X39Y447 (LAG_LAG_X31Y440->DSP_X39Y445)
	INT_X40Y384->INT_X47Y391 (CLEM_X40Y384->CLEL_R_X47Y391)
	INT_X40Y383->INT_X47Y390 (CLEM_X40Y383->CLEL_R_X47Y390)
	INT_X32Y446->INT_X39Y453 (LAG_LAG_X31Y446->DSP_X39Y450)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X105Y110->INT_X112Y149 (CLEM_X105Y110->CLEL_R_X112Y149)
	INT_X0Y336->INT_X7Y343 (GTY_L_X0Y300->ILKN_ILKN_FT_X7Y300)
	INT_X104Y168->INT_X111Y175 (CLEM_X104Y168->DSP_X111Y175)
	INT_X144Y168->INT_X147Y175 (CLEM_R_X144Y168->GTY_R_X147Y120)
	INT_X104Y160->INT_X111Y167 (CLEM_X104Y160->DSP_X111Y165)
EAST
	INT_X17Y440->INT_X40Y455 (CLEM_X17Y440->CLEL_R_X40Y455)
	INT_X16Y445->INT_X31Y460 (CLEL_L_X16Y445->CLEL_R_X31Y460)
	INT_X16Y444->INT_X31Y459 (CLEL_L_X16Y444->CLEL_R_X31Y459)
	INT_X16Y443->INT_X31Y458 (CLEL_L_X16Y443->CLEL_R_X31Y458)
	INT_X16Y442->INT_X31Y457 (CLEL_L_X16Y442->CLEL_R_X31Y457)
WEST
	INT_X16Y437->INT_X47Y460 (CLEL_L_X16Y437->CLEL_R_X47Y460)
	INT_X16Y448->INT_X31Y463 (CLEL_L_X16Y448->CLEL_R_X31Y463)
	INT_X32Y384->INT_X47Y399 (CLEM_X32Y384->CLEL_R_X47Y399)
	INT_X16Y447->INT_X31Y462 (CLEL_L_X16Y447->CLEL_R_X31Y462)
	INT_X32Y383->INT_X47Y398 (CLEM_X32Y383->CLEL_R_X47Y398)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X105Y159->INT_X120Y190 (CLEM_X105Y159->CLEL_R_X120Y190)
	INT_X97Y169->INT_X112Y184 (CLEM_X97Y169->CLEL_R_X112Y184)
	INT_X97Y168->INT_X112Y183 (CLEM_X97Y168->CLEL_R_X112Y183)
	INT_X97Y167->INT_X112Y182 (CLEM_X97Y167->CLEL_R_X112Y182)
	INT_X97Y166->INT_X112Y181 (CLEM_X97Y166->CLEL_R_X112Y181)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 5 (32x32). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 111672
 Number of Nodes with overlaps = 12002
 Number of Nodes with overlaps = 1381
 Number of Nodes with overlaps = 244
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.622 | TNS=-617.430| WHS=-0.219 | THS=-246.003|

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.622 | TNS=-617.430| WHS=-0.402 | THS=-368.494|

Phase 4.1 Global Iteration 0 | Checksum: 15b82f6b7

Time (s): cpu = 01:00:27 ; elapsed = 00:19:09 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69994 ; free virtual = 106372

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 363
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.613 | TNS=-615.600| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1063c1e97

Time (s): cpu = 01:04:26 ; elapsed = 00:21:01 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70004 ; free virtual = 106382

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.613 | TNS=-612.032| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 100526daa

Time (s): cpu = 01:05:34 ; elapsed = 00:21:38 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70002 ; free virtual = 106380
Phase 4 Rip-up And Reroute | Checksum: 100526daa

Time (s): cpu = 01:05:37 ; elapsed = 00:21:40 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70002 ; free virtual = 106379

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: fb13ad36

Time (s): cpu = 01:08:08 ; elapsed = 00:22:22 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70001 ; free virtual = 106379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.613 | TNS=-612.032| WHS=-0.073 | THS=-8.689 |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 13379f28b

Time (s): cpu = 01:10:05 ; elapsed = 00:23:00 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69996 ; free virtual = 106374
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.613 | TNS=-612.032| WHS=-0.073 | THS=-8.689 |

 Number of Nodes with overlaps = 0

Phase 5.1.3 Update Timing
Phase 5.1.3 Update Timing | Checksum: 1de69511b

Time (s): cpu = 01:12:12 ; elapsed = 00:23:33 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69996 ; free virtual = 106374
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.613 | TNS=-605.782| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f67e2184

Time (s): cpu = 01:12:34 ; elapsed = 00:23:38 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69996 ; free virtual = 106374

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f67e2184

Time (s): cpu = 01:12:36 ; elapsed = 00:23:39 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69995 ; free virtual = 106373
Phase 5 Delay and Skew Optimization | Checksum: f67e2184

Time (s): cpu = 01:12:38 ; elapsed = 00:23:41 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69995 ; free virtual = 106373

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ae6636f5

Time (s): cpu = 01:14:35 ; elapsed = 00:24:18 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69992 ; free virtual = 106370
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.613 | TNS=-605.568| WHS=-0.073 | THS=-8.689 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 114e83229

Time (s): cpu = 01:14:48 ; elapsed = 00:24:29 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69998 ; free virtual = 106376
Phase 6.1 Hold Fix Iter | Checksum: 114e83229

Time (s): cpu = 01:14:51 ; elapsed = 00:24:31 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69997 ; free virtual = 106375

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.613 | TNS=-605.568| WHS=0.007  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 1b5306bf4

Time (s): cpu = 01:17:05 ; elapsed = 00:25:12 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 70002 ; free virtual = 106380
Phase 6 Post Hold Fix | Checksum: 160607849

Time (s): cpu = 01:19:08 ; elapsed = 00:25:50 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69997 ; free virtual = 106375

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.8245 %
  Global Horizontal Routing Utilization  = 10.7693 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 84.9765%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 97.6303%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X3Y395 -> INT_X3Y395
   INT_X2Y394 -> INT_X2Y394
   INT_X37Y390 -> INT_X37Y390
   INT_X43Y386 -> INT_X43Y386
   INT_X45Y383 -> INT_X45Y383
East Dir 1x1 Area, Max Cong = 91.3462%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X28Y454 -> INT_X28Y454
   INT_X35Y391 -> INT_X35Y391
   INT_X35Y337 -> INT_X35Y337
   INT_X34Y334 -> INT_X34Y334
   INT_X38Y334 -> INT_X38Y334
West Dir 2x2 Area, Max Cong = 87.9808%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X44Y390 -> INT_X45Y391
   INT_X46Y390 -> INT_X47Y391
   INT_X44Y388 -> INT_X45Y389
   INT_X44Y384 -> INT_X45Y385

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 1.25
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.714286 Sparse Ratio: 1.0625

Phase 7 Route finalize | Checksum: 1f155a653

Time (s): cpu = 01:19:22 ; elapsed = 00:25:54 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69999 ; free virtual = 106377

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f155a653

Time (s): cpu = 01:19:25 ; elapsed = 00:25:56 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69998 ; free virtual = 106376

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y0/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y1/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y2/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y3/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y8/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y9/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y10/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y11/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y12/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y13/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y14/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y15/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y0/COM0_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y0/COM2_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y2/COM0_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y2/COM2_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y3/COM0_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_no_sriov_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_no_sriov_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y3/COM2_REFCLKOUT3
Phase 9 Depositing Routes | Checksum: 1f155a653

Time (s): cpu = 01:21:38 ; elapsed = 00:27:12 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69990 ; free virtual = 106368
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.43|     8x8|      1.76|     8x8|      0.74|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      1.17|   16x16|      2.70|   32x32|      1.22|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.36|     4x4|      0.41|     8x8|      1.28|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.24|     8x8|      0.70|     4x4|      0.99|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.56|     8x8|      1.96|     8x8|      1.52|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.52|   16x16|      1.99|     8x8|      1.10|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      0.79|   16x16|      2.18|     4x4|      1.19|
|___________|________|__________|________|__________|________|__________|
|       WEST|   16x16|      0.99|   32x32|      3.05|     8x8|      1.28|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     2x2|      0.02|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|



Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1f155a653

Time (s): cpu = 01:21:43 ; elapsed = 00:27:16 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69989 ; free virtual = 106367

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.613 | TNS=-605.568| WHS=0.007  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1f155a653

Time (s): cpu = 01:22:56 ; elapsed = 00:27:29 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69995 ; free virtual = 106373
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 6.54987e-12 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.613 | TNS=-604.988 | WHS=0.007 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 1f155a653

Time (s): cpu = 01:27:58 ; elapsed = 00:28:48 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69956 ; free virtual = 106334
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.613 | TNS=-604.988 | WHS=0.007 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.594. Path group: txoutclk_out[0]_1. Processed net: cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[1]_0[365].
INFO: [Physopt 32-952] Improved path group WNS = -0.564. Path group: txoutclk_out[0]_1. Processed net: cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[1]_0[115].
INFO: [Physopt 32-952] Improved path group WNS = -0.550. Path group: txoutclk_out[0]_1. Processed net: cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[1]_0[365].
INFO: [Physopt 32-952] Improved path group WNS = -0.548. Path group: txoutclk_out[0]_1. Processed net: cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.545. Path group: txoutclk_out[0]_1. Processed net: cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[0][511]_0[414].
INFO: [Physopt 32-952] Improved path group WNS = -0.541. Path group: txoutclk_out[0]_1. Processed net: cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tdata_reg[1]_0[115].
INFO: [Physopt 32-952] Improved path group WNS = -0.529. Path group: txoutclk_out[0]_1. Processed net: cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[14].
INFO: [Physopt 32-952] Improved path group WNS = -0.529. Path group: txoutclk_out[0]_1. Processed net: cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: txoutclk_out[0]_1. Processed net: cmac_port[1].cmac_subsystem_inst/tx_slice_inst/full_mode.axis_tkeep_reg[0][63]_0[11].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: txoutclk_out[0]_1. Processed net: cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_top/tx_rdyout.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: txoutclk_out[0]_1. Processed net: cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tx_axis_tready.
INFO: [Physopt 32-952] Improved path group WNS = -0.128. Path group: axis_aclk. Processed net: qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/h2c_data_aligner/u_st_shifter/m_axis_h2c_tdata[108].
INFO: [Physopt 32-952] Improved path group WNS = -0.108. Path group: axis_aclk. Processed net: qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/h2c_data_aligner/u_st_shifter/m_axis_h2c_tdata[76].
INFO: [Physopt 32-952] Improved path group WNS = -0.107. Path group: axis_aclk. Processed net: qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/h2c_data_aligner/u_st_shifter/m_axis_h2c_tdata[106].
INFO: [Physopt 32-952] Improved path group WNS = -0.096. Path group: axis_aclk. Processed net: qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/h2c_data_aligner/u_st_shifter/m_axis_h2c_tdata[179].
INFO: [Physopt 32-952] Improved path group WNS = -0.088. Path group: axis_aclk. Processed net: qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/h2c_data_aligner/u_st_shifter/m_axis_h2c_tdata[108].
INFO: [Physopt 32-952] Improved path group WNS = -0.085. Path group: axis_aclk. Processed net: qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/h2c_data_aligner/u_st_shifter/m_axis_h2c_tdata[76].
INFO: [Physopt 32-952] Improved path group WNS = -0.081. Path group: axis_aclk. Processed net: qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/h2c_data_aligner/u_st_shifter/m_axis_h2c_tdata[62].
INFO: [Physopt 32-952] Improved path group WNS = -0.075. Path group: axis_aclk. Processed net: qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/h2c_data_aligner/u_st_shifter/m_axis_h2c_tdata[85].
INFO: [Physopt 32-952] Improved path group WNS = -0.071. Path group: axis_aclk. Processed net: qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/h2c_data_aligner/u_st_shifter/m_axis_h2c_tdata[83].
INFO: [Physopt 32-952] Improved path group WNS = -0.064. Path group: axis_aclk. Processed net: qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/h2c_data_aligner/u_st_shifter/m_axis_h2c_tdata[120].
INFO: [Physopt 32-952] Improved path group WNS = -0.064. Path group: axis_aclk. Processed net: qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/mdma_c2h_reg_inst/tcp_reg[dat][31]_0[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: axis_aclk. Processed net: qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/h2c_data_aligner/u_st_shifter/m_axis_h2c_tdata[179].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: axis_aclk. Processed net: qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/h2c_data_aligner/in_axis_data_reg[131].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: axis_aclk. Processed net: qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/h2c_data_aligner/u_st_shifter/gb_array[86][3]_i_1_n_0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.529 | TNS=-578.026 | WHS=0.007 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 1941c7109

Time (s): cpu = 01:29:41 ; elapsed = 00:29:37 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69953 ; free virtual = 106331
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69954 ; free virtual = 106332
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.529 | TNS=-578.026 | WHS=0.007 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 2854b60dc

Time (s): cpu = 01:29:52 ; elapsed = 00:29:48 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69957 ; free virtual = 106335
INFO: [Route 35-16] Router Completed Successfully

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: e0ce94d6

Time (s): cpu = 01:30:01 ; elapsed = 00:29:56 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69954 ; free virtual = 106332

Time (s): cpu = 01:30:01 ; elapsed = 00:29:56 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69954 ; free virtual = 106332
INFO: [Common 17-83] Releasing license: Implementation
368 Infos, 58 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:31:37 ; elapsed = 00:30:50 . Memory (MB): peak = 15763.941 ; gain = 0.000 ; free physical = 69953 ; free virtual = 106332
INFO: [runtcl-4] Executing : report_drc -file open_nic_shell_drc_routed.rpt -pb open_nic_shell_drc_routed.pb -rpx open_nic_shell_drc_routed.rpx
Command: report_drc -file open_nic_shell_drc_routed.rpt -pb open_nic_shell_drc_routed.pb -rpx open_nic_shell_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/impl_1/open_nic_shell_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:02:38 ; elapsed = 00:00:50 . Memory (MB): peak = 15787.953 ; gain = 24.012 ; free physical = 69941 ; free virtual = 106320
INFO: [runtcl-4] Executing : report_methodology -file open_nic_shell_methodology_drc_routed.rpt -pb open_nic_shell_methodology_drc_routed.pb -rpx open_nic_shell_methodology_drc_routed.rpx
Command: report_methodology -file open_nic_shell_methodology_drc_routed.rpt -pb open_nic_shell_methodology_drc_routed.pb -rpx open_nic_shell_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/impl_1/open_nic_shell_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:06:12 ; elapsed = 00:01:46 . Memory (MB): peak = 15787.953 ; gain = 0.000 ; free physical = 69931 ; free virtual = 106309
INFO: [runtcl-4] Executing : report_power -file open_nic_shell_power_routed.rpt -pb open_nic_shell_power_summary_routed.pb -rpx open_nic_shell_power_routed.rpx
Command: report_power -file open_nic_shell_power_routed.rpt -pb open_nic_shell_power_summary_routed.pb -rpx open_nic_shell_power_routed.rpx
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-295] The data input toggle rate 7.580534 of CMAC instance cmac_port[0].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_0_top/obsibdaaf4ker2wujpra0sjb is beyond the acceptable limit of 8.260000 - 54.090000. Using the 8.260000 toggle rate for power analysis.
Resolution: Please use the following to set activity - set_switching_activity -static_probability <value> -toggle_rate <value> [get_pins -of_objects [get_cells <instance name>] -filter {DIRECTION =~ IN && NAME =~ *TX_DATAIN*}]
WARNING: [Power 33-295] The data input toggle rate 7.471456 of CMAC instance cmac_port[1].cmac_subsystem_inst/cmac_wrapper_inst/cmac_inst/inst/i_cmac_usplus_1_top/obsibdaaf4ker2wujpra0sjb is beyond the acceptable limit of 8.260000 - 54.090000. Using the 8.260000 toggle rate for power analysis.
Resolution: Please use the following to set activity - set_switching_activity -static_probability <value> -toggle_rate <value> [get_pins -of_objects [get_cells <instance name>] -filter {DIRECTION =~ IN && NAME =~ *TX_DATAIN*}]
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
378 Infos, 61 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:06:50 ; elapsed = 00:02:20 . Memory (MB): peak = 15787.953 ; gain = 0.000 ; free physical = 69911 ; free virtual = 106321
INFO: [runtcl-4] Executing : report_route_status -file open_nic_shell_route_status.rpt -pb open_nic_shell_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file open_nic_shell_timing_summary_routed.rpt -pb open_nic_shell_timing_summary_routed.pb -rpx open_nic_shell_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 15787.953 ; gain = 0.000 ; free physical = 69892 ; free virtual = 106320
INFO: [runtcl-4] Executing : report_incremental_reuse -file open_nic_shell_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file open_nic_shell_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 15787.953 ; gain = 0.000 ; free physical = 69888 ; free virtual = 106317
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file open_nic_shell_bus_skew_routed.rpt -pb open_nic_shell_bus_skew_routed.pb -rpx open_nic_shell_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:52 ; elapsed = 00:00:39 . Memory (MB): peak = 15787.953 ; gain = 0.000 ; free physical = 68956 ; free virtual = 106294
INFO: [Common 17-1381] The checkpoint '/home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/impl_1/open_nic_shell_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:19 ; elapsed = 00:01:06 . Memory (MB): peak = 15787.953 ; gain = 0.000 ; free physical = 69594 ; free virtual = 106315
INFO: [Memdata 28-167] Found XPM memory block system_config_inst/quad_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_config_inst/quad_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_config_inst/quad_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_config_inst/quad_spi_inst/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/c2h_timer_ram_inst_3/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/c2h_timer_ram_inst_2/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/c2h_timer_ram_inst_1/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/c2h_timer_ram_inst_0/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[7].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[7].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[6].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[6].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[5].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[5].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[4].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[4].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[3].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[3].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[2].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[2].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/WRB_COAL_DATA_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/TAG_RAM_ODD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/TAG_RAM_EVEN/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/RRQ_RAM_ODD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/RRQ_RAM_EVN/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/QID_FIFO_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/PFCH_LL_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/PFCH_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/INT_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/FUNC_MAP_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/DESC_REQ_FIFO_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/ram_top/C2H_ST_PLD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/msix_table_intfc_i/pba_ram_i/xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/msix_table_intfc_i/pba_ram_i/xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_pld_vfifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_pend_fifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_meta_vfifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_data_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_off_map_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_off_map_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_map_tar_inst_loop[7].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_map_tar_inst_loop[7].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_map_tar_inst_loop[6].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_map_tar_inst_loop[6].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_map_tar_inst_loop[5].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_map_tar_inst_loop[5].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_map_tar_inst_loop[4].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_map_tar_inst_loop[4].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_map_tar_inst_loop[3].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_map_tar_inst_loop[3].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_map_tar_inst_loop[2].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_map_tar_inst_loop[2].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_map_tar_inst_loop[1].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_map_tar_inst_loop[1].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_map_tar_inst_loop[0].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_map_tar_inst_loop[0].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_attr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_attr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_pers_map_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_pers_map_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_noc_badr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/genblk1[1].func_inst/qid_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/genblk1[1].func_inst/qid_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/genblk1[1].func_inst/buf_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/genblk1[1].func_inst/buf_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/genblk1[0].func_inst/qid_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/genblk1[0].func_inst/qid_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block qdma_subsystem_inst/genblk1[0].func_inst/buf_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the qdma_subsystem_inst/genblk1[0].func_inst/buf_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block cmac_port[1].packet_adapter_inst/rx_inst/pkt_recv_cdc_inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the cmac_port[1].packet_adapter_inst/rx_inst/pkt_recv_cdc_inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block cmac_port[1].packet_adapter_inst/rx_inst/pkt_buf_inst/size_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the cmac_port[1].packet_adapter_inst/rx_inst/pkt_buf_inst/size_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block cmac_port[1].packet_adapter_inst/rx_inst/pkt_buf_inst/cdc_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the cmac_port[1].packet_adapter_inst/rx_inst/pkt_buf_inst/cdc_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block cmac_port[0].packet_adapter_inst/rx_inst/pkt_recv_cdc_inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the cmac_port[0].packet_adapter_inst/rx_inst/pkt_recv_cdc_inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block cmac_port[0].packet_adapter_inst/rx_inst/pkt_buf_inst/size_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the cmac_port[0].packet_adapter_inst/rx_inst/pkt_buf_inst/size_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block cmac_port[0].packet_adapter_inst/rx_inst/pkt_buf_inst/cdc_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the cmac_port[0].packet_adapter_inst/rx_inst/pkt_buf_inst/cdc_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/sync_fifos_inst/stage1_pkt_fifo/xpm_fifo_sync_wrap_inst/gen_depth18plus.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/sync_fifos_inst/stage1_pkt_fifo/xpm_fifo_sync_wrap_inst/gen_depth18plus.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/TagFifo.TAG/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/TagFifo.TAG/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/TagFifo.TAG/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/TagFifo.TAG/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/pipe3_sandwich_1_to_29_inst/fifo_mode.inst/gen_depth18plus.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/pipe3_sandwich_1_to_29_inst/fifo_mode.inst/gen_depth18plus.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/pipe1_sandwich_32_to_37_inst/fifo_mode.inst/gen_depth18plus.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/pipe1_sandwich_32_to_37_inst/fifo_mode.inst/gen_depth18plus.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/pipe0_passthrough_0_to_37_inst/fifo_mode.inst/gen_depth18plus.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[1].forward_p4/inst/match_action_engine_inst/pipe0_passthrough_0_to_37_inst/fifo_mode.inst/gen_depth18plus.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/sync_fifos_inst/stage1_pkt_fifo/xpm_fifo_sync_wrap_inst/gen_depth18plus.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/sync_fifos_inst/stage1_pkt_fifo/xpm_fifo_sync_wrap_inst/gen_depth18plus.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/TagFifo.TAG/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/TagFifo.TAG/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_resp_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_resp_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table4_MyProcessing_forwardIPv6_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/TagFifo.TAG/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/TagFifo.TAG/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_data_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/wr_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_resp_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_resp_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/rd_addr_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/table3_MyProcessing_forwardIPv4_inst/cam_inst/AXI/cam_v2_5_0_axi_lite_slave_inst/WRITE_READ_ORDER_ENABLED.wr_rd_order_fifo/ASYNC_FIFO.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/pipe3_sandwich_1_to_29_inst/fifo_mode.inst/gen_depth18plus.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/pipe3_sandwich_1_to_29_inst/fifo_mode.inst/gen_depth18plus.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/pipe1_sandwich_32_to_37_inst/fifo_mode.inst/gen_depth18plus.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/pipe1_sandwich_32_to_37_inst/fifo_mode.inst/gen_depth18plus.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/pipe0_passthrough_0_to_37_inst/fifo_mode.inst/gen_depth18plus.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the box_250mhz_inst/p2p_250mhz_inst/genblk1[0].forward_p4/inst/match_action_engine_inst/pipe0_passthrough_0_to_37_inst/fifo_mode.inst/gen_depth18plus.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force open_nic_shell.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'cmac_usplus_1' (cmac_usplus_core) was generated with multiple features:
        IP feature 'cmac_an_lt@2020.05' was enabled using a design_linking license.
        IP feature 'cmac_usplus@2020.05' was enabled using a bought license.
    IP core 'cmac_usplus_0' (cmac_usplus_core) was generated with multiple features:
        IP feature 'cmac_an_lt@2020.05' was enabled using a design_linking license.
        IP feature 'cmac_usplus@2020.05' was enabled using a bought license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC NTCN-10] Net has AUTOPIPELINE_GROUP with a non-FF driver or a fanout more than 1: The net box_250mhz_inst/p2p_250mhz_inst/genblk1[1].tx_ppl_inst/inst/axisc_register_slice_0/gen_auto_slr.auto/slr_auto_src/payload_pipe_r[593] of AUTOPIPELINE_GROUP fwd has fanout greater than 1 and/or a combinatorial load and/or it is not driven by a FLOP. It will cause autopipelining optimization to be skipped.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell system_config_inst/cms_subsystem_wrapper_inst/cms_subsystem_0_impl/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 48 net(s) have no routable loads. The problem bus(es) and/or net(s) are qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/multq_h2c_st_en.mdma_h2c_inst/m_axis_h2c_tcrc[31:0], qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_mdma_cache_cam/penc_srch/penc_out[3:0], qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.u_wr_coal/u_cam/u_cam/penc_srch2/penc_out[3:0], qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_mdma_cache_cam/penc_srch2/penc_vld, qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_pfch_crdt/u_ctxt_mgr/u_cache/penc_srch/penc_vld, qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_mdma_cache_cam/penc_srch/penc_vld, qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.u_wr_coal/u_cam/u_cam/penc_loc_free/penc_vld, qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.u_mdma_c2h_wrb/u_ctxt_mgr/u_cache/penc_srch/penc_vld, qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.mdma_c2h_pfch_inst/u_cache/u_mdma_cache_cam/penc_loc_free/penc_vld, qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.u_wr_coal/u_cam/u_cam/penc_srch/penc_vld, and qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/rtl_wrapper_inst/dma_wrapper/dma_top/dma_enable.multq_dma/mdma_c2h_inst/multq_st_en.u_wr_coal/u_cam/u_cam/penc_srch2/penc_vld.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 28 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'open_nic_shell'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/fw/cms_xcu55.elf /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/fw/cms_xcu55.elf /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/vivado_ip/cms_subsystem_0/fw/cms_xcu55.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 172185664 bits.
Bitstream compression saved 44299680 bits.
Bitstream compression saved 77239936 bits.
Writing bitstream ./open_nic_shell.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 28 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:13:50 ; elapsed = 00:07:38 . Memory (MB): peak = 17401.996 ; gain = 1614.043 ; free physical = 67815 ; free virtual = 104583
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 23:34:01 2025...
[Tue Jan 14 23:34:06 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:24:55 ; elapsed = 01:40:47 . Memory (MB): peak = 4663.719 ; gain = 0.000 ; free physical = 83898 ; free virtual = 120665
# if {$post_impl} {
#     _do_post_impl $top_build_dir $top impl_1 $zynq_family
# }
Command: write_cfgmem -format mcs -size 128 -interface SPIx4 -loadbit {up 0x01002000 /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/impl_1/open_nic_shell.bit} -file /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/impl_1/open_nic_shell.mcs
Creating config memory files...
Creating bitstream load up from address 0x01002000
Loading bitfile /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/impl_1/open_nic_shell.bit
Writing file /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/impl_1/open_nic_shell.mcs
Writing log file /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/impl_1/open_nic_shell.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               128M
Start Address      0x00000000
End Address        0x07FFFFFF

Addr1         Addr2         Date                    File(s)
0x01002000    0x03E0B847    Jan 14 23:33:59 2025    /home/aneesh/workspace/P4Framework/build/au55c_forward_2501142058/open_nic_shell/open_nic_shell.runs/impl_1/open_nic_shell.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
write_cfgmem: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4919.215 ; gain = 255.496 ; free physical = 83400 ; free virtual = 120294
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 23:34:15 2025...
