# compile vhdl design source files
vhdl xil_defaultlib  \
"tb_fsm_func_synth.vhd" \
"../../../../../project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/new/tb_fsm.vhd" \

# Do not sort compile order
nosort
