// Seed: 1936994231
module module_0 (
    output tri0 id_0
    , id_11,
    input wor id_1,
    input supply1 id_2,
    output uwire id_3,
    input wand id_4,
    output tri1 id_5,
    output supply0 id_6,
    output tri0 id_7,
    input wire id_8,
    input wor id_9
);
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    output supply1 id_2
    , id_17,
    input supply0 id_3,
    input wand id_4,
    output wire id_5,
    input supply0 id_6,
    output tri0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output wand id_10,
    input uwire id_11,
    input wand id_12,
    input uwire id_13,
    input tri id_14,
    input tri1 id_15
);
  assign id_0 = id_3;
  assign id_5 = id_8;
  wire id_18;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_6,
      id_2,
      id_13,
      id_5,
      id_5,
      id_10,
      id_11,
      id_13
  );
  assign modCall_1.id_0 = 0;
  assign id_7 = ~1;
  wire id_19;
  wire id_20, id_21, id_22, id_23, id_24;
endmodule
