
Siren_AUTO_CMSIS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000016e0  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  080017f0  080017f0  000117f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800186c  0800186c  0002006c  2**0
                  CONTENTS
  4 .ARM          00000000  0800186c  0800186c  0002006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800186c  0800186c  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800186c  0800186c  0001186c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001870  08001870  00011870  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08001874  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  2000006c  080018e0  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000158  080018e0  00020158  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006d37  00000000  00000000  00020095  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001291  00000000  00000000  00026dcc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000004c0  00000000  00000000  00028060  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000428  00000000  00000000  00028520  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00013216  00000000  00000000  00028948  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00004a35  00000000  00000000  0003bb5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006d6cd  00000000  00000000  00040593  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000adc60  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000147c  00000000  00000000  000adcdc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	080017d8 	.word	0x080017d8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	080017d8 	.word	0x080017d8

08000150 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000150:	b480      	push	{r7}
 8000152:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000154:	4b05      	ldr	r3, [pc, #20]	; (800016c <HAL_IncTick+0x1c>)
 8000156:	781b      	ldrb	r3, [r3, #0]
 8000158:	461a      	mov	r2, r3
 800015a:	4b05      	ldr	r3, [pc, #20]	; (8000170 <HAL_IncTick+0x20>)
 800015c:	681b      	ldr	r3, [r3, #0]
 800015e:	4413      	add	r3, r2
 8000160:	4a03      	ldr	r2, [pc, #12]	; (8000170 <HAL_IncTick+0x20>)
 8000162:	6013      	str	r3, [r2, #0]
}
 8000164:	bf00      	nop
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	20000000 	.word	0x20000000
 8000170:	20000150 	.word	0x20000150

08000174 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000174:	b480      	push	{r7}
 8000176:	b085      	sub	sp, #20
 8000178:	af00      	add	r7, sp, #0
 800017a:	6078      	str	r0, [r7, #4]
 800017c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	685b      	ldr	r3, [r3, #4]
 8000182:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000184:	683b      	ldr	r3, [r7, #0]
 8000186:	68fa      	ldr	r2, [r7, #12]
 8000188:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800018a:	68fb      	ldr	r3, [r7, #12]
 800018c:	689a      	ldr	r2, [r3, #8]
 800018e:	683b      	ldr	r3, [r7, #0]
 8000190:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000192:	68fb      	ldr	r3, [r7, #12]
 8000194:	689b      	ldr	r3, [r3, #8]
 8000196:	683a      	ldr	r2, [r7, #0]
 8000198:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800019a:	68fb      	ldr	r3, [r7, #12]
 800019c:	683a      	ldr	r2, [r7, #0]
 800019e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80001a0:	683b      	ldr	r3, [r7, #0]
 80001a2:	687a      	ldr	r2, [r7, #4]
 80001a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	681b      	ldr	r3, [r3, #0]
 80001aa:	1c5a      	adds	r2, r3, #1
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	601a      	str	r2, [r3, #0]
}
 80001b0:	bf00      	nop
 80001b2:	3714      	adds	r7, #20
 80001b4:	46bd      	mov	sp, r7
 80001b6:	bc80      	pop	{r7}
 80001b8:	4770      	bx	lr

080001ba <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80001ba:	b480      	push	{r7}
 80001bc:	b085      	sub	sp, #20
 80001be:	af00      	add	r7, sp, #0
 80001c0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	691b      	ldr	r3, [r3, #16]
 80001c6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80001c8:	687b      	ldr	r3, [r7, #4]
 80001ca:	685b      	ldr	r3, [r3, #4]
 80001cc:	687a      	ldr	r2, [r7, #4]
 80001ce:	6892      	ldr	r2, [r2, #8]
 80001d0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	689b      	ldr	r3, [r3, #8]
 80001d6:	687a      	ldr	r2, [r7, #4]
 80001d8:	6852      	ldr	r2, [r2, #4]
 80001da:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80001dc:	68fb      	ldr	r3, [r7, #12]
 80001de:	685b      	ldr	r3, [r3, #4]
 80001e0:	687a      	ldr	r2, [r7, #4]
 80001e2:	429a      	cmp	r2, r3
 80001e4:	d103      	bne.n	80001ee <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	689a      	ldr	r2, [r3, #8]
 80001ea:	68fb      	ldr	r3, [r7, #12]
 80001ec:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	2200      	movs	r2, #0
 80001f2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80001f4:	68fb      	ldr	r3, [r7, #12]
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	1e5a      	subs	r2, r3, #1
 80001fa:	68fb      	ldr	r3, [r7, #12]
 80001fc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80001fe:	68fb      	ldr	r3, [r7, #12]
 8000200:	681b      	ldr	r3, [r3, #0]
}
 8000202:	4618      	mov	r0, r3
 8000204:	3714      	adds	r7, #20
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr

0800020c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b086      	sub	sp, #24
 8000210:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8000212:	2300      	movs	r3, #0
 8000214:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000216:	4b50      	ldr	r3, [pc, #320]	; (8000358 <xTaskIncrementTick+0x14c>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	2b00      	cmp	r3, #0
 800021c:	f040 808c 	bne.w	8000338 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8000220:	4b4e      	ldr	r3, [pc, #312]	; (800035c <xTaskIncrementTick+0x150>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	3301      	adds	r3, #1
 8000226:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8000228:	4a4c      	ldr	r2, [pc, #304]	; (800035c <xTaskIncrementTick+0x150>)
 800022a:	693b      	ldr	r3, [r7, #16]
 800022c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800022e:	693b      	ldr	r3, [r7, #16]
 8000230:	2b00      	cmp	r3, #0
 8000232:	d11f      	bne.n	8000274 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8000234:	4b4a      	ldr	r3, [pc, #296]	; (8000360 <xTaskIncrementTick+0x154>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	2b00      	cmp	r3, #0
 800023c:	d009      	beq.n	8000252 <xTaskIncrementTick+0x46>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800023e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000242:	f383 8811 	msr	BASEPRI, r3
 8000246:	f3bf 8f6f 	isb	sy
 800024a:	f3bf 8f4f 	dsb	sy
 800024e:	603b      	str	r3, [r7, #0]
 8000250:	e7fe      	b.n	8000250 <xTaskIncrementTick+0x44>
 8000252:	4b43      	ldr	r3, [pc, #268]	; (8000360 <xTaskIncrementTick+0x154>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	60fb      	str	r3, [r7, #12]
 8000258:	4b42      	ldr	r3, [pc, #264]	; (8000364 <xTaskIncrementTick+0x158>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	4a40      	ldr	r2, [pc, #256]	; (8000360 <xTaskIncrementTick+0x154>)
 800025e:	6013      	str	r3, [r2, #0]
 8000260:	4a40      	ldr	r2, [pc, #256]	; (8000364 <xTaskIncrementTick+0x158>)
 8000262:	68fb      	ldr	r3, [r7, #12]
 8000264:	6013      	str	r3, [r2, #0]
 8000266:	4b40      	ldr	r3, [pc, #256]	; (8000368 <xTaskIncrementTick+0x15c>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	3301      	adds	r3, #1
 800026c:	4a3e      	ldr	r2, [pc, #248]	; (8000368 <xTaskIncrementTick+0x15c>)
 800026e:	6013      	str	r3, [r2, #0]
 8000270:	f000 f8e2 	bl	8000438 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8000274:	4b3d      	ldr	r3, [pc, #244]	; (800036c <xTaskIncrementTick+0x160>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	693a      	ldr	r2, [r7, #16]
 800027a:	429a      	cmp	r2, r3
 800027c:	d34d      	bcc.n	800031a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800027e:	4b38      	ldr	r3, [pc, #224]	; (8000360 <xTaskIncrementTick+0x154>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	2b00      	cmp	r3, #0
 8000286:	d101      	bne.n	800028c <xTaskIncrementTick+0x80>
 8000288:	2301      	movs	r3, #1
 800028a:	e000      	b.n	800028e <xTaskIncrementTick+0x82>
 800028c:	2300      	movs	r3, #0
 800028e:	2b00      	cmp	r3, #0
 8000290:	d004      	beq.n	800029c <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000292:	4b36      	ldr	r3, [pc, #216]	; (800036c <xTaskIncrementTick+0x160>)
 8000294:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000298:	601a      	str	r2, [r3, #0]
					break;
 800029a:	e03e      	b.n	800031a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800029c:	4b30      	ldr	r3, [pc, #192]	; (8000360 <xTaskIncrementTick+0x154>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	68db      	ldr	r3, [r3, #12]
 80002a2:	68db      	ldr	r3, [r3, #12]
 80002a4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80002a6:	68bb      	ldr	r3, [r7, #8]
 80002a8:	685b      	ldr	r3, [r3, #4]
 80002aa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80002ac:	693a      	ldr	r2, [r7, #16]
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	429a      	cmp	r2, r3
 80002b2:	d203      	bcs.n	80002bc <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80002b4:	4a2d      	ldr	r2, [pc, #180]	; (800036c <xTaskIncrementTick+0x160>)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	6013      	str	r3, [r2, #0]
						break;
 80002ba:	e02e      	b.n	800031a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80002bc:	68bb      	ldr	r3, [r7, #8]
 80002be:	3304      	adds	r3, #4
 80002c0:	4618      	mov	r0, r3
 80002c2:	f7ff ff7a 	bl	80001ba <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80002c6:	68bb      	ldr	r3, [r7, #8]
 80002c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d004      	beq.n	80002d8 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80002ce:	68bb      	ldr	r3, [r7, #8]
 80002d0:	3318      	adds	r3, #24
 80002d2:	4618      	mov	r0, r3
 80002d4:	f7ff ff71 	bl	80001ba <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80002d8:	68bb      	ldr	r3, [r7, #8]
 80002da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80002dc:	2201      	movs	r2, #1
 80002de:	409a      	lsls	r2, r3
 80002e0:	4b23      	ldr	r3, [pc, #140]	; (8000370 <xTaskIncrementTick+0x164>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	4313      	orrs	r3, r2
 80002e6:	4a22      	ldr	r2, [pc, #136]	; (8000370 <xTaskIncrementTick+0x164>)
 80002e8:	6013      	str	r3, [r2, #0]
 80002ea:	68bb      	ldr	r3, [r7, #8]
 80002ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80002ee:	4613      	mov	r3, r2
 80002f0:	009b      	lsls	r3, r3, #2
 80002f2:	4413      	add	r3, r2
 80002f4:	009b      	lsls	r3, r3, #2
 80002f6:	4a1f      	ldr	r2, [pc, #124]	; (8000374 <xTaskIncrementTick+0x168>)
 80002f8:	441a      	add	r2, r3
 80002fa:	68bb      	ldr	r3, [r7, #8]
 80002fc:	3304      	adds	r3, #4
 80002fe:	4619      	mov	r1, r3
 8000300:	4610      	mov	r0, r2
 8000302:	f7ff ff37 	bl	8000174 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000306:	68bb      	ldr	r3, [r7, #8]
 8000308:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800030a:	4b1b      	ldr	r3, [pc, #108]	; (8000378 <xTaskIncrementTick+0x16c>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000310:	429a      	cmp	r2, r3
 8000312:	d3b4      	bcc.n	800027e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8000314:	2301      	movs	r3, #1
 8000316:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000318:	e7b1      	b.n	800027e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800031a:	4b17      	ldr	r3, [pc, #92]	; (8000378 <xTaskIncrementTick+0x16c>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000320:	4914      	ldr	r1, [pc, #80]	; (8000374 <xTaskIncrementTick+0x168>)
 8000322:	4613      	mov	r3, r2
 8000324:	009b      	lsls	r3, r3, #2
 8000326:	4413      	add	r3, r2
 8000328:	009b      	lsls	r3, r3, #2
 800032a:	440b      	add	r3, r1
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	2b01      	cmp	r3, #1
 8000330:	d907      	bls.n	8000342 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8000332:	2301      	movs	r3, #1
 8000334:	617b      	str	r3, [r7, #20]
 8000336:	e004      	b.n	8000342 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8000338:	4b10      	ldr	r3, [pc, #64]	; (800037c <xTaskIncrementTick+0x170>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	3301      	adds	r3, #1
 800033e:	4a0f      	ldr	r2, [pc, #60]	; (800037c <xTaskIncrementTick+0x170>)
 8000340:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8000342:	4b0f      	ldr	r3, [pc, #60]	; (8000380 <xTaskIncrementTick+0x174>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800034a:	2301      	movs	r3, #1
 800034c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800034e:	697b      	ldr	r3, [r7, #20]
}
 8000350:	4618      	mov	r0, r3
 8000352:	3718      	adds	r7, #24
 8000354:	46bd      	mov	sp, r7
 8000356:	bd80      	pop	{r7, pc}
 8000358:	2000013c 	.word	0x2000013c
 800035c:	20000120 	.word	0x20000120
 8000360:	20000118 	.word	0x20000118
 8000364:	2000011c 	.word	0x2000011c
 8000368:	20000134 	.word	0x20000134
 800036c:	20000138 	.word	0x20000138
 8000370:	20000124 	.word	0x20000124
 8000374:	2000008c 	.word	0x2000008c
 8000378:	20000088 	.word	0x20000088
 800037c:	2000012c 	.word	0x2000012c
 8000380:	20000130 	.word	0x20000130

08000384 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8000384:	b480      	push	{r7}
 8000386:	b087      	sub	sp, #28
 8000388:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800038a:	4b26      	ldr	r3, [pc, #152]	; (8000424 <vTaskSwitchContext+0xa0>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	2b00      	cmp	r3, #0
 8000390:	d003      	beq.n	800039a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8000392:	4b25      	ldr	r3, [pc, #148]	; (8000428 <vTaskSwitchContext+0xa4>)
 8000394:	2201      	movs	r2, #1
 8000396:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8000398:	e03e      	b.n	8000418 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800039a:	4b23      	ldr	r3, [pc, #140]	; (8000428 <vTaskSwitchContext+0xa4>)
 800039c:	2200      	movs	r2, #0
 800039e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80003a0:	4b22      	ldr	r3, [pc, #136]	; (800042c <vTaskSwitchContext+0xa8>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80003a6:	68fb      	ldr	r3, [r7, #12]
 80003a8:	fab3 f383 	clz	r3, r3
 80003ac:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80003ae:	7afb      	ldrb	r3, [r7, #11]
 80003b0:	f1c3 031f 	rsb	r3, r3, #31
 80003b4:	617b      	str	r3, [r7, #20]
 80003b6:	491e      	ldr	r1, [pc, #120]	; (8000430 <vTaskSwitchContext+0xac>)
 80003b8:	697a      	ldr	r2, [r7, #20]
 80003ba:	4613      	mov	r3, r2
 80003bc:	009b      	lsls	r3, r3, #2
 80003be:	4413      	add	r3, r2
 80003c0:	009b      	lsls	r3, r3, #2
 80003c2:	440b      	add	r3, r1
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d109      	bne.n	80003de <vTaskSwitchContext+0x5a>
	__asm volatile
 80003ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80003ce:	f383 8811 	msr	BASEPRI, r3
 80003d2:	f3bf 8f6f 	isb	sy
 80003d6:	f3bf 8f4f 	dsb	sy
 80003da:	607b      	str	r3, [r7, #4]
 80003dc:	e7fe      	b.n	80003dc <vTaskSwitchContext+0x58>
 80003de:	697a      	ldr	r2, [r7, #20]
 80003e0:	4613      	mov	r3, r2
 80003e2:	009b      	lsls	r3, r3, #2
 80003e4:	4413      	add	r3, r2
 80003e6:	009b      	lsls	r3, r3, #2
 80003e8:	4a11      	ldr	r2, [pc, #68]	; (8000430 <vTaskSwitchContext+0xac>)
 80003ea:	4413      	add	r3, r2
 80003ec:	613b      	str	r3, [r7, #16]
 80003ee:	693b      	ldr	r3, [r7, #16]
 80003f0:	685b      	ldr	r3, [r3, #4]
 80003f2:	685a      	ldr	r2, [r3, #4]
 80003f4:	693b      	ldr	r3, [r7, #16]
 80003f6:	605a      	str	r2, [r3, #4]
 80003f8:	693b      	ldr	r3, [r7, #16]
 80003fa:	685a      	ldr	r2, [r3, #4]
 80003fc:	693b      	ldr	r3, [r7, #16]
 80003fe:	3308      	adds	r3, #8
 8000400:	429a      	cmp	r2, r3
 8000402:	d104      	bne.n	800040e <vTaskSwitchContext+0x8a>
 8000404:	693b      	ldr	r3, [r7, #16]
 8000406:	685b      	ldr	r3, [r3, #4]
 8000408:	685a      	ldr	r2, [r3, #4]
 800040a:	693b      	ldr	r3, [r7, #16]
 800040c:	605a      	str	r2, [r3, #4]
 800040e:	693b      	ldr	r3, [r7, #16]
 8000410:	685b      	ldr	r3, [r3, #4]
 8000412:	68db      	ldr	r3, [r3, #12]
 8000414:	4a07      	ldr	r2, [pc, #28]	; (8000434 <vTaskSwitchContext+0xb0>)
 8000416:	6013      	str	r3, [r2, #0]
}
 8000418:	bf00      	nop
 800041a:	371c      	adds	r7, #28
 800041c:	46bd      	mov	sp, r7
 800041e:	bc80      	pop	{r7}
 8000420:	4770      	bx	lr
 8000422:	bf00      	nop
 8000424:	2000013c 	.word	0x2000013c
 8000428:	20000130 	.word	0x20000130
 800042c:	20000124 	.word	0x20000124
 8000430:	2000008c 	.word	0x2000008c
 8000434:	20000088 	.word	0x20000088

08000438 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8000438:	b480      	push	{r7}
 800043a:	b083      	sub	sp, #12
 800043c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800043e:	4b0e      	ldr	r3, [pc, #56]	; (8000478 <prvResetNextTaskUnblockTime+0x40>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	2b00      	cmp	r3, #0
 8000446:	d101      	bne.n	800044c <prvResetNextTaskUnblockTime+0x14>
 8000448:	2301      	movs	r3, #1
 800044a:	e000      	b.n	800044e <prvResetNextTaskUnblockTime+0x16>
 800044c:	2300      	movs	r3, #0
 800044e:	2b00      	cmp	r3, #0
 8000450:	d004      	beq.n	800045c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8000452:	4b0a      	ldr	r3, [pc, #40]	; (800047c <prvResetNextTaskUnblockTime+0x44>)
 8000454:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000458:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800045a:	e008      	b.n	800046e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800045c:	4b06      	ldr	r3, [pc, #24]	; (8000478 <prvResetNextTaskUnblockTime+0x40>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	68db      	ldr	r3, [r3, #12]
 8000462:	68db      	ldr	r3, [r3, #12]
 8000464:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	685b      	ldr	r3, [r3, #4]
 800046a:	4a04      	ldr	r2, [pc, #16]	; (800047c <prvResetNextTaskUnblockTime+0x44>)
 800046c:	6013      	str	r3, [r2, #0]
}
 800046e:	bf00      	nop
 8000470:	370c      	adds	r7, #12
 8000472:	46bd      	mov	sp, r7
 8000474:	bc80      	pop	{r7}
 8000476:	4770      	bx	lr
 8000478:	20000118 	.word	0x20000118
 800047c:	20000138 	.word	0x20000138

08000480 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8000480:	b480      	push	{r7}
 8000482:	b083      	sub	sp, #12
 8000484:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8000486:	4b0b      	ldr	r3, [pc, #44]	; (80004b4 <xTaskGetSchedulerState+0x34>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	2b00      	cmp	r3, #0
 800048c:	d102      	bne.n	8000494 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800048e:	2301      	movs	r3, #1
 8000490:	607b      	str	r3, [r7, #4]
 8000492:	e008      	b.n	80004a6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000494:	4b08      	ldr	r3, [pc, #32]	; (80004b8 <xTaskGetSchedulerState+0x38>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	2b00      	cmp	r3, #0
 800049a:	d102      	bne.n	80004a2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800049c:	2302      	movs	r3, #2
 800049e:	607b      	str	r3, [r7, #4]
 80004a0:	e001      	b.n	80004a6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80004a2:	2300      	movs	r3, #0
 80004a4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80004a6:	687b      	ldr	r3, [r7, #4]
	}
 80004a8:	4618      	mov	r0, r3
 80004aa:	370c      	adds	r7, #12
 80004ac:	46bd      	mov	sp, r7
 80004ae:	bc80      	pop	{r7}
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop
 80004b4:	20000128 	.word	0x20000128
 80004b8:	2000013c 	.word	0x2000013c
 80004bc:	00000000 	.word	0x00000000

080004c0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80004c0:	4b07      	ldr	r3, [pc, #28]	; (80004e0 <pxCurrentTCBConst2>)
 80004c2:	6819      	ldr	r1, [r3, #0]
 80004c4:	6808      	ldr	r0, [r1, #0]
 80004c6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80004ca:	f380 8809 	msr	PSP, r0
 80004ce:	f3bf 8f6f 	isb	sy
 80004d2:	f04f 0000 	mov.w	r0, #0
 80004d6:	f380 8811 	msr	BASEPRI, r0
 80004da:	f04e 0e0d 	orr.w	lr, lr, #13
 80004de:	4770      	bx	lr

080004e0 <pxCurrentTCBConst2>:
 80004e0:	20000088 	.word	0x20000088
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80004e4:	bf00      	nop
 80004e6:	bf00      	nop
	...

080004f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80004f0:	f3ef 8009 	mrs	r0, PSP
 80004f4:	f3bf 8f6f 	isb	sy
 80004f8:	4b0d      	ldr	r3, [pc, #52]	; (8000530 <pxCurrentTCBConst>)
 80004fa:	681a      	ldr	r2, [r3, #0]
 80004fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000500:	6010      	str	r0, [r2, #0]
 8000502:	e92d 4008 	stmdb	sp!, {r3, lr}
 8000506:	f04f 0050 	mov.w	r0, #80	; 0x50
 800050a:	f380 8811 	msr	BASEPRI, r0
 800050e:	f7ff ff39 	bl	8000384 <vTaskSwitchContext>
 8000512:	f04f 0000 	mov.w	r0, #0
 8000516:	f380 8811 	msr	BASEPRI, r0
 800051a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800051e:	6819      	ldr	r1, [r3, #0]
 8000520:	6808      	ldr	r0, [r1, #0]
 8000522:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000526:	f380 8809 	msr	PSP, r0
 800052a:	f3bf 8f6f 	isb	sy
 800052e:	4770      	bx	lr

08000530 <pxCurrentTCBConst>:
 8000530:	20000088 	.word	0x20000088
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8000534:	bf00      	nop
 8000536:	bf00      	nop

08000538 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
 800053e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000542:	f383 8811 	msr	BASEPRI, r3
 8000546:	f3bf 8f6f 	isb	sy
 800054a:	f3bf 8f4f 	dsb	sy
 800054e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8000550:	f7ff fe5c 	bl	800020c <xTaskIncrementTick>
 8000554:	4603      	mov	r3, r0
 8000556:	2b00      	cmp	r3, #0
 8000558:	d003      	beq.n	8000562 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800055a:	4b06      	ldr	r3, [pc, #24]	; (8000574 <xPortSysTickHandler+0x3c>)
 800055c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000560:	601a      	str	r2, [r3, #0]
 8000562:	2300      	movs	r3, #0
 8000564:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000566:	683b      	ldr	r3, [r7, #0]
 8000568:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800056c:	bf00      	nop
 800056e:	3708      	adds	r7, #8
 8000570:	46bd      	mov	sp, r7
 8000572:	bd80      	pop	{r7, pc}
 8000574:	e000ed04 	.word	0xe000ed04

08000578 <DelayMicro>:
#include "ds18b20.h"
//--------------------------------------------------
void DelayMicro( uint32_t micros)
{
 8000578:	b480      	push	{r7}
 800057a:	b083      	sub	sp, #12
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
micros *= (SystemCoreClock / 1000000) / 9;
 8000580:	4b0a      	ldr	r3, [pc, #40]	; (80005ac <DelayMicro+0x34>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a0a      	ldr	r2, [pc, #40]	; (80005b0 <DelayMicro+0x38>)
 8000586:	fba2 2303 	umull	r2, r3, r2, r3
 800058a:	0dda      	lsrs	r2, r3, #23
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	fb02 f303 	mul.w	r3, r2, r3
 8000592:	607b      	str	r3, [r7, #4]
/* Wait till done */
while (micros--) ;
 8000594:	bf00      	nop
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	1e5a      	subs	r2, r3, #1
 800059a:	607a      	str	r2, [r7, #4]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d1fa      	bne.n	8000596 <DelayMicro+0x1e>
}
 80005a0:	bf00      	nop
 80005a2:	370c      	adds	r7, #12
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bc80      	pop	{r7}
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	20000004 	.word	0x20000004
 80005b0:	ee9bfab5 	.word	0xee9bfab5

080005b4 <port_init>:
//--------------------------------------------------
void port_init(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  GPIOB->CRH |= GPIO_CRH_MODE11;
 80005b8:	4b0a      	ldr	r3, [pc, #40]	; (80005e4 <port_init+0x30>)
 80005ba:	685b      	ldr	r3, [r3, #4]
 80005bc:	4a09      	ldr	r2, [pc, #36]	; (80005e4 <port_init+0x30>)
 80005be:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80005c2:	6053      	str	r3, [r2, #4]
  GPIOB->CRH |= GPIO_CRH_CNF11_0;
 80005c4:	4b07      	ldr	r3, [pc, #28]	; (80005e4 <port_init+0x30>)
 80005c6:	685b      	ldr	r3, [r3, #4]
 80005c8:	4a06      	ldr	r2, [pc, #24]	; (80005e4 <port_init+0x30>)
 80005ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005ce:	6053      	str	r3, [r2, #4]
  GPIOB->CRH &= ~GPIO_CRH_CNF11_1;
 80005d0:	4b04      	ldr	r3, [pc, #16]	; (80005e4 <port_init+0x30>)
 80005d2:	685b      	ldr	r3, [r3, #4]
 80005d4:	4a03      	ldr	r2, [pc, #12]	; (80005e4 <port_init+0x30>)
 80005d6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80005da:	6053      	str	r3, [r2, #4]
}
 80005dc:	bf00      	nop
 80005de:	46bd      	mov	sp, r7
 80005e0:	bc80      	pop	{r7}
 80005e2:	4770      	bx	lr
 80005e4:	40010c00 	.word	0x40010c00

080005e8 <ds18b20_Reset>:
//--------------------------------------------------
uint8_t ds18b20_Reset(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
  uint16_t status;
  GPIOB->ODR &= ~GPIO_ODR_ODR11;//������ �������
 80005ee:	4b13      	ldr	r3, [pc, #76]	; (800063c <ds18b20_Reset+0x54>)
 80005f0:	68db      	ldr	r3, [r3, #12]
 80005f2:	4a12      	ldr	r2, [pc, #72]	; (800063c <ds18b20_Reset+0x54>)
 80005f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80005f8:	60d3      	str	r3, [r2, #12]
  DelayMicro(485);//�������� ��� ������� �� 480 �����������
 80005fa:	f240 10e5 	movw	r0, #485	; 0x1e5
 80005fe:	f7ff ffbb 	bl	8000578 <DelayMicro>
  GPIOB->ODR |= GPIO_ODR_ODR11;//������� �������
 8000602:	4b0e      	ldr	r3, [pc, #56]	; (800063c <ds18b20_Reset+0x54>)
 8000604:	68db      	ldr	r3, [r3, #12]
 8000606:	4a0d      	ldr	r2, [pc, #52]	; (800063c <ds18b20_Reset+0x54>)
 8000608:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800060c:	60d3      	str	r3, [r2, #12]
  DelayMicro(65);//�������� ��� ������� �� 60 �����������
 800060e:	2041      	movs	r0, #65	; 0x41
 8000610:	f7ff ffb2 	bl	8000578 <DelayMicro>
  status = GPIOB->IDR & GPIO_IDR_IDR11;//��������� �������
 8000614:	4b09      	ldr	r3, [pc, #36]	; (800063c <ds18b20_Reset+0x54>)
 8000616:	689b      	ldr	r3, [r3, #8]
 8000618:	b29b      	uxth	r3, r3
 800061a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800061e:	80fb      	strh	r3, [r7, #6]
  DelayMicro(500);//�������� ��� ������� �� 480 �����������
 8000620:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000624:	f7ff ffa8 	bl	8000578 <DelayMicro>
  //(�� ������ ������ ������� ��������, ��� ��� ����� ���� ���������� � ��������)
  return (status ? 1 : 0);//����� ���������
 8000628:	88fb      	ldrh	r3, [r7, #6]
 800062a:	2b00      	cmp	r3, #0
 800062c:	bf14      	ite	ne
 800062e:	2301      	movne	r3, #1
 8000630:	2300      	moveq	r3, #0
 8000632:	b2db      	uxtb	r3, r3
}
 8000634:	4618      	mov	r0, r3
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	40010c00 	.word	0x40010c00

08000640 <ds18b20_ReadBit>:
//----------------------------------------------------------
uint8_t ds18b20_ReadBit(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
  uint8_t bit = 0;
 8000646:	2300      	movs	r3, #0
 8000648:	71fb      	strb	r3, [r7, #7]
  GPIOB->ODR &= ~GPIO_ODR_ODR11;//������ �������
 800064a:	4b12      	ldr	r3, [pc, #72]	; (8000694 <ds18b20_ReadBit+0x54>)
 800064c:	68db      	ldr	r3, [r3, #12]
 800064e:	4a11      	ldr	r2, [pc, #68]	; (8000694 <ds18b20_ReadBit+0x54>)
 8000650:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000654:	60d3      	str	r3, [r2, #12]
  DelayMicro(2);
 8000656:	2002      	movs	r0, #2
 8000658:	f7ff ff8e 	bl	8000578 <DelayMicro>
	GPIOB->ODR |= GPIO_ODR_ODR11;//������� �������
 800065c:	4b0d      	ldr	r3, [pc, #52]	; (8000694 <ds18b20_ReadBit+0x54>)
 800065e:	68db      	ldr	r3, [r3, #12]
 8000660:	4a0c      	ldr	r2, [pc, #48]	; (8000694 <ds18b20_ReadBit+0x54>)
 8000662:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000666:	60d3      	str	r3, [r2, #12]
	DelayMicro(13);
 8000668:	200d      	movs	r0, #13
 800066a:	f7ff ff85 	bl	8000578 <DelayMicro>
	bit = (GPIOB->IDR & GPIO_IDR_IDR11 ? 1 : 0);//��������� �������	
 800066e:	4b09      	ldr	r3, [pc, #36]	; (8000694 <ds18b20_ReadBit+0x54>)
 8000670:	689b      	ldr	r3, [r3, #8]
 8000672:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000676:	2b00      	cmp	r3, #0
 8000678:	bf14      	ite	ne
 800067a:	2301      	movne	r3, #1
 800067c:	2300      	moveq	r3, #0
 800067e:	b2db      	uxtb	r3, r3
 8000680:	71fb      	strb	r3, [r7, #7]
	DelayMicro(45);
 8000682:	202d      	movs	r0, #45	; 0x2d
 8000684:	f7ff ff78 	bl	8000578 <DelayMicro>
  return bit;
 8000688:	79fb      	ldrb	r3, [r7, #7]
}
 800068a:	4618      	mov	r0, r3
 800068c:	3708      	adds	r7, #8
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	40010c00 	.word	0x40010c00

08000698 <ds18b20_ReadByte>:
//-----------------------------------------------
uint8_t ds18b20_ReadByte(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
  uint8_t data = 0;
 800069e:	2300      	movs	r3, #0
 80006a0:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i <= 7; i++)
 80006a2:	2300      	movs	r3, #0
 80006a4:	71bb      	strb	r3, [r7, #6]
 80006a6:	e00d      	b.n	80006c4 <ds18b20_ReadByte+0x2c>
  data += ds18b20_ReadBit() << i;
 80006a8:	f7ff ffca 	bl	8000640 <ds18b20_ReadBit>
 80006ac:	4603      	mov	r3, r0
 80006ae:	461a      	mov	r2, r3
 80006b0:	79bb      	ldrb	r3, [r7, #6]
 80006b2:	fa02 f303 	lsl.w	r3, r2, r3
 80006b6:	b2da      	uxtb	r2, r3
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	4413      	add	r3, r2
 80006bc:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i <= 7; i++)
 80006be:	79bb      	ldrb	r3, [r7, #6]
 80006c0:	3301      	adds	r3, #1
 80006c2:	71bb      	strb	r3, [r7, #6]
 80006c4:	79bb      	ldrb	r3, [r7, #6]
 80006c6:	2b07      	cmp	r3, #7
 80006c8:	d9ee      	bls.n	80006a8 <ds18b20_ReadByte+0x10>
  return data;
 80006ca:	79fb      	ldrb	r3, [r7, #7]
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	3708      	adds	r7, #8
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}

080006d4 <ds18b20_WriteBit>:
//-----------------------------------------------
void ds18b20_WriteBit(uint8_t bit)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	71fb      	strb	r3, [r7, #7]
  GPIOB->ODR &= ~GPIO_ODR_ODR11;
 80006de:	4b11      	ldr	r3, [pc, #68]	; (8000724 <ds18b20_WriteBit+0x50>)
 80006e0:	68db      	ldr	r3, [r3, #12]
 80006e2:	4a10      	ldr	r2, [pc, #64]	; (8000724 <ds18b20_WriteBit+0x50>)
 80006e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80006e8:	60d3      	str	r3, [r2, #12]
  DelayMicro(bit ? 3 : 65);
 80006ea:	79fb      	ldrb	r3, [r7, #7]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <ds18b20_WriteBit+0x20>
 80006f0:	2303      	movs	r3, #3
 80006f2:	e000      	b.n	80006f6 <ds18b20_WriteBit+0x22>
 80006f4:	2341      	movs	r3, #65	; 0x41
 80006f6:	4618      	mov	r0, r3
 80006f8:	f7ff ff3e 	bl	8000578 <DelayMicro>
  GPIOB->ODR |= GPIO_ODR_ODR11;
 80006fc:	4b09      	ldr	r3, [pc, #36]	; (8000724 <ds18b20_WriteBit+0x50>)
 80006fe:	68db      	ldr	r3, [r3, #12]
 8000700:	4a08      	ldr	r2, [pc, #32]	; (8000724 <ds18b20_WriteBit+0x50>)
 8000702:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000706:	60d3      	str	r3, [r2, #12]
  DelayMicro(bit ? 65 : 3);
 8000708:	79fb      	ldrb	r3, [r7, #7]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <ds18b20_WriteBit+0x3e>
 800070e:	2341      	movs	r3, #65	; 0x41
 8000710:	e000      	b.n	8000714 <ds18b20_WriteBit+0x40>
 8000712:	2303      	movs	r3, #3
 8000714:	4618      	mov	r0, r3
 8000716:	f7ff ff2f 	bl	8000578 <DelayMicro>
}
 800071a:	bf00      	nop
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40010c00 	.word	0x40010c00

08000728 <ds18b20_WriteByte>:
//-----------------------------------------------
void ds18b20_WriteByte(uint8_t dt)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b084      	sub	sp, #16
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < 8; i++)
 8000732:	2300      	movs	r3, #0
 8000734:	73fb      	strb	r3, [r7, #15]
 8000736:	e010      	b.n	800075a <ds18b20_WriteByte+0x32>
  {
    ds18b20_WriteBit(dt >> i & 1);
 8000738:	79fa      	ldrb	r2, [r7, #7]
 800073a:	7bfb      	ldrb	r3, [r7, #15]
 800073c:	fa42 f303 	asr.w	r3, r2, r3
 8000740:	b2db      	uxtb	r3, r3
 8000742:	f003 0301 	and.w	r3, r3, #1
 8000746:	b2db      	uxtb	r3, r3
 8000748:	4618      	mov	r0, r3
 800074a:	f7ff ffc3 	bl	80006d4 <ds18b20_WriteBit>
    //Delay Protection
    DelayMicro(5);
 800074e:	2005      	movs	r0, #5
 8000750:	f7ff ff12 	bl	8000578 <DelayMicro>
  for (uint8_t i = 0; i < 8; i++)
 8000754:	7bfb      	ldrb	r3, [r7, #15]
 8000756:	3301      	adds	r3, #1
 8000758:	73fb      	strb	r3, [r7, #15]
 800075a:	7bfb      	ldrb	r3, [r7, #15]
 800075c:	2b07      	cmp	r3, #7
 800075e:	d9eb      	bls.n	8000738 <ds18b20_WriteByte+0x10>
  }
}
 8000760:	bf00      	nop
 8000762:	3710      	adds	r7, #16
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}

08000768 <ds18b20_init>:
//-----------------------------------------------
uint8_t ds18b20_init(uint8_t mode)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	71fb      	strb	r3, [r7, #7]
	if(ds18b20_Reset()) return 1;
 8000772:	f7ff ff39 	bl	80005e8 <ds18b20_Reset>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <ds18b20_init+0x18>
 800077c:	2301      	movs	r3, #1
 800077e:	e012      	b.n	80007a6 <ds18b20_init+0x3e>
  if(mode==SKIP_ROM)
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	2b00      	cmp	r3, #0
 8000784:	d10e      	bne.n	80007a4 <ds18b20_init+0x3c>
  {
		//SKIP ROM
		ds18b20_WriteByte(0xCC);
 8000786:	20cc      	movs	r0, #204	; 0xcc
 8000788:	f7ff ffce 	bl	8000728 <ds18b20_WriteByte>
		//WRITE SCRATCHPAD
		ds18b20_WriteByte(0x4E);
 800078c:	204e      	movs	r0, #78	; 0x4e
 800078e:	f7ff ffcb 	bl	8000728 <ds18b20_WriteByte>
		//TH REGISTER 100 ��������
		ds18b20_WriteByte(0x64);
 8000792:	2064      	movs	r0, #100	; 0x64
 8000794:	f7ff ffc8 	bl	8000728 <ds18b20_WriteByte>
		//TL REGISTER - 30 ��������
		ds18b20_WriteByte(0x1E);
 8000798:	201e      	movs	r0, #30
 800079a:	f7ff ffc5 	bl	8000728 <ds18b20_WriteByte>
		//Resolution 12 bit
		ds18b20_WriteByte(RESOLUTION_12BIT);
 800079e:	207f      	movs	r0, #127	; 0x7f
 80007a0:	f7ff ffc2 	bl	8000728 <ds18b20_WriteByte>
  }
  return 0;
 80007a4:	2300      	movs	r3, #0
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}

080007ae <ds18b20_MeasureTemperCmd>:
//----------------------------------------------------------
void ds18b20_MeasureTemperCmd(uint8_t mode, uint8_t DevNum)
{
 80007ae:	b580      	push	{r7, lr}
 80007b0:	b082      	sub	sp, #8
 80007b2:	af00      	add	r7, sp, #0
 80007b4:	4603      	mov	r3, r0
 80007b6:	460a      	mov	r2, r1
 80007b8:	71fb      	strb	r3, [r7, #7]
 80007ba:	4613      	mov	r3, r2
 80007bc:	71bb      	strb	r3, [r7, #6]
  ds18b20_Reset();
 80007be:	f7ff ff13 	bl	80005e8 <ds18b20_Reset>
  if(mode==SKIP_ROM)
 80007c2:	79fb      	ldrb	r3, [r7, #7]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d102      	bne.n	80007ce <ds18b20_MeasureTemperCmd+0x20>
  {
    //SKIP ROM
    ds18b20_WriteByte(0xCC);
 80007c8:	20cc      	movs	r0, #204	; 0xcc
 80007ca:	f7ff ffad 	bl	8000728 <ds18b20_WriteByte>
  }
  //CONVERT T
  ds18b20_WriteByte(0x44);
 80007ce:	2044      	movs	r0, #68	; 0x44
 80007d0:	f7ff ffaa 	bl	8000728 <ds18b20_WriteByte>
}
 80007d4:	bf00      	nop
 80007d6:	3708      	adds	r7, #8
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}

080007dc <ds18b20_ReadStratcpad>:
//----------------------------------------------------------
void ds18b20_ReadStratcpad(uint8_t mode, uint8_t *Data, uint8_t DevNum)
{
 80007dc:	b590      	push	{r4, r7, lr}
 80007de:	b085      	sub	sp, #20
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	6039      	str	r1, [r7, #0]
 80007e6:	71fb      	strb	r3, [r7, #7]
 80007e8:	4613      	mov	r3, r2
 80007ea:	71bb      	strb	r3, [r7, #6]
  uint8_t i;
  ds18b20_Reset();
 80007ec:	f7ff fefc 	bl	80005e8 <ds18b20_Reset>
  if(mode==SKIP_ROM)
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d102      	bne.n	80007fc <ds18b20_ReadStratcpad+0x20>
  {
    //SKIP ROM
    ds18b20_WriteByte(0xCC);
 80007f6:	20cc      	movs	r0, #204	; 0xcc
 80007f8:	f7ff ff96 	bl	8000728 <ds18b20_WriteByte>
  }
  //READ SCRATCHPAD
  ds18b20_WriteByte(0xBE);
 80007fc:	20be      	movs	r0, #190	; 0xbe
 80007fe:	f7ff ff93 	bl	8000728 <ds18b20_WriteByte>
  for(i=0;i<8;i++)
 8000802:	2300      	movs	r3, #0
 8000804:	73fb      	strb	r3, [r7, #15]
 8000806:	e009      	b.n	800081c <ds18b20_ReadStratcpad+0x40>
  {
    Data[i] = ds18b20_ReadByte();
 8000808:	7bfb      	ldrb	r3, [r7, #15]
 800080a:	683a      	ldr	r2, [r7, #0]
 800080c:	18d4      	adds	r4, r2, r3
 800080e:	f7ff ff43 	bl	8000698 <ds18b20_ReadByte>
 8000812:	4603      	mov	r3, r0
 8000814:	7023      	strb	r3, [r4, #0]
  for(i=0;i<8;i++)
 8000816:	7bfb      	ldrb	r3, [r7, #15]
 8000818:	3301      	adds	r3, #1
 800081a:	73fb      	strb	r3, [r7, #15]
 800081c:	7bfb      	ldrb	r3, [r7, #15]
 800081e:	2b07      	cmp	r3, #7
 8000820:	d9f2      	bls.n	8000808 <ds18b20_ReadStratcpad+0x2c>
  }
}
 8000822:	bf00      	nop
 8000824:	3714      	adds	r7, #20
 8000826:	46bd      	mov	sp, r7
 8000828:	bd90      	pop	{r4, r7, pc}
	...

0800082c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
 8000832:	4603      	mov	r3, r0
 8000834:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800083a:	2b00      	cmp	r3, #0
 800083c:	db0b      	blt.n	8000856 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800083e:	79fb      	ldrb	r3, [r7, #7]
 8000840:	f003 021f 	and.w	r2, r3, #31
 8000844:	4906      	ldr	r1, [pc, #24]	; (8000860 <__NVIC_EnableIRQ+0x34>)
 8000846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800084a:	095b      	lsrs	r3, r3, #5
 800084c:	2001      	movs	r0, #1
 800084e:	fa00 f202 	lsl.w	r2, r0, r2
 8000852:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000856:	bf00      	nop
 8000858:	370c      	adds	r7, #12
 800085a:	46bd      	mov	sp, r7
 800085c:	bc80      	pop	{r7}
 800085e:	4770      	bx	lr
 8000860:	e000e100 	.word	0xe000e100

08000864 <main>:
static uint16_t valueADC[2];


//------------------------------------------------------------

int main (void){
 8000864:	b580      	push	{r7, lr}
 8000866:	b090      	sub	sp, #64	; 0x40
 8000868:	af00      	add	r7, sp, #0

	 // настройка HSE PLL SYSCLK
	RCC->CR |= RCC_CR_HSEON;
 800086a:	4b9a      	ldr	r3, [pc, #616]	; (8000ad4 <main+0x270>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	4a99      	ldr	r2, [pc, #612]	; (8000ad4 <main+0x270>)
 8000870:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000874:	6013      	str	r3, [r2, #0]
	while (!  (RCC->CR & RCC_CR_HSERDY)   );
 8000876:	bf00      	nop
 8000878:	4b96      	ldr	r3, [pc, #600]	; (8000ad4 <main+0x270>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000880:	2b00      	cmp	r3, #0
 8000882:	d0f9      	beq.n	8000878 <main+0x14>

	FLASH ->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
 8000884:	4b94      	ldr	r3, [pc, #592]	; (8000ad8 <main+0x274>)
 8000886:	2217      	movs	r2, #23
 8000888:	601a      	str	r2, [r3, #0]

	RCC->CFGR &= ~RCC_CFGR_HPRE;  // 0000   /1
 800088a:	4b92      	ldr	r3, [pc, #584]	; (8000ad4 <main+0x270>)
 800088c:	685b      	ldr	r3, [r3, #4]
 800088e:	4a91      	ldr	r2, [pc, #580]	; (8000ad4 <main+0x270>)
 8000890:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000894:	6053      	str	r3, [r2, #4]

	RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;//100 - /2
 8000896:	4b8f      	ldr	r3, [pc, #572]	; (8000ad4 <main+0x270>)
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	4a8e      	ldr	r2, [pc, #568]	; (8000ad4 <main+0x270>)
 800089c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008a0:	6053      	str	r3, [r2, #4]

	RCC->CFGR &= ~RCC_CFGR_PPRE2; //000  - /1
 80008a2:	4b8c      	ldr	r3, [pc, #560]	; (8000ad4 <main+0x270>)
 80008a4:	685b      	ldr	r3, [r3, #4]
 80008a6:	4a8b      	ldr	r2, [pc, #556]	; (8000ad4 <main+0x270>)
 80008a8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80008ac:	6053      	str	r3, [r2, #4]

	RCC->CFGR |=  RCC_CFGR_ADCPRE_DIV4;
 80008ae:	4b89      	ldr	r3, [pc, #548]	; (8000ad4 <main+0x270>)
 80008b0:	685b      	ldr	r3, [r3, #4]
 80008b2:	4a88      	ldr	r2, [pc, #544]	; (8000ad4 <main+0x270>)
 80008b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008b8:	6053      	str	r3, [r2, #4]


	RCC->CFGR &= ~RCC_CFGR_PLLSRC;
 80008ba:	4b86      	ldr	r3, [pc, #536]	; (8000ad4 <main+0x270>)
 80008bc:	685b      	ldr	r3, [r3, #4]
 80008be:	4a85      	ldr	r2, [pc, #532]	; (8000ad4 <main+0x270>)
 80008c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008c4:	6053      	str	r3, [r2, #4]
	RCC->CFGR &= ~RCC_CFGR_PLLMULL;
 80008c6:	4b83      	ldr	r3, [pc, #524]	; (8000ad4 <main+0x270>)
 80008c8:	685b      	ldr	r3, [r3, #4]
 80008ca:	4a82      	ldr	r2, [pc, #520]	; (8000ad4 <main+0x270>)
 80008cc:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 80008d0:	6053      	str	r3, [r2, #4]
	RCC->CFGR &= ~RCC_CFGR_PLLXTPRE;
 80008d2:	4b80      	ldr	r3, [pc, #512]	; (8000ad4 <main+0x270>)
 80008d4:	685b      	ldr	r3, [r3, #4]
 80008d6:	4a7f      	ldr	r2, [pc, #508]	; (8000ad4 <main+0x270>)
 80008d8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80008dc:	6053      	str	r3, [r2, #4]

	RCC->CFGR |= RCC_CFGR_PLLSRC;
 80008de:	4b7d      	ldr	r3, [pc, #500]	; (8000ad4 <main+0x270>)
 80008e0:	685b      	ldr	r3, [r3, #4]
 80008e2:	4a7c      	ldr	r2, [pc, #496]	; (8000ad4 <main+0x270>)
 80008e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008e8:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_PLLXTPRE_HSE;
 80008ea:	4b7a      	ldr	r3, [pc, #488]	; (8000ad4 <main+0x270>)
 80008ec:	4a79      	ldr	r2, [pc, #484]	; (8000ad4 <main+0x270>)
 80008ee:	685b      	ldr	r3, [r3, #4]
 80008f0:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_PLLMULL6;
 80008f2:	4b78      	ldr	r3, [pc, #480]	; (8000ad4 <main+0x270>)
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	4a77      	ldr	r2, [pc, #476]	; (8000ad4 <main+0x270>)
 80008f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80008fc:	6053      	str	r3, [r2, #4]



	RCC->CR |= RCC_CR_PLLON;
 80008fe:	4b75      	ldr	r3, [pc, #468]	; (8000ad4 <main+0x270>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a74      	ldr	r2, [pc, #464]	; (8000ad4 <main+0x270>)
 8000904:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000908:	6013      	str	r3, [r2, #0]
	while (!  (RCC->CR & RCC_CR_PLLRDY)   );
 800090a:	bf00      	nop
 800090c:	4b71      	ldr	r3, [pc, #452]	; (8000ad4 <main+0x270>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000914:	2b00      	cmp	r3, #0
 8000916:	d0f9      	beq.n	800090c <main+0xa8>

	RCC->CFGR &= ~RCC_CFGR_SW;
 8000918:	4b6e      	ldr	r3, [pc, #440]	; (8000ad4 <main+0x270>)
 800091a:	685b      	ldr	r3, [r3, #4]
 800091c:	4a6d      	ldr	r2, [pc, #436]	; (8000ad4 <main+0x270>)
 800091e:	f023 0303 	bic.w	r3, r3, #3
 8000922:	6053      	str	r3, [r2, #4]
	RCC->CFGR |=  RCC_CFGR_SW_PLL;
 8000924:	4b6b      	ldr	r3, [pc, #428]	; (8000ad4 <main+0x270>)
 8000926:	685b      	ldr	r3, [r3, #4]
 8000928:	4a6a      	ldr	r2, [pc, #424]	; (8000ad4 <main+0x270>)
 800092a:	f043 0302 	orr.w	r3, r3, #2
 800092e:	6053      	str	r3, [r2, #4]

	RCC->CFGR |= RCC_CFGR_MCOSEL_PLL_DIV2;
 8000930:	4b68      	ldr	r3, [pc, #416]	; (8000ad4 <main+0x270>)
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	4a67      	ldr	r2, [pc, #412]	; (8000ad4 <main+0x270>)
 8000936:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800093a:	6053      	str	r3, [r2, #4]


	while (  (RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_1   ) ;
 800093c:	bf00      	nop
 800093e:	4b65      	ldr	r3, [pc, #404]	; (8000ad4 <main+0x270>)
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	f003 030c 	and.w	r3, r3, #12
 8000946:	2b08      	cmp	r3, #8
 8000948:	d1f9      	bne.n	800093e <main+0xda>

	// тактирование
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 800094a:	4b62      	ldr	r3, [pc, #392]	; (8000ad4 <main+0x270>)
 800094c:	699b      	ldr	r3, [r3, #24]
 800094e:	4a61      	ldr	r2, [pc, #388]	; (8000ad4 <main+0x270>)
 8000950:	f043 0304 	orr.w	r3, r3, #4
 8000954:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= RCC_APB2ENR_IOPCEN;
 8000956:	4b5f      	ldr	r3, [pc, #380]	; (8000ad4 <main+0x270>)
 8000958:	699b      	ldr	r3, [r3, #24]
 800095a:	4a5e      	ldr	r2, [pc, #376]	; (8000ad4 <main+0x270>)
 800095c:	f043 0310 	orr.w	r3, r3, #16
 8000960:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;
 8000962:	4b5c      	ldr	r3, [pc, #368]	; (8000ad4 <main+0x270>)
 8000964:	699b      	ldr	r3, [r3, #24]
 8000966:	4a5b      	ldr	r2, [pc, #364]	; (8000ad4 <main+0x270>)
 8000968:	f043 0308 	orr.w	r3, r3, #8
 800096c:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
 800096e:	4b59      	ldr	r3, [pc, #356]	; (8000ad4 <main+0x270>)
 8000970:	699b      	ldr	r3, [r3, #24]
 8000972:	4a58      	ldr	r2, [pc, #352]	; (8000ad4 <main+0x270>)
 8000974:	f043 0301 	orr.w	r3, r3, #1
 8000978:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 800097a:	4b56      	ldr	r3, [pc, #344]	; (8000ad4 <main+0x270>)
 800097c:	699b      	ldr	r3, [r3, #24]
 800097e:	4a55      	ldr	r2, [pc, #340]	; (8000ad4 <main+0x270>)
 8000980:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000984:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 8000986:	4b53      	ldr	r3, [pc, #332]	; (8000ad4 <main+0x270>)
 8000988:	699b      	ldr	r3, [r3, #24]
 800098a:	4a52      	ldr	r2, [pc, #328]	; (8000ad4 <main+0x270>)
 800098c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000990:	6193      	str	r3, [r2, #24]
	//RCC->APB1ENR |= RCC_APB1ENR_USART3EN;


	//GPIO
		// 1 Wire pins
	GPIOA->CRH |= GPIO_CRH_MODE13; // output
 8000992:	4b52      	ldr	r3, [pc, #328]	; (8000adc <main+0x278>)
 8000994:	685b      	ldr	r3, [r3, #4]
 8000996:	4a51      	ldr	r2, [pc, #324]	; (8000adc <main+0x278>)
 8000998:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800099c:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= GPIO_CRH_CNF13_0; // open drain
 800099e:	4b4f      	ldr	r3, [pc, #316]	; (8000adc <main+0x278>)
 80009a0:	685b      	ldr	r3, [r3, #4]
 80009a2:	4a4e      	ldr	r2, [pc, #312]	; (8000adc <main+0x278>)
 80009a4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009a8:	6053      	str	r3, [r2, #4]


		// ADC ports
	GPIOA->CRL &= ~GPIO_CRL_MODE0; // PA0   - input
 80009aa:	4b4c      	ldr	r3, [pc, #304]	; (8000adc <main+0x278>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4a4b      	ldr	r2, [pc, #300]	; (8000adc <main+0x278>)
 80009b0:	f023 0303 	bic.w	r3, r3, #3
 80009b4:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &= ~GPIO_CRL_CNF0;  //PA0    - analog mode
 80009b6:	4b49      	ldr	r3, [pc, #292]	; (8000adc <main+0x278>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4a48      	ldr	r2, [pc, #288]	; (8000adc <main+0x278>)
 80009bc:	f023 030c 	bic.w	r3, r3, #12
 80009c0:	6013      	str	r3, [r2, #0]

	GPIOA->CRL &= ~GPIO_CRL_MODE1; // PA1   - input
 80009c2:	4b46      	ldr	r3, [pc, #280]	; (8000adc <main+0x278>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4a45      	ldr	r2, [pc, #276]	; (8000adc <main+0x278>)
 80009c8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80009cc:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &= ~GPIO_CRL_CNF1;  //PA1    - analog mode
 80009ce:	4b43      	ldr	r3, [pc, #268]	; (8000adc <main+0x278>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4a42      	ldr	r2, [pc, #264]	; (8000adc <main+0x278>)
 80009d4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80009d8:	6013      	str	r3, [r2, #0]

	GPIOA->CRL &= ~GPIO_CRL_MODE2; // PA2  - input
 80009da:	4b40      	ldr	r3, [pc, #256]	; (8000adc <main+0x278>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	4a3f      	ldr	r2, [pc, #252]	; (8000adc <main+0x278>)
 80009e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80009e4:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &= ~GPIO_CRL_CNF2;  //PA2    - analog mode
 80009e6:	4b3d      	ldr	r3, [pc, #244]	; (8000adc <main+0x278>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4a3c      	ldr	r2, [pc, #240]	; (8000adc <main+0x278>)
 80009ec:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80009f0:	6013      	str	r3, [r2, #0]

	GPIOA->CRL &= ~GPIO_CRL_MODE3; // PA3   - input
 80009f2:	4b3a      	ldr	r3, [pc, #232]	; (8000adc <main+0x278>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a39      	ldr	r2, [pc, #228]	; (8000adc <main+0x278>)
 80009f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80009fc:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &= ~GPIO_CRL_CNF3;  //PA3    - analog mode
 80009fe:	4b37      	ldr	r3, [pc, #220]	; (8000adc <main+0x278>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4a36      	ldr	r2, [pc, #216]	; (8000adc <main+0x278>)
 8000a04:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000a08:	6013      	str	r3, [r2, #0]



		// UART ports
	GPIOA->CRH |= GPIO_CRH_MODE9; // PA9    - output      TX
 8000a0a:	4b34      	ldr	r3, [pc, #208]	; (8000adc <main+0x278>)
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	4a33      	ldr	r2, [pc, #204]	; (8000adc <main+0x278>)
 8000a10:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8000a14:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= GPIO_CRH_CNF9_1;  //PA9   - GP out PP   TX
 8000a16:	4b31      	ldr	r3, [pc, #196]	; (8000adc <main+0x278>)
 8000a18:	685b      	ldr	r3, [r3, #4]
 8000a1a:	4a30      	ldr	r2, [pc, #192]	; (8000adc <main+0x278>)
 8000a1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a20:	6053      	str	r3, [r2, #4]
	GPIOA->CRH &= ~ GPIO_CRH_MODE10; // PA10  - input                     RX
 8000a22:	4b2e      	ldr	r3, [pc, #184]	; (8000adc <main+0x278>)
 8000a24:	685b      	ldr	r3, [r3, #4]
 8000a26:	4a2d      	ldr	r2, [pc, #180]	; (8000adc <main+0x278>)
 8000a28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000a2c:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= GPIO_CRH_CNF10_0;  //PA10  - Alternative input float   RX
 8000a2e:	4b2b      	ldr	r3, [pc, #172]	; (8000adc <main+0x278>)
 8000a30:	685b      	ldr	r3, [r3, #4]
 8000a32:	4a2a      	ldr	r2, [pc, #168]	; (8000adc <main+0x278>)
 8000a34:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a38:	6053      	str	r3, [r2, #4]



	//UART INIT

	USART1->BRR =  0x1A1; // 417   -- 115200 48MHz
 8000a3a:	4b29      	ldr	r3, [pc, #164]	; (8000ae0 <main+0x27c>)
 8000a3c:	f240 12a1 	movw	r2, #417	; 0x1a1
 8000a40:	609a      	str	r2, [r3, #8]

	USART1->CR1 |= USART_CR1_UE;
 8000a42:	4b27      	ldr	r3, [pc, #156]	; (8000ae0 <main+0x27c>)
 8000a44:	68db      	ldr	r3, [r3, #12]
 8000a46:	4a26      	ldr	r2, [pc, #152]	; (8000ae0 <main+0x27c>)
 8000a48:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000a4c:	60d3      	str	r3, [r2, #12]
	USART1->CR1 |= USART_CR1_TE;
 8000a4e:	4b24      	ldr	r3, [pc, #144]	; (8000ae0 <main+0x27c>)
 8000a50:	68db      	ldr	r3, [r3, #12]
 8000a52:	4a23      	ldr	r2, [pc, #140]	; (8000ae0 <main+0x27c>)
 8000a54:	f043 0308 	orr.w	r3, r3, #8
 8000a58:	60d3      	str	r3, [r2, #12]
	USART1->CR1 |= USART_CR1_RE;
 8000a5a:	4b21      	ldr	r3, [pc, #132]	; (8000ae0 <main+0x27c>)
 8000a5c:	68db      	ldr	r3, [r3, #12]
 8000a5e:	4a20      	ldr	r2, [pc, #128]	; (8000ae0 <main+0x27c>)
 8000a60:	f043 0304 	orr.w	r3, r3, #4
 8000a64:	60d3      	str	r3, [r2, #12]
	USART1->CR1 |= USART_CR1_RXNEIE;
 8000a66:	4b1e      	ldr	r3, [pc, #120]	; (8000ae0 <main+0x27c>)
 8000a68:	68db      	ldr	r3, [r3, #12]
 8000a6a:	4a1d      	ldr	r2, [pc, #116]	; (8000ae0 <main+0x27c>)
 8000a6c:	f043 0320 	orr.w	r3, r3, #32
 8000a70:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(USART1_IRQn);
 8000a72:	2025      	movs	r0, #37	; 0x25
 8000a74:	f7ff feda 	bl	800082c <__NVIC_EnableIRQ>


	//ADC


	ADC1->CR2 |= ADC_CR2_CONT;
 8000a78:	4b1a      	ldr	r3, [pc, #104]	; (8000ae4 <main+0x280>)
 8000a7a:	689b      	ldr	r3, [r3, #8]
 8000a7c:	4a19      	ldr	r2, [pc, #100]	; (8000ae4 <main+0x280>)
 8000a7e:	f043 0302 	orr.w	r3, r3, #2
 8000a82:	6093      	str	r3, [r2, #8]
	//ADC1->CR2 &= ~ADC_CR2_CONT;



	ADC1->CR2 |= ADC_CR2_EXTSEL;
 8000a84:	4b17      	ldr	r3, [pc, #92]	; (8000ae4 <main+0x280>)
 8000a86:	689b      	ldr	r3, [r3, #8]
 8000a88:	4a16      	ldr	r2, [pc, #88]	; (8000ae4 <main+0x280>)
 8000a8a:	f443 2360 	orr.w	r3, r3, #917504	; 0xe0000
 8000a8e:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_EXTTRIG;
 8000a90:	4b14      	ldr	r3, [pc, #80]	; (8000ae4 <main+0x280>)
 8000a92:	689b      	ldr	r3, [r3, #8]
 8000a94:	4a13      	ldr	r2, [pc, #76]	; (8000ae4 <main+0x280>)
 8000a96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000a9a:	6093      	str	r3, [r2, #8]

	ADC1->SQR1 &= ~ADC_SQR1_L;
 8000a9c:	4b11      	ldr	r3, [pc, #68]	; (8000ae4 <main+0x280>)
 8000a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aa0:	4a10      	ldr	r2, [pc, #64]	; (8000ae4 <main+0x280>)
 8000aa2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000aa6:	62d3      	str	r3, [r2, #44]	; 0x2c

	ADC1->SQR1 |= ADC_SQR1_L_0;  /// 2
 8000aa8:	4b0e      	ldr	r3, [pc, #56]	; (8000ae4 <main+0x280>)
 8000aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aac:	4a0d      	ldr	r2, [pc, #52]	; (8000ae4 <main+0x280>)
 8000aae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000ab2:	62d3      	str	r3, [r2, #44]	; 0x2c



	ADC1->SMPR2 &= ~ADC_SMPR2_SMP0; //  0 канал  сэмплирование  циклов
 8000ab4:	4b0b      	ldr	r3, [pc, #44]	; (8000ae4 <main+0x280>)
 8000ab6:	691b      	ldr	r3, [r3, #16]
 8000ab8:	4a0a      	ldr	r2, [pc, #40]	; (8000ae4 <main+0x280>)
 8000aba:	f023 0307 	bic.w	r3, r3, #7
 8000abe:	6113      	str	r3, [r2, #16]
	ADC1->SMPR2 &= ~ADC_SMPR2_SMP1; //  1 канал  сэмплирование  циклов
 8000ac0:	4b08      	ldr	r3, [pc, #32]	; (8000ae4 <main+0x280>)
 8000ac2:	691b      	ldr	r3, [r3, #16]
 8000ac4:	4a07      	ldr	r2, [pc, #28]	; (8000ae4 <main+0x280>)
 8000ac6:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8000aca:	6113      	str	r3, [r2, #16]



	ADC1->SMPR2 |= ADC_SMPR2_SMP0 ;
 8000acc:	4b05      	ldr	r3, [pc, #20]	; (8000ae4 <main+0x280>)
 8000ace:	691b      	ldr	r3, [r3, #16]
 8000ad0:	e00a      	b.n	8000ae8 <main+0x284>
 8000ad2:	bf00      	nop
 8000ad4:	40021000 	.word	0x40021000
 8000ad8:	40022000 	.word	0x40022000
 8000adc:	40010800 	.word	0x40010800
 8000ae0:	40013800 	.word	0x40013800
 8000ae4:	40012400 	.word	0x40012400
 8000ae8:	4a7b      	ldr	r2, [pc, #492]	; (8000cd8 <main+0x474>)
 8000aea:	f043 0307 	orr.w	r3, r3, #7
 8000aee:	6113      	str	r3, [r2, #16]
	ADC1->SMPR2 |= ADC_SMPR2_SMP1 ;
 8000af0:	4b79      	ldr	r3, [pc, #484]	; (8000cd8 <main+0x474>)
 8000af2:	691b      	ldr	r3, [r3, #16]
 8000af4:	4a78      	ldr	r2, [pc, #480]	; (8000cd8 <main+0x474>)
 8000af6:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8000afa:	6113      	str	r3, [r2, #16]




	ADC1->SQR3 &= ~ADC_SQR3_SQ1;  //PA0
 8000afc:	4b76      	ldr	r3, [pc, #472]	; (8000cd8 <main+0x474>)
 8000afe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b00:	4a75      	ldr	r2, [pc, #468]	; (8000cd8 <main+0x474>)
 8000b02:	f023 031f 	bic.w	r3, r3, #31
 8000b06:	6353      	str	r3, [r2, #52]	; 0x34
	ADC1->SQR3 |= ADC_SQR3_SQ2_0;
 8000b08:	4b73      	ldr	r3, [pc, #460]	; (8000cd8 <main+0x474>)
 8000b0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b0c:	4a72      	ldr	r2, [pc, #456]	; (8000cd8 <main+0x474>)
 8000b0e:	f043 0320 	orr.w	r3, r3, #32
 8000b12:	6353      	str	r3, [r2, #52]	; 0x34





	ADC1->CR1 |= ADC_CR1_SCAN;
 8000b14:	4b70      	ldr	r3, [pc, #448]	; (8000cd8 <main+0x474>)
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	4a6f      	ldr	r2, [pc, #444]	; (8000cd8 <main+0x474>)
 8000b1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b1e:	6053      	str	r3, [r2, #4]

	ADC1->CR2 |= ADC_CR2_ADON;
 8000b20:	4b6d      	ldr	r3, [pc, #436]	; (8000cd8 <main+0x474>)
 8000b22:	689b      	ldr	r3, [r3, #8]
 8000b24:	4a6c      	ldr	r2, [pc, #432]	; (8000cd8 <main+0x474>)
 8000b26:	f043 0301 	orr.w	r3, r3, #1
 8000b2a:	6093      	str	r3, [r2, #8]

	ADC1->CR2 |= ADC_CR2_RSTCAL;
 8000b2c:	4b6a      	ldr	r3, [pc, #424]	; (8000cd8 <main+0x474>)
 8000b2e:	689b      	ldr	r3, [r3, #8]
 8000b30:	4a69      	ldr	r2, [pc, #420]	; (8000cd8 <main+0x474>)
 8000b32:	f043 0308 	orr.w	r3, r3, #8
 8000b36:	6093      	str	r3, [r2, #8]
	while ((ADC1->CR2 & ADC_CR2_RSTCAL) == ADC_CR2_RSTCAL);
 8000b38:	bf00      	nop
 8000b3a:	4b67      	ldr	r3, [pc, #412]	; (8000cd8 <main+0x474>)
 8000b3c:	689b      	ldr	r3, [r3, #8]
 8000b3e:	f003 0308 	and.w	r3, r3, #8
 8000b42:	2b08      	cmp	r3, #8
 8000b44:	d0f9      	beq.n	8000b3a <main+0x2d6>
	ADC1->CR2 |= ADC_CR2_CAL;
 8000b46:	4b64      	ldr	r3, [pc, #400]	; (8000cd8 <main+0x474>)
 8000b48:	689b      	ldr	r3, [r3, #8]
 8000b4a:	4a63      	ldr	r2, [pc, #396]	; (8000cd8 <main+0x474>)
 8000b4c:	f043 0304 	orr.w	r3, r3, #4
 8000b50:	6093      	str	r3, [r2, #8]
	while ((ADC1->CR2 & ADC_CR2_RSTCAL) == ADC_CR2_CAL); // пока там 1 идет калибровка по окончанию идет сброс бита
 8000b52:	bf00      	nop
 8000b54:	4b60      	ldr	r3, [pc, #384]	; (8000cd8 <main+0x474>)
 8000b56:	689b      	ldr	r3, [r3, #8]


	//--------------------------------------------------------------------------------
	//     DMA   ADC1

	RCC->AHBENR |= RCC_AHBENR_DMA1EN;
 8000b58:	4b60      	ldr	r3, [pc, #384]	; (8000cdc <main+0x478>)
 8000b5a:	695b      	ldr	r3, [r3, #20]
 8000b5c:	4a5f      	ldr	r2, [pc, #380]	; (8000cdc <main+0x478>)
 8000b5e:	f043 0301 	orr.w	r3, r3, #1
 8000b62:	6153      	str	r3, [r2, #20]
	DMA1_Channel1->CPAR = (uint32_t) &ADC1->DR;
 8000b64:	4b5e      	ldr	r3, [pc, #376]	; (8000ce0 <main+0x47c>)
 8000b66:	4a5f      	ldr	r2, [pc, #380]	; (8000ce4 <main+0x480>)
 8000b68:	609a      	str	r2, [r3, #8]
	DMA1_Channel1->CMAR = (uint32_t) &valueADC[0];
 8000b6a:	4b5d      	ldr	r3, [pc, #372]	; (8000ce0 <main+0x47c>)
 8000b6c:	4a5e      	ldr	r2, [pc, #376]	; (8000ce8 <main+0x484>)
 8000b6e:	60da      	str	r2, [r3, #12]
	DMA1_Channel1->CNDTR = 2;
 8000b70:	4b5b      	ldr	r3, [pc, #364]	; (8000ce0 <main+0x47c>)
 8000b72:	2202      	movs	r2, #2
 8000b74:	605a      	str	r2, [r3, #4]

	DMA1_Channel1->CCR |= DMA_CCR_MSIZE_0;
 8000b76:	4b5a      	ldr	r3, [pc, #360]	; (8000ce0 <main+0x47c>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4a59      	ldr	r2, [pc, #356]	; (8000ce0 <main+0x47c>)
 8000b7c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b80:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR |= DMA_CCR_PSIZE_0;
 8000b82:	4b57      	ldr	r3, [pc, #348]	; (8000ce0 <main+0x47c>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	4a56      	ldr	r2, [pc, #344]	; (8000ce0 <main+0x47c>)
 8000b88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b8c:	6013      	str	r3, [r2, #0]

	DMA1_Channel1->CCR &= ~DMA_CCR_PINC;
 8000b8e:	4b54      	ldr	r3, [pc, #336]	; (8000ce0 <main+0x47c>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a53      	ldr	r2, [pc, #332]	; (8000ce0 <main+0x47c>)
 8000b94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000b98:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR |= DMA_CCR_MINC;
 8000b9a:	4b51      	ldr	r3, [pc, #324]	; (8000ce0 <main+0x47c>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a50      	ldr	r2, [pc, #320]	; (8000ce0 <main+0x47c>)
 8000ba0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ba4:	6013      	str	r3, [r2, #0]

	DMA1_Channel1->CCR |= DMA_CCR_CIRC;
 8000ba6:	4b4e      	ldr	r3, [pc, #312]	; (8000ce0 <main+0x47c>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4a4d      	ldr	r2, [pc, #308]	; (8000ce0 <main+0x47c>)
 8000bac:	f043 0320 	orr.w	r3, r3, #32
 8000bb0:	6013      	str	r3, [r2, #0]
	//DMA1_Channel1->CCR &= ~DMA_CCR_CIRC;

	DMA1_Channel1->CCR &= ~DMA_CCR_DIR;
 8000bb2:	4b4b      	ldr	r3, [pc, #300]	; (8000ce0 <main+0x47c>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4a4a      	ldr	r2, [pc, #296]	; (8000ce0 <main+0x47c>)
 8000bb8:	f023 0310 	bic.w	r3, r3, #16
 8000bbc:	6013      	str	r3, [r2, #0]

	DMA1_Channel1->CCR |= DMA_CCR_EN;
 8000bbe:	4b48      	ldr	r3, [pc, #288]	; (8000ce0 <main+0x47c>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4a47      	ldr	r2, [pc, #284]	; (8000ce0 <main+0x47c>)
 8000bc4:	f043 0301 	orr.w	r3, r3, #1
 8000bc8:	6013      	str	r3, [r2, #0]

	ADC1->CR2 |= ADC_CR2_DMA;
 8000bca:	4b43      	ldr	r3, [pc, #268]	; (8000cd8 <main+0x474>)
 8000bcc:	689b      	ldr	r3, [r3, #8]
 8000bce:	4a42      	ldr	r2, [pc, #264]	; (8000cd8 <main+0x474>)
 8000bd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bd4:	6093      	str	r3, [r2, #8]



	GPIOC->CRH |= GPIO_CRH_MODE13; // PC13   - output
 8000bd6:	4b45      	ldr	r3, [pc, #276]	; (8000cec <main+0x488>)
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	4a44      	ldr	r2, [pc, #272]	; (8000cec <main+0x488>)
 8000bdc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8000be0:	6053      	str	r3, [r2, #4]
	GPIOC->CRH &= ~GPIO_CRH_CNF13;  //PC13   - GP out PP
 8000be2:	4b42      	ldr	r3, [pc, #264]	; (8000cec <main+0x488>)
 8000be4:	685b      	ldr	r3, [r3, #4]
 8000be6:	4a41      	ldr	r2, [pc, #260]	; (8000cec <main+0x488>)
 8000be8:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8000bec:	6053      	str	r3, [r2, #4]
	uint16_t raw_temper;
	//float temper;
	char c;
	char strbuffer[50];

	port_init();
 8000bee:	f7ff fce1 	bl	80005b4 <port_init>
	status = ds18b20_init(SKIP_ROM);
 8000bf2:	2000      	movs	r0, #0
 8000bf4:	f7ff fdb8 	bl	8000768 <ds18b20_init>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	sprintf(strbuffer,"Init Status: %d\r\n",status);
 8000bfe:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8000c02:	463b      	mov	r3, r7
 8000c04:	493a      	ldr	r1, [pc, #232]	; (8000cf0 <main+0x48c>)
 8000c06:	4618      	mov	r0, r3
 8000c08:	f000 f9de 	bl	8000fc8 <siprintf>
	USART1SendStr(strbuffer);
 8000c0c:	463b      	mov	r3, r7
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f000 f8de 	bl	8000dd0 <USART1SendStr>
	ds18b20_MeasureTemperCmd(SKIP_ROM, 0);
 8000c14:	2100      	movs	r1, #0
 8000c16:	2000      	movs	r0, #0
 8000c18:	f7ff fdc9 	bl	80007ae <ds18b20_MeasureTemperCmd>
	delay(100);
 8000c1c:	2064      	movs	r0, #100	; 0x64
 8000c1e:	f000 f875 	bl	8000d0c <delay>
	while (1){

		ds18b20_MeasureTemperCmd(SKIP_ROM, 0);
 8000c22:	2100      	movs	r1, #0
 8000c24:	2000      	movs	r0, #0
 8000c26:	f7ff fdc2 	bl	80007ae <ds18b20_MeasureTemperCmd>

		ADC1->CR2 |= ADC_CR2_SWSTART; // start
 8000c2a:	4b2b      	ldr	r3, [pc, #172]	; (8000cd8 <main+0x474>)
 8000c2c:	689b      	ldr	r3, [r3, #8]
 8000c2e:	4a2a      	ldr	r2, [pc, #168]	; (8000cd8 <main+0x474>)
 8000c30:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c34:	6093      	str	r3, [r2, #8]
		while (  (DMA1->ISR & DMA_ISR_TCIF1) == 0  );
 8000c36:	bf00      	nop
 8000c38:	4b2e      	ldr	r3, [pc, #184]	; (8000cf4 <main+0x490>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f003 0302 	and.w	r3, r3, #2
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d0f9      	beq.n	8000c38 <main+0x3d4>
		sprintf(strbuffer, "%u",valueADC[0]);
 8000c44:	4b28      	ldr	r3, [pc, #160]	; (8000ce8 <main+0x484>)
 8000c46:	881b      	ldrh	r3, [r3, #0]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	463b      	mov	r3, r7
 8000c4c:	492a      	ldr	r1, [pc, #168]	; (8000cf8 <main+0x494>)
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f000 f9ba 	bl	8000fc8 <siprintf>
		USART1SendStr("BatLevel=   ");USART1SendStr(strbuffer);USART1SendStr("\r\n");
 8000c54:	4829      	ldr	r0, [pc, #164]	; (8000cfc <main+0x498>)
 8000c56:	f000 f8bb 	bl	8000dd0 <USART1SendStr>
 8000c5a:	463b      	mov	r3, r7
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f000 f8b7 	bl	8000dd0 <USART1SendStr>
 8000c62:	4827      	ldr	r0, [pc, #156]	; (8000d00 <main+0x49c>)
 8000c64:	f000 f8b4 	bl	8000dd0 <USART1SendStr>
		sprintf(strbuffer, "%u",valueADC[1]);
 8000c68:	4b1f      	ldr	r3, [pc, #124]	; (8000ce8 <main+0x484>)
 8000c6a:	885b      	ldrh	r3, [r3, #2]
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	463b      	mov	r3, r7
 8000c70:	4921      	ldr	r1, [pc, #132]	; (8000cf8 <main+0x494>)
 8000c72:	4618      	mov	r0, r3
 8000c74:	f000 f9a8 	bl	8000fc8 <siprintf>
		USART1SendStr("NoiseLevel= ");USART1SendStr(strbuffer);USART1SendStr("\r\n");
 8000c78:	4822      	ldr	r0, [pc, #136]	; (8000d04 <main+0x4a0>)
 8000c7a:	f000 f8a9 	bl	8000dd0 <USART1SendStr>
 8000c7e:	463b      	mov	r3, r7
 8000c80:	4618      	mov	r0, r3
 8000c82:	f000 f8a5 	bl	8000dd0 <USART1SendStr>
 8000c86:	481e      	ldr	r0, [pc, #120]	; (8000d00 <main+0x49c>)
 8000c88:	f000 f8a2 	bl	8000dd0 <USART1SendStr>



		delay(20);
 8000c8c:	2014      	movs	r0, #20
 8000c8e:	f000 f83d 	bl	8000d0c <delay>


		ds18b20_ReadStratcpad(SKIP_ROM, dt, 0);
 8000c92:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000c96:	2200      	movs	r2, #0
 8000c98:	4619      	mov	r1, r3
 8000c9a:	2000      	movs	r0, #0
 8000c9c:	f7ff fd9e 	bl	80007dc <ds18b20_ReadStratcpad>
		raw_temper = ((uint16_t)dt[1]<<8)|dt[0];
 8000ca0:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000ca4:	021b      	lsls	r3, r3, #8
 8000ca6:	b21a      	sxth	r2, r3
 8000ca8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000cac:	b21b      	sxth	r3, r3
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	b21b      	sxth	r3, r3
 8000cb2:	87bb      	strh	r3, [r7, #60]	; 0x3c
		sprintf(strbuffer, "%u",raw_temper);
 8000cb4:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8000cb6:	463b      	mov	r3, r7
 8000cb8:	490f      	ldr	r1, [pc, #60]	; (8000cf8 <main+0x494>)
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f000 f984 	bl	8000fc8 <siprintf>
		USART1SendStr("Temp1=      ");USART1SendStr(strbuffer);USART1SendStr("\r\n");
 8000cc0:	4811      	ldr	r0, [pc, #68]	; (8000d08 <main+0x4a4>)
 8000cc2:	f000 f885 	bl	8000dd0 <USART1SendStr>
 8000cc6:	463b      	mov	r3, r7
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f000 f881 	bl	8000dd0 <USART1SendStr>
 8000cce:	480c      	ldr	r0, [pc, #48]	; (8000d00 <main+0x49c>)
 8000cd0:	f000 f87e 	bl	8000dd0 <USART1SendStr>
		ds18b20_MeasureTemperCmd(SKIP_ROM, 0);
 8000cd4:	e7a5      	b.n	8000c22 <main+0x3be>
 8000cd6:	bf00      	nop
 8000cd8:	40012400 	.word	0x40012400
 8000cdc:	40021000 	.word	0x40021000
 8000ce0:	40020008 	.word	0x40020008
 8000ce4:	4001244c 	.word	0x4001244c
 8000ce8:	20000140 	.word	0x20000140
 8000cec:	40011000 	.word	0x40011000
 8000cf0:	080017f0 	.word	0x080017f0
 8000cf4:	40020000 	.word	0x40020000
 8000cf8:	08001804 	.word	0x08001804
 8000cfc:	08001808 	.word	0x08001808
 8000d00:	08001818 	.word	0x08001818
 8000d04:	0800181c 	.word	0x0800181c
 8000d08:	0800182c 	.word	0x0800182c

08000d0c <delay>:
	}


}

void delay(int milisec){
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
	milisec*= (SystemCoreClock/1000);
 8000d14:	4b0a      	ldr	r3, [pc, #40]	; (8000d40 <delay+0x34>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a0a      	ldr	r2, [pc, #40]	; (8000d44 <delay+0x38>)
 8000d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8000d1e:	099b      	lsrs	r3, r3, #6
 8000d20:	687a      	ldr	r2, [r7, #4]
 8000d22:	fb02 f303 	mul.w	r3, r2, r3
 8000d26:	607b      	str	r3, [r7, #4]
	while(milisec--) __asm__("nop");
 8000d28:	e000      	b.n	8000d2c <delay+0x20>
 8000d2a:	bf00      	nop
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	1e5a      	subs	r2, r3, #1
 8000d30:	607a      	str	r2, [r7, #4]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d1f9      	bne.n	8000d2a <delay+0x1e>
}
 8000d36:	bf00      	nop
 8000d38:	370c      	adds	r7, #12
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bc80      	pop	{r7}
 8000d3e:	4770      	bx	lr
 8000d40:	20000004 	.word	0x20000004
 8000d44:	10624dd3 	.word	0x10624dd3

08000d48 <USART1_IRQHandler>:

//=================================================================================
void USART1_IRQHandler (void ){
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
	uint8_t commandBuffer;
	char data;
	char str[] = "";
 8000d4e:	2300      	movs	r3, #0
 8000d50:	713b      	strb	r3, [r7, #4]
	uint8_t i=0;
 8000d52:	2300      	movs	r3, #0
 8000d54:	71fb      	strb	r3, [r7, #7]
	if (USART1->SR & USART_SR_RXNE){
 8000d56:	4b12      	ldr	r3, [pc, #72]	; (8000da0 <USART1_IRQHandler+0x58>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f003 0320 	and.w	r3, r3, #32
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d019      	beq.n	8000d96 <USART1_IRQHandler+0x4e>
		USART1->SR &= ~USART_SR_RXNE;
 8000d62:	4b0f      	ldr	r3, [pc, #60]	; (8000da0 <USART1_IRQHandler+0x58>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a0e      	ldr	r2, [pc, #56]	; (8000da0 <USART1_IRQHandler+0x58>)
 8000d68:	f023 0320 	bic.w	r3, r3, #32
 8000d6c:	6013      	str	r3, [r2, #0]

		data=USART1->DR;
 8000d6e:	4b0c      	ldr	r3, [pc, #48]	; (8000da0 <USART1_IRQHandler+0x58>)
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	71bb      	strb	r3, [r7, #6]

		if (data==0){
 8000d74:	79bb      	ldrb	r3, [r7, #6]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d104      	bne.n	8000d84 <USART1_IRQHandler+0x3c>
			i=0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	71fb      	strb	r3, [r7, #7]
			commandBuffer = 0xFF;
 8000d7e:	23ff      	movs	r3, #255	; 0xff
 8000d80:	717b      	strb	r3, [r7, #5]
		else {
			str[i++]=data;
		}
	}

}
 8000d82:	e008      	b.n	8000d96 <USART1_IRQHandler+0x4e>
			str[i++]=data;
 8000d84:	79fb      	ldrb	r3, [r7, #7]
 8000d86:	1c5a      	adds	r2, r3, #1
 8000d88:	71fa      	strb	r2, [r7, #7]
 8000d8a:	f107 0208 	add.w	r2, r7, #8
 8000d8e:	4413      	add	r3, r2
 8000d90:	79ba      	ldrb	r2, [r7, #6]
 8000d92:	f803 2c04 	strb.w	r2, [r3, #-4]
}
 8000d96:	bf00      	nop
 8000d98:	370c      	adds	r7, #12
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bc80      	pop	{r7}
 8000d9e:	4770      	bx	lr
 8000da0:	40013800 	.word	0x40013800

08000da4 <USART1SendChar>:
void USART1SendByte(uint8_t b){
	while (! (USART1->SR & USART_SR_TC));
	USART1->DR = b;

}
void USART1SendChar(char symb){
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	4603      	mov	r3, r0
 8000dac:	71fb      	strb	r3, [r7, #7]
	while (! (USART1->SR & USART_SR_TC));
 8000dae:	bf00      	nop
 8000db0:	4b06      	ldr	r3, [pc, #24]	; (8000dcc <USART1SendChar+0x28>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d0f9      	beq.n	8000db0 <USART1SendChar+0xc>
	USART1->DR = symb;
 8000dbc:	4a03      	ldr	r2, [pc, #12]	; (8000dcc <USART1SendChar+0x28>)
 8000dbe:	79fb      	ldrb	r3, [r7, #7]
 8000dc0:	6053      	str	r3, [r2, #4]

}
 8000dc2:	bf00      	nop
 8000dc4:	370c      	adds	r7, #12
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bc80      	pop	{r7}
 8000dca:	4770      	bx	lr
 8000dcc:	40013800 	.word	0x40013800

08000dd0 <USART1SendStr>:
void USART1SendStr(char* str){
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
	uint8_t i=0;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	73fb      	strb	r3, [r7, #15]
	while (str[i]){
 8000ddc:	e009      	b.n	8000df2 <USART1SendStr+0x22>
		USART1SendChar(str[i++]);
 8000dde:	7bfb      	ldrb	r3, [r7, #15]
 8000de0:	1c5a      	adds	r2, r3, #1
 8000de2:	73fa      	strb	r2, [r7, #15]
 8000de4:	461a      	mov	r2, r3
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4413      	add	r3, r2
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	4618      	mov	r0, r3
 8000dee:	f7ff ffd9 	bl	8000da4 <USART1SendChar>
	while (str[i]){
 8000df2:	7bfb      	ldrb	r3, [r7, #15]
 8000df4:	687a      	ldr	r2, [r7, #4]
 8000df6:	4413      	add	r3, r2
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d1ef      	bne.n	8000dde <USART1SendStr+0xe>
	}

}
 8000dfe:	bf00      	nop
 8000e00:	3710      	adds	r7, #16
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}

08000e06 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e06:	b480      	push	{r7}
 8000e08:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000e0a:	bf00      	nop
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bc80      	pop	{r7}
 8000e10:	4770      	bx	lr

08000e12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e12:	b480      	push	{r7}
 8000e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e16:	e7fe      	b.n	8000e16 <HardFault_Handler+0x4>

08000e18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e1c:	e7fe      	b.n	8000e1c <MemManage_Handler+0x4>

08000e1e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e1e:	b480      	push	{r7}
 8000e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e22:	e7fe      	b.n	8000e22 <BusFault_Handler+0x4>

08000e24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e28:	e7fe      	b.n	8000e28 <UsageFault_Handler+0x4>

08000e2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e2e:	bf00      	nop
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bc80      	pop	{r7}
 8000e34:	4770      	bx	lr

08000e36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e36:	b580      	push	{r7, lr}
 8000e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e3a:	f7ff f989 	bl	8000150 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000e3e:	f7ff fb1f 	bl	8000480 <xTaskGetSchedulerState>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d001      	beq.n	8000e4c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000e48:	f7ff fb76 	bl	8000538 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e4c:	bf00      	nop
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000e58:	4b11      	ldr	r3, [pc, #68]	; (8000ea0 <_sbrk+0x50>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d102      	bne.n	8000e66 <_sbrk+0x16>
		heap_end = &end;
 8000e60:	4b0f      	ldr	r3, [pc, #60]	; (8000ea0 <_sbrk+0x50>)
 8000e62:	4a10      	ldr	r2, [pc, #64]	; (8000ea4 <_sbrk+0x54>)
 8000e64:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000e66:	4b0e      	ldr	r3, [pc, #56]	; (8000ea0 <_sbrk+0x50>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000e6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ea0 <_sbrk+0x50>)
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	4413      	add	r3, r2
 8000e74:	466a      	mov	r2, sp
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d907      	bls.n	8000e8a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000e7a:	f000 f86f 	bl	8000f5c <__errno>
 8000e7e:	4602      	mov	r2, r0
 8000e80:	230c      	movs	r3, #12
 8000e82:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000e84:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e88:	e006      	b.n	8000e98 <_sbrk+0x48>
	}

	heap_end += incr;
 8000e8a:	4b05      	ldr	r3, [pc, #20]	; (8000ea0 <_sbrk+0x50>)
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4413      	add	r3, r2
 8000e92:	4a03      	ldr	r2, [pc, #12]	; (8000ea0 <_sbrk+0x50>)
 8000e94:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000e96:	68fb      	ldr	r3, [r7, #12]
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3710      	adds	r7, #16
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20000144 	.word	0x20000144
 8000ea4:	20000158 	.word	0x20000158

08000ea8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000eac:	4b15      	ldr	r3, [pc, #84]	; (8000f04 <SystemInit+0x5c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a14      	ldr	r2, [pc, #80]	; (8000f04 <SystemInit+0x5c>)
 8000eb2:	f043 0301 	orr.w	r3, r3, #1
 8000eb6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000eb8:	4b12      	ldr	r3, [pc, #72]	; (8000f04 <SystemInit+0x5c>)
 8000eba:	685a      	ldr	r2, [r3, #4]
 8000ebc:	4911      	ldr	r1, [pc, #68]	; (8000f04 <SystemInit+0x5c>)
 8000ebe:	4b12      	ldr	r3, [pc, #72]	; (8000f08 <SystemInit+0x60>)
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000ec4:	4b0f      	ldr	r3, [pc, #60]	; (8000f04 <SystemInit+0x5c>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a0e      	ldr	r2, [pc, #56]	; (8000f04 <SystemInit+0x5c>)
 8000eca:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000ece:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ed2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ed4:	4b0b      	ldr	r3, [pc, #44]	; (8000f04 <SystemInit+0x5c>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a0a      	ldr	r2, [pc, #40]	; (8000f04 <SystemInit+0x5c>)
 8000eda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ede:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000ee0:	4b08      	ldr	r3, [pc, #32]	; (8000f04 <SystemInit+0x5c>)
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	4a07      	ldr	r2, [pc, #28]	; (8000f04 <SystemInit+0x5c>)
 8000ee6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000eea:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000eec:	4b05      	ldr	r3, [pc, #20]	; (8000f04 <SystemInit+0x5c>)
 8000eee:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000ef2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000ef4:	4b05      	ldr	r3, [pc, #20]	; (8000f0c <SystemInit+0x64>)
 8000ef6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000efa:	609a      	str	r2, [r3, #8]
#endif 
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bc80      	pop	{r7}
 8000f02:	4770      	bx	lr
 8000f04:	40021000 	.word	0x40021000
 8000f08:	f8ff0000 	.word	0xf8ff0000
 8000f0c:	e000ed00 	.word	0xe000ed00

08000f10 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000f10:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000f12:	e003      	b.n	8000f1c <LoopCopyDataInit>

08000f14 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000f14:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000f16:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000f18:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000f1a:	3104      	adds	r1, #4

08000f1c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000f1c:	480a      	ldr	r0, [pc, #40]	; (8000f48 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000f1e:	4b0b      	ldr	r3, [pc, #44]	; (8000f4c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000f20:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000f22:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000f24:	d3f6      	bcc.n	8000f14 <CopyDataInit>
  ldr r2, =_sbss
 8000f26:	4a0a      	ldr	r2, [pc, #40]	; (8000f50 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000f28:	e002      	b.n	8000f30 <LoopFillZerobss>

08000f2a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000f2a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000f2c:	f842 3b04 	str.w	r3, [r2], #4

08000f30 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000f30:	4b08      	ldr	r3, [pc, #32]	; (8000f54 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000f32:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000f34:	d3f9      	bcc.n	8000f2a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f36:	f7ff ffb7 	bl	8000ea8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f3a:	f000 f815 	bl	8000f68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f3e:	f7ff fc91 	bl	8000864 <main>
  bx lr
 8000f42:	4770      	bx	lr
  ldr r3, =_sidata
 8000f44:	08001874 	.word	0x08001874
  ldr r0, =_sdata
 8000f48:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000f4c:	2000006c 	.word	0x2000006c
  ldr r2, =_sbss
 8000f50:	2000006c 	.word	0x2000006c
  ldr r3, = _ebss
 8000f54:	20000158 	.word	0x20000158

08000f58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f58:	e7fe      	b.n	8000f58 <ADC1_2_IRQHandler>
	...

08000f5c <__errno>:
 8000f5c:	4b01      	ldr	r3, [pc, #4]	; (8000f64 <__errno+0x8>)
 8000f5e:	6818      	ldr	r0, [r3, #0]
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	20000008 	.word	0x20000008

08000f68 <__libc_init_array>:
 8000f68:	b570      	push	{r4, r5, r6, lr}
 8000f6a:	2500      	movs	r5, #0
 8000f6c:	4e0c      	ldr	r6, [pc, #48]	; (8000fa0 <__libc_init_array+0x38>)
 8000f6e:	4c0d      	ldr	r4, [pc, #52]	; (8000fa4 <__libc_init_array+0x3c>)
 8000f70:	1ba4      	subs	r4, r4, r6
 8000f72:	10a4      	asrs	r4, r4, #2
 8000f74:	42a5      	cmp	r5, r4
 8000f76:	d109      	bne.n	8000f8c <__libc_init_array+0x24>
 8000f78:	f000 fc2e 	bl	80017d8 <_init>
 8000f7c:	2500      	movs	r5, #0
 8000f7e:	4e0a      	ldr	r6, [pc, #40]	; (8000fa8 <__libc_init_array+0x40>)
 8000f80:	4c0a      	ldr	r4, [pc, #40]	; (8000fac <__libc_init_array+0x44>)
 8000f82:	1ba4      	subs	r4, r4, r6
 8000f84:	10a4      	asrs	r4, r4, #2
 8000f86:	42a5      	cmp	r5, r4
 8000f88:	d105      	bne.n	8000f96 <__libc_init_array+0x2e>
 8000f8a:	bd70      	pop	{r4, r5, r6, pc}
 8000f8c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000f90:	4798      	blx	r3
 8000f92:	3501      	adds	r5, #1
 8000f94:	e7ee      	b.n	8000f74 <__libc_init_array+0xc>
 8000f96:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000f9a:	4798      	blx	r3
 8000f9c:	3501      	adds	r5, #1
 8000f9e:	e7f2      	b.n	8000f86 <__libc_init_array+0x1e>
 8000fa0:	0800186c 	.word	0x0800186c
 8000fa4:	0800186c 	.word	0x0800186c
 8000fa8:	0800186c 	.word	0x0800186c
 8000fac:	08001870 	.word	0x08001870

08000fb0 <memcpy>:
 8000fb0:	b510      	push	{r4, lr}
 8000fb2:	1e43      	subs	r3, r0, #1
 8000fb4:	440a      	add	r2, r1
 8000fb6:	4291      	cmp	r1, r2
 8000fb8:	d100      	bne.n	8000fbc <memcpy+0xc>
 8000fba:	bd10      	pop	{r4, pc}
 8000fbc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8000fc0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8000fc4:	e7f7      	b.n	8000fb6 <memcpy+0x6>
	...

08000fc8 <siprintf>:
 8000fc8:	b40e      	push	{r1, r2, r3}
 8000fca:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8000fce:	b500      	push	{lr}
 8000fd0:	b09c      	sub	sp, #112	; 0x70
 8000fd2:	ab1d      	add	r3, sp, #116	; 0x74
 8000fd4:	9002      	str	r0, [sp, #8]
 8000fd6:	9006      	str	r0, [sp, #24]
 8000fd8:	9107      	str	r1, [sp, #28]
 8000fda:	9104      	str	r1, [sp, #16]
 8000fdc:	4808      	ldr	r0, [pc, #32]	; (8001000 <siprintf+0x38>)
 8000fde:	4909      	ldr	r1, [pc, #36]	; (8001004 <siprintf+0x3c>)
 8000fe0:	f853 2b04 	ldr.w	r2, [r3], #4
 8000fe4:	9105      	str	r1, [sp, #20]
 8000fe6:	6800      	ldr	r0, [r0, #0]
 8000fe8:	a902      	add	r1, sp, #8
 8000fea:	9301      	str	r3, [sp, #4]
 8000fec:	f000 f866 	bl	80010bc <_svfiprintf_r>
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	9b02      	ldr	r3, [sp, #8]
 8000ff4:	701a      	strb	r2, [r3, #0]
 8000ff6:	b01c      	add	sp, #112	; 0x70
 8000ff8:	f85d eb04 	ldr.w	lr, [sp], #4
 8000ffc:	b003      	add	sp, #12
 8000ffe:	4770      	bx	lr
 8001000:	20000008 	.word	0x20000008
 8001004:	ffff0208 	.word	0xffff0208

08001008 <__ssputs_r>:
 8001008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800100c:	688e      	ldr	r6, [r1, #8]
 800100e:	4682      	mov	sl, r0
 8001010:	429e      	cmp	r6, r3
 8001012:	460c      	mov	r4, r1
 8001014:	4690      	mov	r8, r2
 8001016:	4699      	mov	r9, r3
 8001018:	d837      	bhi.n	800108a <__ssputs_r+0x82>
 800101a:	898a      	ldrh	r2, [r1, #12]
 800101c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001020:	d031      	beq.n	8001086 <__ssputs_r+0x7e>
 8001022:	2302      	movs	r3, #2
 8001024:	6825      	ldr	r5, [r4, #0]
 8001026:	6909      	ldr	r1, [r1, #16]
 8001028:	1a6f      	subs	r7, r5, r1
 800102a:	6965      	ldr	r5, [r4, #20]
 800102c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001030:	fb95 f5f3 	sdiv	r5, r5, r3
 8001034:	f109 0301 	add.w	r3, r9, #1
 8001038:	443b      	add	r3, r7
 800103a:	429d      	cmp	r5, r3
 800103c:	bf38      	it	cc
 800103e:	461d      	movcc	r5, r3
 8001040:	0553      	lsls	r3, r2, #21
 8001042:	d530      	bpl.n	80010a6 <__ssputs_r+0x9e>
 8001044:	4629      	mov	r1, r5
 8001046:	f000 fb2d 	bl	80016a4 <_malloc_r>
 800104a:	4606      	mov	r6, r0
 800104c:	b950      	cbnz	r0, 8001064 <__ssputs_r+0x5c>
 800104e:	230c      	movs	r3, #12
 8001050:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001054:	f8ca 3000 	str.w	r3, [sl]
 8001058:	89a3      	ldrh	r3, [r4, #12]
 800105a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800105e:	81a3      	strh	r3, [r4, #12]
 8001060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001064:	463a      	mov	r2, r7
 8001066:	6921      	ldr	r1, [r4, #16]
 8001068:	f7ff ffa2 	bl	8000fb0 <memcpy>
 800106c:	89a3      	ldrh	r3, [r4, #12]
 800106e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001072:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001076:	81a3      	strh	r3, [r4, #12]
 8001078:	6126      	str	r6, [r4, #16]
 800107a:	443e      	add	r6, r7
 800107c:	6026      	str	r6, [r4, #0]
 800107e:	464e      	mov	r6, r9
 8001080:	6165      	str	r5, [r4, #20]
 8001082:	1bed      	subs	r5, r5, r7
 8001084:	60a5      	str	r5, [r4, #8]
 8001086:	454e      	cmp	r6, r9
 8001088:	d900      	bls.n	800108c <__ssputs_r+0x84>
 800108a:	464e      	mov	r6, r9
 800108c:	4632      	mov	r2, r6
 800108e:	4641      	mov	r1, r8
 8001090:	6820      	ldr	r0, [r4, #0]
 8001092:	f000 faa1 	bl	80015d8 <memmove>
 8001096:	68a3      	ldr	r3, [r4, #8]
 8001098:	2000      	movs	r0, #0
 800109a:	1b9b      	subs	r3, r3, r6
 800109c:	60a3      	str	r3, [r4, #8]
 800109e:	6823      	ldr	r3, [r4, #0]
 80010a0:	441e      	add	r6, r3
 80010a2:	6026      	str	r6, [r4, #0]
 80010a4:	e7dc      	b.n	8001060 <__ssputs_r+0x58>
 80010a6:	462a      	mov	r2, r5
 80010a8:	f000 fb56 	bl	8001758 <_realloc_r>
 80010ac:	4606      	mov	r6, r0
 80010ae:	2800      	cmp	r0, #0
 80010b0:	d1e2      	bne.n	8001078 <__ssputs_r+0x70>
 80010b2:	6921      	ldr	r1, [r4, #16]
 80010b4:	4650      	mov	r0, sl
 80010b6:	f000 faa9 	bl	800160c <_free_r>
 80010ba:	e7c8      	b.n	800104e <__ssputs_r+0x46>

080010bc <_svfiprintf_r>:
 80010bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010c0:	461d      	mov	r5, r3
 80010c2:	898b      	ldrh	r3, [r1, #12]
 80010c4:	b09d      	sub	sp, #116	; 0x74
 80010c6:	061f      	lsls	r7, r3, #24
 80010c8:	4680      	mov	r8, r0
 80010ca:	460c      	mov	r4, r1
 80010cc:	4616      	mov	r6, r2
 80010ce:	d50f      	bpl.n	80010f0 <_svfiprintf_r+0x34>
 80010d0:	690b      	ldr	r3, [r1, #16]
 80010d2:	b96b      	cbnz	r3, 80010f0 <_svfiprintf_r+0x34>
 80010d4:	2140      	movs	r1, #64	; 0x40
 80010d6:	f000 fae5 	bl	80016a4 <_malloc_r>
 80010da:	6020      	str	r0, [r4, #0]
 80010dc:	6120      	str	r0, [r4, #16]
 80010de:	b928      	cbnz	r0, 80010ec <_svfiprintf_r+0x30>
 80010e0:	230c      	movs	r3, #12
 80010e2:	f8c8 3000 	str.w	r3, [r8]
 80010e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010ea:	e0c8      	b.n	800127e <_svfiprintf_r+0x1c2>
 80010ec:	2340      	movs	r3, #64	; 0x40
 80010ee:	6163      	str	r3, [r4, #20]
 80010f0:	2300      	movs	r3, #0
 80010f2:	9309      	str	r3, [sp, #36]	; 0x24
 80010f4:	2320      	movs	r3, #32
 80010f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80010fa:	2330      	movs	r3, #48	; 0x30
 80010fc:	f04f 0b01 	mov.w	fp, #1
 8001100:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001104:	9503      	str	r5, [sp, #12]
 8001106:	4637      	mov	r7, r6
 8001108:	463d      	mov	r5, r7
 800110a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800110e:	b10b      	cbz	r3, 8001114 <_svfiprintf_r+0x58>
 8001110:	2b25      	cmp	r3, #37	; 0x25
 8001112:	d13e      	bne.n	8001192 <_svfiprintf_r+0xd6>
 8001114:	ebb7 0a06 	subs.w	sl, r7, r6
 8001118:	d00b      	beq.n	8001132 <_svfiprintf_r+0x76>
 800111a:	4653      	mov	r3, sl
 800111c:	4632      	mov	r2, r6
 800111e:	4621      	mov	r1, r4
 8001120:	4640      	mov	r0, r8
 8001122:	f7ff ff71 	bl	8001008 <__ssputs_r>
 8001126:	3001      	adds	r0, #1
 8001128:	f000 80a4 	beq.w	8001274 <_svfiprintf_r+0x1b8>
 800112c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800112e:	4453      	add	r3, sl
 8001130:	9309      	str	r3, [sp, #36]	; 0x24
 8001132:	783b      	ldrb	r3, [r7, #0]
 8001134:	2b00      	cmp	r3, #0
 8001136:	f000 809d 	beq.w	8001274 <_svfiprintf_r+0x1b8>
 800113a:	2300      	movs	r3, #0
 800113c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001140:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001144:	9304      	str	r3, [sp, #16]
 8001146:	9307      	str	r3, [sp, #28]
 8001148:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800114c:	931a      	str	r3, [sp, #104]	; 0x68
 800114e:	462f      	mov	r7, r5
 8001150:	2205      	movs	r2, #5
 8001152:	f817 1b01 	ldrb.w	r1, [r7], #1
 8001156:	4850      	ldr	r0, [pc, #320]	; (8001298 <_svfiprintf_r+0x1dc>)
 8001158:	f000 fa30 	bl	80015bc <memchr>
 800115c:	9b04      	ldr	r3, [sp, #16]
 800115e:	b9d0      	cbnz	r0, 8001196 <_svfiprintf_r+0xda>
 8001160:	06d9      	lsls	r1, r3, #27
 8001162:	bf44      	itt	mi
 8001164:	2220      	movmi	r2, #32
 8001166:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800116a:	071a      	lsls	r2, r3, #28
 800116c:	bf44      	itt	mi
 800116e:	222b      	movmi	r2, #43	; 0x2b
 8001170:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001174:	782a      	ldrb	r2, [r5, #0]
 8001176:	2a2a      	cmp	r2, #42	; 0x2a
 8001178:	d015      	beq.n	80011a6 <_svfiprintf_r+0xea>
 800117a:	462f      	mov	r7, r5
 800117c:	2000      	movs	r0, #0
 800117e:	250a      	movs	r5, #10
 8001180:	9a07      	ldr	r2, [sp, #28]
 8001182:	4639      	mov	r1, r7
 8001184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001188:	3b30      	subs	r3, #48	; 0x30
 800118a:	2b09      	cmp	r3, #9
 800118c:	d94d      	bls.n	800122a <_svfiprintf_r+0x16e>
 800118e:	b1b8      	cbz	r0, 80011c0 <_svfiprintf_r+0x104>
 8001190:	e00f      	b.n	80011b2 <_svfiprintf_r+0xf6>
 8001192:	462f      	mov	r7, r5
 8001194:	e7b8      	b.n	8001108 <_svfiprintf_r+0x4c>
 8001196:	4a40      	ldr	r2, [pc, #256]	; (8001298 <_svfiprintf_r+0x1dc>)
 8001198:	463d      	mov	r5, r7
 800119a:	1a80      	subs	r0, r0, r2
 800119c:	fa0b f000 	lsl.w	r0, fp, r0
 80011a0:	4318      	orrs	r0, r3
 80011a2:	9004      	str	r0, [sp, #16]
 80011a4:	e7d3      	b.n	800114e <_svfiprintf_r+0x92>
 80011a6:	9a03      	ldr	r2, [sp, #12]
 80011a8:	1d11      	adds	r1, r2, #4
 80011aa:	6812      	ldr	r2, [r2, #0]
 80011ac:	9103      	str	r1, [sp, #12]
 80011ae:	2a00      	cmp	r2, #0
 80011b0:	db01      	blt.n	80011b6 <_svfiprintf_r+0xfa>
 80011b2:	9207      	str	r2, [sp, #28]
 80011b4:	e004      	b.n	80011c0 <_svfiprintf_r+0x104>
 80011b6:	4252      	negs	r2, r2
 80011b8:	f043 0302 	orr.w	r3, r3, #2
 80011bc:	9207      	str	r2, [sp, #28]
 80011be:	9304      	str	r3, [sp, #16]
 80011c0:	783b      	ldrb	r3, [r7, #0]
 80011c2:	2b2e      	cmp	r3, #46	; 0x2e
 80011c4:	d10c      	bne.n	80011e0 <_svfiprintf_r+0x124>
 80011c6:	787b      	ldrb	r3, [r7, #1]
 80011c8:	2b2a      	cmp	r3, #42	; 0x2a
 80011ca:	d133      	bne.n	8001234 <_svfiprintf_r+0x178>
 80011cc:	9b03      	ldr	r3, [sp, #12]
 80011ce:	3702      	adds	r7, #2
 80011d0:	1d1a      	adds	r2, r3, #4
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	9203      	str	r2, [sp, #12]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	bfb8      	it	lt
 80011da:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80011de:	9305      	str	r3, [sp, #20]
 80011e0:	4d2e      	ldr	r5, [pc, #184]	; (800129c <_svfiprintf_r+0x1e0>)
 80011e2:	2203      	movs	r2, #3
 80011e4:	7839      	ldrb	r1, [r7, #0]
 80011e6:	4628      	mov	r0, r5
 80011e8:	f000 f9e8 	bl	80015bc <memchr>
 80011ec:	b138      	cbz	r0, 80011fe <_svfiprintf_r+0x142>
 80011ee:	2340      	movs	r3, #64	; 0x40
 80011f0:	1b40      	subs	r0, r0, r5
 80011f2:	fa03 f000 	lsl.w	r0, r3, r0
 80011f6:	9b04      	ldr	r3, [sp, #16]
 80011f8:	3701      	adds	r7, #1
 80011fa:	4303      	orrs	r3, r0
 80011fc:	9304      	str	r3, [sp, #16]
 80011fe:	7839      	ldrb	r1, [r7, #0]
 8001200:	2206      	movs	r2, #6
 8001202:	4827      	ldr	r0, [pc, #156]	; (80012a0 <_svfiprintf_r+0x1e4>)
 8001204:	1c7e      	adds	r6, r7, #1
 8001206:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800120a:	f000 f9d7 	bl	80015bc <memchr>
 800120e:	2800      	cmp	r0, #0
 8001210:	d038      	beq.n	8001284 <_svfiprintf_r+0x1c8>
 8001212:	4b24      	ldr	r3, [pc, #144]	; (80012a4 <_svfiprintf_r+0x1e8>)
 8001214:	bb13      	cbnz	r3, 800125c <_svfiprintf_r+0x1a0>
 8001216:	9b03      	ldr	r3, [sp, #12]
 8001218:	3307      	adds	r3, #7
 800121a:	f023 0307 	bic.w	r3, r3, #7
 800121e:	3308      	adds	r3, #8
 8001220:	9303      	str	r3, [sp, #12]
 8001222:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001224:	444b      	add	r3, r9
 8001226:	9309      	str	r3, [sp, #36]	; 0x24
 8001228:	e76d      	b.n	8001106 <_svfiprintf_r+0x4a>
 800122a:	fb05 3202 	mla	r2, r5, r2, r3
 800122e:	2001      	movs	r0, #1
 8001230:	460f      	mov	r7, r1
 8001232:	e7a6      	b.n	8001182 <_svfiprintf_r+0xc6>
 8001234:	2300      	movs	r3, #0
 8001236:	250a      	movs	r5, #10
 8001238:	4619      	mov	r1, r3
 800123a:	3701      	adds	r7, #1
 800123c:	9305      	str	r3, [sp, #20]
 800123e:	4638      	mov	r0, r7
 8001240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001244:	3a30      	subs	r2, #48	; 0x30
 8001246:	2a09      	cmp	r2, #9
 8001248:	d903      	bls.n	8001252 <_svfiprintf_r+0x196>
 800124a:	2b00      	cmp	r3, #0
 800124c:	d0c8      	beq.n	80011e0 <_svfiprintf_r+0x124>
 800124e:	9105      	str	r1, [sp, #20]
 8001250:	e7c6      	b.n	80011e0 <_svfiprintf_r+0x124>
 8001252:	fb05 2101 	mla	r1, r5, r1, r2
 8001256:	2301      	movs	r3, #1
 8001258:	4607      	mov	r7, r0
 800125a:	e7f0      	b.n	800123e <_svfiprintf_r+0x182>
 800125c:	ab03      	add	r3, sp, #12
 800125e:	9300      	str	r3, [sp, #0]
 8001260:	4622      	mov	r2, r4
 8001262:	4b11      	ldr	r3, [pc, #68]	; (80012a8 <_svfiprintf_r+0x1ec>)
 8001264:	a904      	add	r1, sp, #16
 8001266:	4640      	mov	r0, r8
 8001268:	f3af 8000 	nop.w
 800126c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8001270:	4681      	mov	r9, r0
 8001272:	d1d6      	bne.n	8001222 <_svfiprintf_r+0x166>
 8001274:	89a3      	ldrh	r3, [r4, #12]
 8001276:	065b      	lsls	r3, r3, #25
 8001278:	f53f af35 	bmi.w	80010e6 <_svfiprintf_r+0x2a>
 800127c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800127e:	b01d      	add	sp, #116	; 0x74
 8001280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001284:	ab03      	add	r3, sp, #12
 8001286:	9300      	str	r3, [sp, #0]
 8001288:	4622      	mov	r2, r4
 800128a:	4b07      	ldr	r3, [pc, #28]	; (80012a8 <_svfiprintf_r+0x1ec>)
 800128c:	a904      	add	r1, sp, #16
 800128e:	4640      	mov	r0, r8
 8001290:	f000 f882 	bl	8001398 <_printf_i>
 8001294:	e7ea      	b.n	800126c <_svfiprintf_r+0x1b0>
 8001296:	bf00      	nop
 8001298:	08001839 	.word	0x08001839
 800129c:	0800183f 	.word	0x0800183f
 80012a0:	08001843 	.word	0x08001843
 80012a4:	00000000 	.word	0x00000000
 80012a8:	08001009 	.word	0x08001009

080012ac <_printf_common>:
 80012ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80012b0:	4691      	mov	r9, r2
 80012b2:	461f      	mov	r7, r3
 80012b4:	688a      	ldr	r2, [r1, #8]
 80012b6:	690b      	ldr	r3, [r1, #16]
 80012b8:	4606      	mov	r6, r0
 80012ba:	4293      	cmp	r3, r2
 80012bc:	bfb8      	it	lt
 80012be:	4613      	movlt	r3, r2
 80012c0:	f8c9 3000 	str.w	r3, [r9]
 80012c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80012c8:	460c      	mov	r4, r1
 80012ca:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80012ce:	b112      	cbz	r2, 80012d6 <_printf_common+0x2a>
 80012d0:	3301      	adds	r3, #1
 80012d2:	f8c9 3000 	str.w	r3, [r9]
 80012d6:	6823      	ldr	r3, [r4, #0]
 80012d8:	0699      	lsls	r1, r3, #26
 80012da:	bf42      	ittt	mi
 80012dc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80012e0:	3302      	addmi	r3, #2
 80012e2:	f8c9 3000 	strmi.w	r3, [r9]
 80012e6:	6825      	ldr	r5, [r4, #0]
 80012e8:	f015 0506 	ands.w	r5, r5, #6
 80012ec:	d107      	bne.n	80012fe <_printf_common+0x52>
 80012ee:	f104 0a19 	add.w	sl, r4, #25
 80012f2:	68e3      	ldr	r3, [r4, #12]
 80012f4:	f8d9 2000 	ldr.w	r2, [r9]
 80012f8:	1a9b      	subs	r3, r3, r2
 80012fa:	42ab      	cmp	r3, r5
 80012fc:	dc29      	bgt.n	8001352 <_printf_common+0xa6>
 80012fe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001302:	6822      	ldr	r2, [r4, #0]
 8001304:	3300      	adds	r3, #0
 8001306:	bf18      	it	ne
 8001308:	2301      	movne	r3, #1
 800130a:	0692      	lsls	r2, r2, #26
 800130c:	d42e      	bmi.n	800136c <_printf_common+0xc0>
 800130e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001312:	4639      	mov	r1, r7
 8001314:	4630      	mov	r0, r6
 8001316:	47c0      	blx	r8
 8001318:	3001      	adds	r0, #1
 800131a:	d021      	beq.n	8001360 <_printf_common+0xb4>
 800131c:	6823      	ldr	r3, [r4, #0]
 800131e:	68e5      	ldr	r5, [r4, #12]
 8001320:	f003 0306 	and.w	r3, r3, #6
 8001324:	2b04      	cmp	r3, #4
 8001326:	bf18      	it	ne
 8001328:	2500      	movne	r5, #0
 800132a:	f8d9 2000 	ldr.w	r2, [r9]
 800132e:	f04f 0900 	mov.w	r9, #0
 8001332:	bf08      	it	eq
 8001334:	1aad      	subeq	r5, r5, r2
 8001336:	68a3      	ldr	r3, [r4, #8]
 8001338:	6922      	ldr	r2, [r4, #16]
 800133a:	bf08      	it	eq
 800133c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001340:	4293      	cmp	r3, r2
 8001342:	bfc4      	itt	gt
 8001344:	1a9b      	subgt	r3, r3, r2
 8001346:	18ed      	addgt	r5, r5, r3
 8001348:	341a      	adds	r4, #26
 800134a:	454d      	cmp	r5, r9
 800134c:	d11a      	bne.n	8001384 <_printf_common+0xd8>
 800134e:	2000      	movs	r0, #0
 8001350:	e008      	b.n	8001364 <_printf_common+0xb8>
 8001352:	2301      	movs	r3, #1
 8001354:	4652      	mov	r2, sl
 8001356:	4639      	mov	r1, r7
 8001358:	4630      	mov	r0, r6
 800135a:	47c0      	blx	r8
 800135c:	3001      	adds	r0, #1
 800135e:	d103      	bne.n	8001368 <_printf_common+0xbc>
 8001360:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001368:	3501      	adds	r5, #1
 800136a:	e7c2      	b.n	80012f2 <_printf_common+0x46>
 800136c:	2030      	movs	r0, #48	; 0x30
 800136e:	18e1      	adds	r1, r4, r3
 8001370:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001374:	1c5a      	adds	r2, r3, #1
 8001376:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800137a:	4422      	add	r2, r4
 800137c:	3302      	adds	r3, #2
 800137e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001382:	e7c4      	b.n	800130e <_printf_common+0x62>
 8001384:	2301      	movs	r3, #1
 8001386:	4622      	mov	r2, r4
 8001388:	4639      	mov	r1, r7
 800138a:	4630      	mov	r0, r6
 800138c:	47c0      	blx	r8
 800138e:	3001      	adds	r0, #1
 8001390:	d0e6      	beq.n	8001360 <_printf_common+0xb4>
 8001392:	f109 0901 	add.w	r9, r9, #1
 8001396:	e7d8      	b.n	800134a <_printf_common+0x9e>

08001398 <_printf_i>:
 8001398:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800139c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80013a0:	460c      	mov	r4, r1
 80013a2:	7e09      	ldrb	r1, [r1, #24]
 80013a4:	b085      	sub	sp, #20
 80013a6:	296e      	cmp	r1, #110	; 0x6e
 80013a8:	4617      	mov	r7, r2
 80013aa:	4606      	mov	r6, r0
 80013ac:	4698      	mov	r8, r3
 80013ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80013b0:	f000 80b3 	beq.w	800151a <_printf_i+0x182>
 80013b4:	d822      	bhi.n	80013fc <_printf_i+0x64>
 80013b6:	2963      	cmp	r1, #99	; 0x63
 80013b8:	d036      	beq.n	8001428 <_printf_i+0x90>
 80013ba:	d80a      	bhi.n	80013d2 <_printf_i+0x3a>
 80013bc:	2900      	cmp	r1, #0
 80013be:	f000 80b9 	beq.w	8001534 <_printf_i+0x19c>
 80013c2:	2958      	cmp	r1, #88	; 0x58
 80013c4:	f000 8083 	beq.w	80014ce <_printf_i+0x136>
 80013c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80013cc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80013d0:	e032      	b.n	8001438 <_printf_i+0xa0>
 80013d2:	2964      	cmp	r1, #100	; 0x64
 80013d4:	d001      	beq.n	80013da <_printf_i+0x42>
 80013d6:	2969      	cmp	r1, #105	; 0x69
 80013d8:	d1f6      	bne.n	80013c8 <_printf_i+0x30>
 80013da:	6820      	ldr	r0, [r4, #0]
 80013dc:	6813      	ldr	r3, [r2, #0]
 80013de:	0605      	lsls	r5, r0, #24
 80013e0:	f103 0104 	add.w	r1, r3, #4
 80013e4:	d52a      	bpl.n	800143c <_printf_i+0xa4>
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	6011      	str	r1, [r2, #0]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	da03      	bge.n	80013f6 <_printf_i+0x5e>
 80013ee:	222d      	movs	r2, #45	; 0x2d
 80013f0:	425b      	negs	r3, r3
 80013f2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80013f6:	486f      	ldr	r0, [pc, #444]	; (80015b4 <_printf_i+0x21c>)
 80013f8:	220a      	movs	r2, #10
 80013fa:	e039      	b.n	8001470 <_printf_i+0xd8>
 80013fc:	2973      	cmp	r1, #115	; 0x73
 80013fe:	f000 809d 	beq.w	800153c <_printf_i+0x1a4>
 8001402:	d808      	bhi.n	8001416 <_printf_i+0x7e>
 8001404:	296f      	cmp	r1, #111	; 0x6f
 8001406:	d020      	beq.n	800144a <_printf_i+0xb2>
 8001408:	2970      	cmp	r1, #112	; 0x70
 800140a:	d1dd      	bne.n	80013c8 <_printf_i+0x30>
 800140c:	6823      	ldr	r3, [r4, #0]
 800140e:	f043 0320 	orr.w	r3, r3, #32
 8001412:	6023      	str	r3, [r4, #0]
 8001414:	e003      	b.n	800141e <_printf_i+0x86>
 8001416:	2975      	cmp	r1, #117	; 0x75
 8001418:	d017      	beq.n	800144a <_printf_i+0xb2>
 800141a:	2978      	cmp	r1, #120	; 0x78
 800141c:	d1d4      	bne.n	80013c8 <_printf_i+0x30>
 800141e:	2378      	movs	r3, #120	; 0x78
 8001420:	4865      	ldr	r0, [pc, #404]	; (80015b8 <_printf_i+0x220>)
 8001422:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001426:	e055      	b.n	80014d4 <_printf_i+0x13c>
 8001428:	6813      	ldr	r3, [r2, #0]
 800142a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800142e:	1d19      	adds	r1, r3, #4
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	6011      	str	r1, [r2, #0]
 8001434:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001438:	2301      	movs	r3, #1
 800143a:	e08c      	b.n	8001556 <_printf_i+0x1be>
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001442:	6011      	str	r1, [r2, #0]
 8001444:	bf18      	it	ne
 8001446:	b21b      	sxthne	r3, r3
 8001448:	e7cf      	b.n	80013ea <_printf_i+0x52>
 800144a:	6813      	ldr	r3, [r2, #0]
 800144c:	6825      	ldr	r5, [r4, #0]
 800144e:	1d18      	adds	r0, r3, #4
 8001450:	6010      	str	r0, [r2, #0]
 8001452:	0628      	lsls	r0, r5, #24
 8001454:	d501      	bpl.n	800145a <_printf_i+0xc2>
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	e002      	b.n	8001460 <_printf_i+0xc8>
 800145a:	0668      	lsls	r0, r5, #25
 800145c:	d5fb      	bpl.n	8001456 <_printf_i+0xbe>
 800145e:	881b      	ldrh	r3, [r3, #0]
 8001460:	296f      	cmp	r1, #111	; 0x6f
 8001462:	bf14      	ite	ne
 8001464:	220a      	movne	r2, #10
 8001466:	2208      	moveq	r2, #8
 8001468:	4852      	ldr	r0, [pc, #328]	; (80015b4 <_printf_i+0x21c>)
 800146a:	2100      	movs	r1, #0
 800146c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001470:	6865      	ldr	r5, [r4, #4]
 8001472:	2d00      	cmp	r5, #0
 8001474:	60a5      	str	r5, [r4, #8]
 8001476:	f2c0 8095 	blt.w	80015a4 <_printf_i+0x20c>
 800147a:	6821      	ldr	r1, [r4, #0]
 800147c:	f021 0104 	bic.w	r1, r1, #4
 8001480:	6021      	str	r1, [r4, #0]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d13d      	bne.n	8001502 <_printf_i+0x16a>
 8001486:	2d00      	cmp	r5, #0
 8001488:	f040 808e 	bne.w	80015a8 <_printf_i+0x210>
 800148c:	4665      	mov	r5, ip
 800148e:	2a08      	cmp	r2, #8
 8001490:	d10b      	bne.n	80014aa <_printf_i+0x112>
 8001492:	6823      	ldr	r3, [r4, #0]
 8001494:	07db      	lsls	r3, r3, #31
 8001496:	d508      	bpl.n	80014aa <_printf_i+0x112>
 8001498:	6923      	ldr	r3, [r4, #16]
 800149a:	6862      	ldr	r2, [r4, #4]
 800149c:	429a      	cmp	r2, r3
 800149e:	bfde      	ittt	le
 80014a0:	2330      	movle	r3, #48	; 0x30
 80014a2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80014a6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80014aa:	ebac 0305 	sub.w	r3, ip, r5
 80014ae:	6123      	str	r3, [r4, #16]
 80014b0:	f8cd 8000 	str.w	r8, [sp]
 80014b4:	463b      	mov	r3, r7
 80014b6:	aa03      	add	r2, sp, #12
 80014b8:	4621      	mov	r1, r4
 80014ba:	4630      	mov	r0, r6
 80014bc:	f7ff fef6 	bl	80012ac <_printf_common>
 80014c0:	3001      	adds	r0, #1
 80014c2:	d14d      	bne.n	8001560 <_printf_i+0x1c8>
 80014c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80014c8:	b005      	add	sp, #20
 80014ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80014ce:	4839      	ldr	r0, [pc, #228]	; (80015b4 <_printf_i+0x21c>)
 80014d0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80014d4:	6813      	ldr	r3, [r2, #0]
 80014d6:	6821      	ldr	r1, [r4, #0]
 80014d8:	1d1d      	adds	r5, r3, #4
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	6015      	str	r5, [r2, #0]
 80014de:	060a      	lsls	r2, r1, #24
 80014e0:	d50b      	bpl.n	80014fa <_printf_i+0x162>
 80014e2:	07ca      	lsls	r2, r1, #31
 80014e4:	bf44      	itt	mi
 80014e6:	f041 0120 	orrmi.w	r1, r1, #32
 80014ea:	6021      	strmi	r1, [r4, #0]
 80014ec:	b91b      	cbnz	r3, 80014f6 <_printf_i+0x15e>
 80014ee:	6822      	ldr	r2, [r4, #0]
 80014f0:	f022 0220 	bic.w	r2, r2, #32
 80014f4:	6022      	str	r2, [r4, #0]
 80014f6:	2210      	movs	r2, #16
 80014f8:	e7b7      	b.n	800146a <_printf_i+0xd2>
 80014fa:	064d      	lsls	r5, r1, #25
 80014fc:	bf48      	it	mi
 80014fe:	b29b      	uxthmi	r3, r3
 8001500:	e7ef      	b.n	80014e2 <_printf_i+0x14a>
 8001502:	4665      	mov	r5, ip
 8001504:	fbb3 f1f2 	udiv	r1, r3, r2
 8001508:	fb02 3311 	mls	r3, r2, r1, r3
 800150c:	5cc3      	ldrb	r3, [r0, r3]
 800150e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8001512:	460b      	mov	r3, r1
 8001514:	2900      	cmp	r1, #0
 8001516:	d1f5      	bne.n	8001504 <_printf_i+0x16c>
 8001518:	e7b9      	b.n	800148e <_printf_i+0xf6>
 800151a:	6813      	ldr	r3, [r2, #0]
 800151c:	6825      	ldr	r5, [r4, #0]
 800151e:	1d18      	adds	r0, r3, #4
 8001520:	6961      	ldr	r1, [r4, #20]
 8001522:	6010      	str	r0, [r2, #0]
 8001524:	0628      	lsls	r0, r5, #24
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	d501      	bpl.n	800152e <_printf_i+0x196>
 800152a:	6019      	str	r1, [r3, #0]
 800152c:	e002      	b.n	8001534 <_printf_i+0x19c>
 800152e:	066a      	lsls	r2, r5, #25
 8001530:	d5fb      	bpl.n	800152a <_printf_i+0x192>
 8001532:	8019      	strh	r1, [r3, #0]
 8001534:	2300      	movs	r3, #0
 8001536:	4665      	mov	r5, ip
 8001538:	6123      	str	r3, [r4, #16]
 800153a:	e7b9      	b.n	80014b0 <_printf_i+0x118>
 800153c:	6813      	ldr	r3, [r2, #0]
 800153e:	1d19      	adds	r1, r3, #4
 8001540:	6011      	str	r1, [r2, #0]
 8001542:	681d      	ldr	r5, [r3, #0]
 8001544:	6862      	ldr	r2, [r4, #4]
 8001546:	2100      	movs	r1, #0
 8001548:	4628      	mov	r0, r5
 800154a:	f000 f837 	bl	80015bc <memchr>
 800154e:	b108      	cbz	r0, 8001554 <_printf_i+0x1bc>
 8001550:	1b40      	subs	r0, r0, r5
 8001552:	6060      	str	r0, [r4, #4]
 8001554:	6863      	ldr	r3, [r4, #4]
 8001556:	6123      	str	r3, [r4, #16]
 8001558:	2300      	movs	r3, #0
 800155a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800155e:	e7a7      	b.n	80014b0 <_printf_i+0x118>
 8001560:	6923      	ldr	r3, [r4, #16]
 8001562:	462a      	mov	r2, r5
 8001564:	4639      	mov	r1, r7
 8001566:	4630      	mov	r0, r6
 8001568:	47c0      	blx	r8
 800156a:	3001      	adds	r0, #1
 800156c:	d0aa      	beq.n	80014c4 <_printf_i+0x12c>
 800156e:	6823      	ldr	r3, [r4, #0]
 8001570:	079b      	lsls	r3, r3, #30
 8001572:	d413      	bmi.n	800159c <_printf_i+0x204>
 8001574:	68e0      	ldr	r0, [r4, #12]
 8001576:	9b03      	ldr	r3, [sp, #12]
 8001578:	4298      	cmp	r0, r3
 800157a:	bfb8      	it	lt
 800157c:	4618      	movlt	r0, r3
 800157e:	e7a3      	b.n	80014c8 <_printf_i+0x130>
 8001580:	2301      	movs	r3, #1
 8001582:	464a      	mov	r2, r9
 8001584:	4639      	mov	r1, r7
 8001586:	4630      	mov	r0, r6
 8001588:	47c0      	blx	r8
 800158a:	3001      	adds	r0, #1
 800158c:	d09a      	beq.n	80014c4 <_printf_i+0x12c>
 800158e:	3501      	adds	r5, #1
 8001590:	68e3      	ldr	r3, [r4, #12]
 8001592:	9a03      	ldr	r2, [sp, #12]
 8001594:	1a9b      	subs	r3, r3, r2
 8001596:	42ab      	cmp	r3, r5
 8001598:	dcf2      	bgt.n	8001580 <_printf_i+0x1e8>
 800159a:	e7eb      	b.n	8001574 <_printf_i+0x1dc>
 800159c:	2500      	movs	r5, #0
 800159e:	f104 0919 	add.w	r9, r4, #25
 80015a2:	e7f5      	b.n	8001590 <_printf_i+0x1f8>
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d1ac      	bne.n	8001502 <_printf_i+0x16a>
 80015a8:	7803      	ldrb	r3, [r0, #0]
 80015aa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80015ae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80015b2:	e76c      	b.n	800148e <_printf_i+0xf6>
 80015b4:	0800184a 	.word	0x0800184a
 80015b8:	0800185b 	.word	0x0800185b

080015bc <memchr>:
 80015bc:	b510      	push	{r4, lr}
 80015be:	b2c9      	uxtb	r1, r1
 80015c0:	4402      	add	r2, r0
 80015c2:	4290      	cmp	r0, r2
 80015c4:	4603      	mov	r3, r0
 80015c6:	d101      	bne.n	80015cc <memchr+0x10>
 80015c8:	2300      	movs	r3, #0
 80015ca:	e003      	b.n	80015d4 <memchr+0x18>
 80015cc:	781c      	ldrb	r4, [r3, #0]
 80015ce:	3001      	adds	r0, #1
 80015d0:	428c      	cmp	r4, r1
 80015d2:	d1f6      	bne.n	80015c2 <memchr+0x6>
 80015d4:	4618      	mov	r0, r3
 80015d6:	bd10      	pop	{r4, pc}

080015d8 <memmove>:
 80015d8:	4288      	cmp	r0, r1
 80015da:	b510      	push	{r4, lr}
 80015dc:	eb01 0302 	add.w	r3, r1, r2
 80015e0:	d807      	bhi.n	80015f2 <memmove+0x1a>
 80015e2:	1e42      	subs	r2, r0, #1
 80015e4:	4299      	cmp	r1, r3
 80015e6:	d00a      	beq.n	80015fe <memmove+0x26>
 80015e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80015ec:	f802 4f01 	strb.w	r4, [r2, #1]!
 80015f0:	e7f8      	b.n	80015e4 <memmove+0xc>
 80015f2:	4283      	cmp	r3, r0
 80015f4:	d9f5      	bls.n	80015e2 <memmove+0xa>
 80015f6:	1881      	adds	r1, r0, r2
 80015f8:	1ad2      	subs	r2, r2, r3
 80015fa:	42d3      	cmn	r3, r2
 80015fc:	d100      	bne.n	8001600 <memmove+0x28>
 80015fe:	bd10      	pop	{r4, pc}
 8001600:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001604:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8001608:	e7f7      	b.n	80015fa <memmove+0x22>
	...

0800160c <_free_r>:
 800160c:	b538      	push	{r3, r4, r5, lr}
 800160e:	4605      	mov	r5, r0
 8001610:	2900      	cmp	r1, #0
 8001612:	d043      	beq.n	800169c <_free_r+0x90>
 8001614:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001618:	1f0c      	subs	r4, r1, #4
 800161a:	2b00      	cmp	r3, #0
 800161c:	bfb8      	it	lt
 800161e:	18e4      	addlt	r4, r4, r3
 8001620:	f000 f8d0 	bl	80017c4 <__malloc_lock>
 8001624:	4a1e      	ldr	r2, [pc, #120]	; (80016a0 <_free_r+0x94>)
 8001626:	6813      	ldr	r3, [r2, #0]
 8001628:	4610      	mov	r0, r2
 800162a:	b933      	cbnz	r3, 800163a <_free_r+0x2e>
 800162c:	6063      	str	r3, [r4, #4]
 800162e:	6014      	str	r4, [r2, #0]
 8001630:	4628      	mov	r0, r5
 8001632:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001636:	f000 b8c6 	b.w	80017c6 <__malloc_unlock>
 800163a:	42a3      	cmp	r3, r4
 800163c:	d90b      	bls.n	8001656 <_free_r+0x4a>
 800163e:	6821      	ldr	r1, [r4, #0]
 8001640:	1862      	adds	r2, r4, r1
 8001642:	4293      	cmp	r3, r2
 8001644:	bf01      	itttt	eq
 8001646:	681a      	ldreq	r2, [r3, #0]
 8001648:	685b      	ldreq	r3, [r3, #4]
 800164a:	1852      	addeq	r2, r2, r1
 800164c:	6022      	streq	r2, [r4, #0]
 800164e:	6063      	str	r3, [r4, #4]
 8001650:	6004      	str	r4, [r0, #0]
 8001652:	e7ed      	b.n	8001630 <_free_r+0x24>
 8001654:	4613      	mov	r3, r2
 8001656:	685a      	ldr	r2, [r3, #4]
 8001658:	b10a      	cbz	r2, 800165e <_free_r+0x52>
 800165a:	42a2      	cmp	r2, r4
 800165c:	d9fa      	bls.n	8001654 <_free_r+0x48>
 800165e:	6819      	ldr	r1, [r3, #0]
 8001660:	1858      	adds	r0, r3, r1
 8001662:	42a0      	cmp	r0, r4
 8001664:	d10b      	bne.n	800167e <_free_r+0x72>
 8001666:	6820      	ldr	r0, [r4, #0]
 8001668:	4401      	add	r1, r0
 800166a:	1858      	adds	r0, r3, r1
 800166c:	4282      	cmp	r2, r0
 800166e:	6019      	str	r1, [r3, #0]
 8001670:	d1de      	bne.n	8001630 <_free_r+0x24>
 8001672:	6810      	ldr	r0, [r2, #0]
 8001674:	6852      	ldr	r2, [r2, #4]
 8001676:	4401      	add	r1, r0
 8001678:	6019      	str	r1, [r3, #0]
 800167a:	605a      	str	r2, [r3, #4]
 800167c:	e7d8      	b.n	8001630 <_free_r+0x24>
 800167e:	d902      	bls.n	8001686 <_free_r+0x7a>
 8001680:	230c      	movs	r3, #12
 8001682:	602b      	str	r3, [r5, #0]
 8001684:	e7d4      	b.n	8001630 <_free_r+0x24>
 8001686:	6820      	ldr	r0, [r4, #0]
 8001688:	1821      	adds	r1, r4, r0
 800168a:	428a      	cmp	r2, r1
 800168c:	bf01      	itttt	eq
 800168e:	6811      	ldreq	r1, [r2, #0]
 8001690:	6852      	ldreq	r2, [r2, #4]
 8001692:	1809      	addeq	r1, r1, r0
 8001694:	6021      	streq	r1, [r4, #0]
 8001696:	6062      	str	r2, [r4, #4]
 8001698:	605c      	str	r4, [r3, #4]
 800169a:	e7c9      	b.n	8001630 <_free_r+0x24>
 800169c:	bd38      	pop	{r3, r4, r5, pc}
 800169e:	bf00      	nop
 80016a0:	20000148 	.word	0x20000148

080016a4 <_malloc_r>:
 80016a4:	b570      	push	{r4, r5, r6, lr}
 80016a6:	1ccd      	adds	r5, r1, #3
 80016a8:	f025 0503 	bic.w	r5, r5, #3
 80016ac:	3508      	adds	r5, #8
 80016ae:	2d0c      	cmp	r5, #12
 80016b0:	bf38      	it	cc
 80016b2:	250c      	movcc	r5, #12
 80016b4:	2d00      	cmp	r5, #0
 80016b6:	4606      	mov	r6, r0
 80016b8:	db01      	blt.n	80016be <_malloc_r+0x1a>
 80016ba:	42a9      	cmp	r1, r5
 80016bc:	d903      	bls.n	80016c6 <_malloc_r+0x22>
 80016be:	230c      	movs	r3, #12
 80016c0:	6033      	str	r3, [r6, #0]
 80016c2:	2000      	movs	r0, #0
 80016c4:	bd70      	pop	{r4, r5, r6, pc}
 80016c6:	f000 f87d 	bl	80017c4 <__malloc_lock>
 80016ca:	4a21      	ldr	r2, [pc, #132]	; (8001750 <_malloc_r+0xac>)
 80016cc:	6814      	ldr	r4, [r2, #0]
 80016ce:	4621      	mov	r1, r4
 80016d0:	b991      	cbnz	r1, 80016f8 <_malloc_r+0x54>
 80016d2:	4c20      	ldr	r4, [pc, #128]	; (8001754 <_malloc_r+0xb0>)
 80016d4:	6823      	ldr	r3, [r4, #0]
 80016d6:	b91b      	cbnz	r3, 80016e0 <_malloc_r+0x3c>
 80016d8:	4630      	mov	r0, r6
 80016da:	f000 f863 	bl	80017a4 <_sbrk_r>
 80016de:	6020      	str	r0, [r4, #0]
 80016e0:	4629      	mov	r1, r5
 80016e2:	4630      	mov	r0, r6
 80016e4:	f000 f85e 	bl	80017a4 <_sbrk_r>
 80016e8:	1c43      	adds	r3, r0, #1
 80016ea:	d124      	bne.n	8001736 <_malloc_r+0x92>
 80016ec:	230c      	movs	r3, #12
 80016ee:	4630      	mov	r0, r6
 80016f0:	6033      	str	r3, [r6, #0]
 80016f2:	f000 f868 	bl	80017c6 <__malloc_unlock>
 80016f6:	e7e4      	b.n	80016c2 <_malloc_r+0x1e>
 80016f8:	680b      	ldr	r3, [r1, #0]
 80016fa:	1b5b      	subs	r3, r3, r5
 80016fc:	d418      	bmi.n	8001730 <_malloc_r+0x8c>
 80016fe:	2b0b      	cmp	r3, #11
 8001700:	d90f      	bls.n	8001722 <_malloc_r+0x7e>
 8001702:	600b      	str	r3, [r1, #0]
 8001704:	18cc      	adds	r4, r1, r3
 8001706:	50cd      	str	r5, [r1, r3]
 8001708:	4630      	mov	r0, r6
 800170a:	f000 f85c 	bl	80017c6 <__malloc_unlock>
 800170e:	f104 000b 	add.w	r0, r4, #11
 8001712:	1d23      	adds	r3, r4, #4
 8001714:	f020 0007 	bic.w	r0, r0, #7
 8001718:	1ac3      	subs	r3, r0, r3
 800171a:	d0d3      	beq.n	80016c4 <_malloc_r+0x20>
 800171c:	425a      	negs	r2, r3
 800171e:	50e2      	str	r2, [r4, r3]
 8001720:	e7d0      	b.n	80016c4 <_malloc_r+0x20>
 8001722:	684b      	ldr	r3, [r1, #4]
 8001724:	428c      	cmp	r4, r1
 8001726:	bf16      	itet	ne
 8001728:	6063      	strne	r3, [r4, #4]
 800172a:	6013      	streq	r3, [r2, #0]
 800172c:	460c      	movne	r4, r1
 800172e:	e7eb      	b.n	8001708 <_malloc_r+0x64>
 8001730:	460c      	mov	r4, r1
 8001732:	6849      	ldr	r1, [r1, #4]
 8001734:	e7cc      	b.n	80016d0 <_malloc_r+0x2c>
 8001736:	1cc4      	adds	r4, r0, #3
 8001738:	f024 0403 	bic.w	r4, r4, #3
 800173c:	42a0      	cmp	r0, r4
 800173e:	d005      	beq.n	800174c <_malloc_r+0xa8>
 8001740:	1a21      	subs	r1, r4, r0
 8001742:	4630      	mov	r0, r6
 8001744:	f000 f82e 	bl	80017a4 <_sbrk_r>
 8001748:	3001      	adds	r0, #1
 800174a:	d0cf      	beq.n	80016ec <_malloc_r+0x48>
 800174c:	6025      	str	r5, [r4, #0]
 800174e:	e7db      	b.n	8001708 <_malloc_r+0x64>
 8001750:	20000148 	.word	0x20000148
 8001754:	2000014c 	.word	0x2000014c

08001758 <_realloc_r>:
 8001758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800175a:	4607      	mov	r7, r0
 800175c:	4614      	mov	r4, r2
 800175e:	460e      	mov	r6, r1
 8001760:	b921      	cbnz	r1, 800176c <_realloc_r+0x14>
 8001762:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001766:	4611      	mov	r1, r2
 8001768:	f7ff bf9c 	b.w	80016a4 <_malloc_r>
 800176c:	b922      	cbnz	r2, 8001778 <_realloc_r+0x20>
 800176e:	f7ff ff4d 	bl	800160c <_free_r>
 8001772:	4625      	mov	r5, r4
 8001774:	4628      	mov	r0, r5
 8001776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001778:	f000 f826 	bl	80017c8 <_malloc_usable_size_r>
 800177c:	42a0      	cmp	r0, r4
 800177e:	d20f      	bcs.n	80017a0 <_realloc_r+0x48>
 8001780:	4621      	mov	r1, r4
 8001782:	4638      	mov	r0, r7
 8001784:	f7ff ff8e 	bl	80016a4 <_malloc_r>
 8001788:	4605      	mov	r5, r0
 800178a:	2800      	cmp	r0, #0
 800178c:	d0f2      	beq.n	8001774 <_realloc_r+0x1c>
 800178e:	4631      	mov	r1, r6
 8001790:	4622      	mov	r2, r4
 8001792:	f7ff fc0d 	bl	8000fb0 <memcpy>
 8001796:	4631      	mov	r1, r6
 8001798:	4638      	mov	r0, r7
 800179a:	f7ff ff37 	bl	800160c <_free_r>
 800179e:	e7e9      	b.n	8001774 <_realloc_r+0x1c>
 80017a0:	4635      	mov	r5, r6
 80017a2:	e7e7      	b.n	8001774 <_realloc_r+0x1c>

080017a4 <_sbrk_r>:
 80017a4:	b538      	push	{r3, r4, r5, lr}
 80017a6:	2300      	movs	r3, #0
 80017a8:	4c05      	ldr	r4, [pc, #20]	; (80017c0 <_sbrk_r+0x1c>)
 80017aa:	4605      	mov	r5, r0
 80017ac:	4608      	mov	r0, r1
 80017ae:	6023      	str	r3, [r4, #0]
 80017b0:	f7ff fb4e 	bl	8000e50 <_sbrk>
 80017b4:	1c43      	adds	r3, r0, #1
 80017b6:	d102      	bne.n	80017be <_sbrk_r+0x1a>
 80017b8:	6823      	ldr	r3, [r4, #0]
 80017ba:	b103      	cbz	r3, 80017be <_sbrk_r+0x1a>
 80017bc:	602b      	str	r3, [r5, #0]
 80017be:	bd38      	pop	{r3, r4, r5, pc}
 80017c0:	20000154 	.word	0x20000154

080017c4 <__malloc_lock>:
 80017c4:	4770      	bx	lr

080017c6 <__malloc_unlock>:
 80017c6:	4770      	bx	lr

080017c8 <_malloc_usable_size_r>:
 80017c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80017cc:	1f18      	subs	r0, r3, #4
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	bfbc      	itt	lt
 80017d2:	580b      	ldrlt	r3, [r1, r0]
 80017d4:	18c0      	addlt	r0, r0, r3
 80017d6:	4770      	bx	lr

080017d8 <_init>:
 80017d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017da:	bf00      	nop
 80017dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80017de:	bc08      	pop	{r3}
 80017e0:	469e      	mov	lr, r3
 80017e2:	4770      	bx	lr

080017e4 <_fini>:
 80017e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017e6:	bf00      	nop
 80017e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80017ea:	bc08      	pop	{r3}
 80017ec:	469e      	mov	lr, r3
 80017ee:	4770      	bx	lr
