{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709674414259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709674414259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:33:34 2024 " "Processing started: Tue Mar 05 16:33:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709674414259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709674414259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testSumador -c testSumador " "Command: quartus_map --read_settings_files=on --write_settings_files=off testSumador -c testSumador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709674414259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709674414415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/sumadortest(adders)/tablasum/tablasum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/sumadortest(adders)/tablasum/tablasum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tablasum-arch_tablasum " "Found design unit 1: tablasum-arch_tablasum" {  } { { "../tablasum/tablasum.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/tablasum/tablasum.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674414636 ""} { "Info" "ISGN_ENTITY_NAME" "1 tablasum " "Found entity 1: tablasum" {  } { { "../tablasum/tablasum.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/tablasum/tablasum.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674414636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709674414636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/sumadortest(adders)/halfadder/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/sumadortest(adders)/halfadder/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-arch_halfadder " "Found design unit 1: halfadder-arch_halfadder" {  } { { "../halfadder/halfadder.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/halfadder/halfadder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674414636 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "../halfadder/halfadder.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/halfadder/halfadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674414636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709674414636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/sumadortest(adders)/fulladder4bits/fulladder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/sumadortest(adders)/fulladder4bits/fulladder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder4Bits-arch_fulladder4Bits " "Found design unit 1: fulladder4Bits-arch_fulladder4Bits" {  } { { "../fulladder4bits/fulladder4Bits.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/fulladder4bits/fulladder4Bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674414636 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder4Bits " "Found entity 1: fulladder4Bits" {  } { { "../fulladder4bits/fulladder4Bits.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/fulladder4bits/fulladder4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674414636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709674414636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/sumadortest(adders)/fulladder/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/sumadortest(adders)/fulladder/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-fulladder_arch " "Found design unit 1: fulladder-fulladder_arch" {  } { { "../fulladder/fulladder.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/fulladder/fulladder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674414636 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../fulladder/fulladder.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/fulladder/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674414636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709674414636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/sumadortest(adders)/decodificador15-2/lab1/decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/sumadortest(adders)/decodificador15-2/lab1/decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arch_decodificador " "Found design unit 1: decodificador-arch_decodificador" {  } { { "../decodificador15-2/LAB1/decodificador.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/decodificador15-2/LAB1/decodificador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674414636 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "../decodificador15-2/LAB1/decodificador.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/decodificador15-2/LAB1/decodificador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674414636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709674414636 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../tablasum/testSumador.vhd " "Can't analyze file -- file ../tablasum/testSumador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1709674414636 ""}
{ "Warning" "WSGN_SEARCH_FILE" "testsumador.vhd 2 1 " "Using design file testsumador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testSumador-arch_testSumador " "Found design unit 1: testSumador-arch_testSumador" {  } { { "testsumador.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/testSumador/testsumador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674414667 ""} { "Info" "ISGN_ENTITY_NAME" "1 testSumador " "Found entity 1: testSumador" {  } { { "testsumador.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/testSumador/testsumador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674414667 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1709674414667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testSumador " "Elaborating entity \"testSumador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709674414667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder4Bits fulladder4Bits:A4 " "Elaborating entity \"fulladder4Bits\" for hierarchy \"fulladder4Bits:A4\"" {  } { { "testsumador.vhd" "A4" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/testSumador/testsumador.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709674414676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder4Bits:A4\|fulladder:A0 " "Elaborating entity \"fulladder\" for hierarchy \"fulladder4Bits:A4\|fulladder:A0\"" {  } { { "../fulladder4bits/fulladder4Bits.vhd" "A0" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/fulladder4bits/fulladder4Bits.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709674414682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder fulladder4Bits:A4\|fulladder:A0\|halfadder:HA1 " "Elaborating entity \"halfadder\" for hierarchy \"fulladder4Bits:A4\|fulladder:A0\|halfadder:HA1\"" {  } { { "../fulladder/fulladder.vhd" "HA1" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/fulladder/fulladder.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709674414685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tablasum tablasum:A5 " "Elaborating entity \"tablasum\" for hierarchy \"tablasum:A5\"" {  } { { "testsumador.vhd" "A5" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/testSumador/testsumador.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709674414690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:A6 " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:A6\"" {  } { { "testsumador.vhd" "A6" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/testSumador/testsumador.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709674414699 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tablasum:A5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tablasum:A5\|Div0\"" {  } { { "../tablasum/tablasum.vhd" "Div0" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/tablasum/tablasum.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709674414825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tablasum:A5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tablasum:A5\|Mod0\"" {  } { { "../tablasum/tablasum.vhd" "Mod0" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/tablasum/tablasum.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709674414825 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1709674414825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tablasum:A5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"tablasum:A5\|lpm_divide:Div0\"" {  } { { "../tablasum/tablasum.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/tablasum/tablasum.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709674414861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tablasum:A5\|lpm_divide:Div0 " "Instantiated megafunction \"tablasum:A5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709674414861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709674414861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709674414861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709674414861 ""}  } { { "../tablasum/tablasum.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/tablasum/tablasum.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1709674414861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7gm " "Found entity 1: lpm_divide_7gm" {  } { { "db/lpm_divide_7gm.tdf" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/testSumador/db/lpm_divide_7gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674414904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709674414904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/testSumador/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674414920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709674414920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r2f " "Found entity 1: alt_u_div_r2f" {  } { { "db/alt_u_div_r2f.tdf" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/testSumador/db/alt_u_div_r2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674414920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709674414920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/testSumador/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674414982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709674414982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/testSumador/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674415014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709674415014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tablasum:A5\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"tablasum:A5\|lpm_divide:Mod0\"" {  } { { "../tablasum/tablasum.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/tablasum/tablasum.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709674415046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tablasum:A5\|lpm_divide:Mod0 " "Instantiated megafunction \"tablasum:A5\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709674415046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709674415046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709674415046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709674415046 ""}  } { { "../tablasum/tablasum.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/tablasum/tablasum.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1709674415046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b8m " "Found entity 1: lpm_divide_b8m" {  } { { "db/lpm_divide_b8m.tdf" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/testSumador/db/lpm_divide_b8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674415076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709674415076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/testSumador/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674415097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709674415097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t2f " "Found entity 1: alt_u_div_t2f" {  } { { "db/alt_u_div_t2f.tdf" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/testSumador/db/alt_u_div_t2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709674415111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709674415111 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UN\[5\] GND " "Pin \"UN\[5\]\" is stuck at GND" {  } { { "testsumador.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/testSumador/testsumador.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709674415265 "|testSumador|UN[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1709674415265 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709674415327 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709674415579 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709674415579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709674415624 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709674415624 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709674415624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709674415624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709674415643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:33:35 2024 " "Processing ended: Tue Mar 05 16:33:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709674415643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709674415643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709674415643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709674415643 ""}
