#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SCL */
#define SCL__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL__0__MASK 0x01u
#define SCL__0__PC CYREG_PRT12_PC0
#define SCL__0__PORT 12u
#define SCL__0__SHIFT 0
#define SCL__AG CYREG_PRT12_AG
#define SCL__BIE CYREG_PRT12_BIE
#define SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL__BYP CYREG_PRT12_BYP
#define SCL__DM0 CYREG_PRT12_DM0
#define SCL__DM1 CYREG_PRT12_DM1
#define SCL__DM2 CYREG_PRT12_DM2
#define SCL__DR CYREG_PRT12_DR
#define SCL__INP_DIS CYREG_PRT12_INP_DIS
#define SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL__MASK 0x01u
#define SCL__PORT 12u
#define SCL__PRT CYREG_PRT12_PRT
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL__PS CYREG_PRT12_PS
#define SCL__SHIFT 0
#define SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL__SLW CYREG_PRT12_SLW

/* SDA */
#define SDA__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA__0__MASK 0x02u
#define SDA__0__PC CYREG_PRT12_PC1
#define SDA__0__PORT 12u
#define SDA__0__SHIFT 1
#define SDA__AG CYREG_PRT12_AG
#define SDA__BIE CYREG_PRT12_BIE
#define SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA__BYP CYREG_PRT12_BYP
#define SDA__DM0 CYREG_PRT12_DM0
#define SDA__DM1 CYREG_PRT12_DM1
#define SDA__DM2 CYREG_PRT12_DM2
#define SDA__DR CYREG_PRT12_DR
#define SDA__INP_DIS CYREG_PRT12_INP_DIS
#define SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA__MASK 0x02u
#define SDA__PORT 12u
#define SDA__PRT CYREG_PRT12_PRT
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA__PS CYREG_PRT12_PS
#define SDA__SHIFT 1
#define SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA__SLW CYREG_PRT12_SLW

/* I2CS_I2C_FF */
#define I2CS_I2C_FF__ADR CYREG_I2C_ADR
#define I2CS_I2C_FF__CFG CYREG_I2C_CFG
#define I2CS_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2CS_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2CS_I2C_FF__CSR CYREG_I2C_CSR
#define I2CS_I2C_FF__D CYREG_I2C_D
#define I2CS_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2CS_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2CS_I2C_FF__PM_ACT_MSK 0x04u
#define I2CS_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2CS_I2C_FF__PM_STBY_MSK 0x04u
#define I2CS_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2CS_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2CS_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2CS_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2CS_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2CS_I2C_IRQ */
#define I2CS_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2CS_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2CS_I2C_IRQ__INTC_MASK 0x8000u
#define I2CS_I2C_IRQ__INTC_NUMBER 15u
#define I2CS_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2CS_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2CS_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2CS_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* IDAC8_viDAC8 */
#define IDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define IDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define IDAC8_viDAC8__D CYREG_DAC2_D
#define IDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define IDAC8_viDAC8__PM_ACT_MSK 0x04u
#define IDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define IDAC8_viDAC8__PM_STBY_MSK 0x04u
#define IDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define IDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define IDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define IDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define IDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define IDAC8_viDAC8__TR CYREG_DAC2_TR
#define IDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define IDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define IDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define IDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define IDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define IDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define IDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define IDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define IDAC8_viDAC8__TST CYREG_DAC2_TST

/* Mux_0 */
#define Mux_0__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Mux_0__0__MASK 0x01u
#define Mux_0__0__PC CYREG_PRT0_PC0
#define Mux_0__0__PORT 0u
#define Mux_0__0__SHIFT 0
#define Mux_0__AG CYREG_PRT0_AG
#define Mux_0__AMUX CYREG_PRT0_AMUX
#define Mux_0__BIE CYREG_PRT0_BIE
#define Mux_0__BIT_MASK CYREG_PRT0_BIT_MASK
#define Mux_0__BYP CYREG_PRT0_BYP
#define Mux_0__CTL CYREG_PRT0_CTL
#define Mux_0__DM0 CYREG_PRT0_DM0
#define Mux_0__DM1 CYREG_PRT0_DM1
#define Mux_0__DM2 CYREG_PRT0_DM2
#define Mux_0__DR CYREG_PRT0_DR
#define Mux_0__INP_DIS CYREG_PRT0_INP_DIS
#define Mux_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Mux_0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Mux_0__LCD_EN CYREG_PRT0_LCD_EN
#define Mux_0__MASK 0x01u
#define Mux_0__PORT 0u
#define Mux_0__PRT CYREG_PRT0_PRT
#define Mux_0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Mux_0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Mux_0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Mux_0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Mux_0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Mux_0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Mux_0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Mux_0__PS CYREG_PRT0_PS
#define Mux_0__SHIFT 0
#define Mux_0__SLW CYREG_PRT0_SLW

/* Mux_1 */
#define Mux_1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Mux_1__0__MASK 0x02u
#define Mux_1__0__PC CYREG_PRT0_PC1
#define Mux_1__0__PORT 0u
#define Mux_1__0__SHIFT 1
#define Mux_1__AG CYREG_PRT0_AG
#define Mux_1__AMUX CYREG_PRT0_AMUX
#define Mux_1__BIE CYREG_PRT0_BIE
#define Mux_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Mux_1__BYP CYREG_PRT0_BYP
#define Mux_1__CTL CYREG_PRT0_CTL
#define Mux_1__DM0 CYREG_PRT0_DM0
#define Mux_1__DM1 CYREG_PRT0_DM1
#define Mux_1__DM2 CYREG_PRT0_DM2
#define Mux_1__DR CYREG_PRT0_DR
#define Mux_1__INP_DIS CYREG_PRT0_INP_DIS
#define Mux_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Mux_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Mux_1__LCD_EN CYREG_PRT0_LCD_EN
#define Mux_1__MASK 0x02u
#define Mux_1__PORT 0u
#define Mux_1__PRT CYREG_PRT0_PRT
#define Mux_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Mux_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Mux_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Mux_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Mux_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Mux_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Mux_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Mux_1__PS CYREG_PRT0_PS
#define Mux_1__SHIFT 1
#define Mux_1__SLW CYREG_PRT0_SLW

/* Mux_2 */
#define Mux_2__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Mux_2__0__MASK 0x04u
#define Mux_2__0__PC CYREG_PRT0_PC2
#define Mux_2__0__PORT 0u
#define Mux_2__0__SHIFT 2
#define Mux_2__AG CYREG_PRT0_AG
#define Mux_2__AMUX CYREG_PRT0_AMUX
#define Mux_2__BIE CYREG_PRT0_BIE
#define Mux_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Mux_2__BYP CYREG_PRT0_BYP
#define Mux_2__CTL CYREG_PRT0_CTL
#define Mux_2__DM0 CYREG_PRT0_DM0
#define Mux_2__DM1 CYREG_PRT0_DM1
#define Mux_2__DM2 CYREG_PRT0_DM2
#define Mux_2__DR CYREG_PRT0_DR
#define Mux_2__INP_DIS CYREG_PRT0_INP_DIS
#define Mux_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Mux_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Mux_2__LCD_EN CYREG_PRT0_LCD_EN
#define Mux_2__MASK 0x04u
#define Mux_2__PORT 0u
#define Mux_2__PRT CYREG_PRT0_PRT
#define Mux_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Mux_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Mux_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Mux_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Mux_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Mux_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Mux_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Mux_2__PS CYREG_PRT0_PS
#define Mux_2__SHIFT 2
#define Mux_2__SLW CYREG_PRT0_SLW

/* Mux_3 */
#define Mux_3__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Mux_3__0__MASK 0x08u
#define Mux_3__0__PC CYREG_PRT0_PC3
#define Mux_3__0__PORT 0u
#define Mux_3__0__SHIFT 3
#define Mux_3__AG CYREG_PRT0_AG
#define Mux_3__AMUX CYREG_PRT0_AMUX
#define Mux_3__BIE CYREG_PRT0_BIE
#define Mux_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Mux_3__BYP CYREG_PRT0_BYP
#define Mux_3__CTL CYREG_PRT0_CTL
#define Mux_3__DM0 CYREG_PRT0_DM0
#define Mux_3__DM1 CYREG_PRT0_DM1
#define Mux_3__DM2 CYREG_PRT0_DM2
#define Mux_3__DR CYREG_PRT0_DR
#define Mux_3__INP_DIS CYREG_PRT0_INP_DIS
#define Mux_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Mux_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Mux_3__LCD_EN CYREG_PRT0_LCD_EN
#define Mux_3__MASK 0x08u
#define Mux_3__PORT 0u
#define Mux_3__PRT CYREG_PRT0_PRT
#define Mux_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Mux_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Mux_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Mux_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Mux_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Mux_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Mux_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Mux_3__PS CYREG_PRT0_PS
#define Mux_3__SHIFT 3
#define Mux_3__SLW CYREG_PRT0_SLW

/* Mux_4 */
#define Mux_4__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Mux_4__0__MASK 0x10u
#define Mux_4__0__PC CYREG_PRT0_PC4
#define Mux_4__0__PORT 0u
#define Mux_4__0__SHIFT 4
#define Mux_4__AG CYREG_PRT0_AG
#define Mux_4__AMUX CYREG_PRT0_AMUX
#define Mux_4__BIE CYREG_PRT0_BIE
#define Mux_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Mux_4__BYP CYREG_PRT0_BYP
#define Mux_4__CTL CYREG_PRT0_CTL
#define Mux_4__DM0 CYREG_PRT0_DM0
#define Mux_4__DM1 CYREG_PRT0_DM1
#define Mux_4__DM2 CYREG_PRT0_DM2
#define Mux_4__DR CYREG_PRT0_DR
#define Mux_4__INP_DIS CYREG_PRT0_INP_DIS
#define Mux_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Mux_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Mux_4__LCD_EN CYREG_PRT0_LCD_EN
#define Mux_4__MASK 0x10u
#define Mux_4__PORT 0u
#define Mux_4__PRT CYREG_PRT0_PRT
#define Mux_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Mux_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Mux_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Mux_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Mux_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Mux_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Mux_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Mux_4__PS CYREG_PRT0_PS
#define Mux_4__SHIFT 4
#define Mux_4__SLW CYREG_PRT0_SLW

/* Mux_5 */
#define Mux_5__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Mux_5__0__MASK 0x20u
#define Mux_5__0__PC CYREG_PRT0_PC5
#define Mux_5__0__PORT 0u
#define Mux_5__0__SHIFT 5
#define Mux_5__AG CYREG_PRT0_AG
#define Mux_5__AMUX CYREG_PRT0_AMUX
#define Mux_5__BIE CYREG_PRT0_BIE
#define Mux_5__BIT_MASK CYREG_PRT0_BIT_MASK
#define Mux_5__BYP CYREG_PRT0_BYP
#define Mux_5__CTL CYREG_PRT0_CTL
#define Mux_5__DM0 CYREG_PRT0_DM0
#define Mux_5__DM1 CYREG_PRT0_DM1
#define Mux_5__DM2 CYREG_PRT0_DM2
#define Mux_5__DR CYREG_PRT0_DR
#define Mux_5__INP_DIS CYREG_PRT0_INP_DIS
#define Mux_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Mux_5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Mux_5__LCD_EN CYREG_PRT0_LCD_EN
#define Mux_5__MASK 0x20u
#define Mux_5__PORT 0u
#define Mux_5__PRT CYREG_PRT0_PRT
#define Mux_5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Mux_5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Mux_5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Mux_5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Mux_5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Mux_5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Mux_5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Mux_5__PS CYREG_PRT0_PS
#define Mux_5__SHIFT 5
#define Mux_5__SLW CYREG_PRT0_SLW

/* Mux_6 */
#define Mux_6__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Mux_6__0__MASK 0x40u
#define Mux_6__0__PC CYREG_PRT0_PC6
#define Mux_6__0__PORT 0u
#define Mux_6__0__SHIFT 6
#define Mux_6__AG CYREG_PRT0_AG
#define Mux_6__AMUX CYREG_PRT0_AMUX
#define Mux_6__BIE CYREG_PRT0_BIE
#define Mux_6__BIT_MASK CYREG_PRT0_BIT_MASK
#define Mux_6__BYP CYREG_PRT0_BYP
#define Mux_6__CTL CYREG_PRT0_CTL
#define Mux_6__DM0 CYREG_PRT0_DM0
#define Mux_6__DM1 CYREG_PRT0_DM1
#define Mux_6__DM2 CYREG_PRT0_DM2
#define Mux_6__DR CYREG_PRT0_DR
#define Mux_6__INP_DIS CYREG_PRT0_INP_DIS
#define Mux_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Mux_6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Mux_6__LCD_EN CYREG_PRT0_LCD_EN
#define Mux_6__MASK 0x40u
#define Mux_6__PORT 0u
#define Mux_6__PRT CYREG_PRT0_PRT
#define Mux_6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Mux_6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Mux_6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Mux_6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Mux_6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Mux_6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Mux_6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Mux_6__PS CYREG_PRT0_PS
#define Mux_6__SHIFT 6
#define Mux_6__SLW CYREG_PRT0_SLW

/* Mux_7 */
#define Mux_7__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Mux_7__0__MASK 0x10u
#define Mux_7__0__PC CYREG_PRT1_PC4
#define Mux_7__0__PORT 1u
#define Mux_7__0__SHIFT 4
#define Mux_7__AG CYREG_PRT1_AG
#define Mux_7__AMUX CYREG_PRT1_AMUX
#define Mux_7__BIE CYREG_PRT1_BIE
#define Mux_7__BIT_MASK CYREG_PRT1_BIT_MASK
#define Mux_7__BYP CYREG_PRT1_BYP
#define Mux_7__CTL CYREG_PRT1_CTL
#define Mux_7__DM0 CYREG_PRT1_DM0
#define Mux_7__DM1 CYREG_PRT1_DM1
#define Mux_7__DM2 CYREG_PRT1_DM2
#define Mux_7__DR CYREG_PRT1_DR
#define Mux_7__INP_DIS CYREG_PRT1_INP_DIS
#define Mux_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Mux_7__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Mux_7__LCD_EN CYREG_PRT1_LCD_EN
#define Mux_7__MASK 0x10u
#define Mux_7__PORT 1u
#define Mux_7__PRT CYREG_PRT1_PRT
#define Mux_7__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Mux_7__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Mux_7__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Mux_7__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Mux_7__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Mux_7__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Mux_7__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Mux_7__PS CYREG_PRT1_PS
#define Mux_7__SHIFT 4
#define Mux_7__SLW CYREG_PRT1_SLW

/* LCD_Char_LCDPort */
#define LCD_Char_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_Char_LCDPort__0__MASK 0x01u
#define LCD_Char_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_Char_LCDPort__0__PORT 2u
#define LCD_Char_LCDPort__0__SHIFT 0
#define LCD_Char_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_Char_LCDPort__1__MASK 0x02u
#define LCD_Char_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_Char_LCDPort__1__PORT 2u
#define LCD_Char_LCDPort__1__SHIFT 1
#define LCD_Char_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_Char_LCDPort__2__MASK 0x04u
#define LCD_Char_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_Char_LCDPort__2__PORT 2u
#define LCD_Char_LCDPort__2__SHIFT 2
#define LCD_Char_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_Char_LCDPort__3__MASK 0x08u
#define LCD_Char_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_Char_LCDPort__3__PORT 2u
#define LCD_Char_LCDPort__3__SHIFT 3
#define LCD_Char_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_Char_LCDPort__4__MASK 0x10u
#define LCD_Char_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_Char_LCDPort__4__PORT 2u
#define LCD_Char_LCDPort__4__SHIFT 4
#define LCD_Char_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_Char_LCDPort__5__MASK 0x20u
#define LCD_Char_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_Char_LCDPort__5__PORT 2u
#define LCD_Char_LCDPort__5__SHIFT 5
#define LCD_Char_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_Char_LCDPort__6__MASK 0x40u
#define LCD_Char_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_Char_LCDPort__6__PORT 2u
#define LCD_Char_LCDPort__6__SHIFT 6
#define LCD_Char_LCDPort__AG CYREG_PRT2_AG
#define LCD_Char_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_Char_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_Char_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Char_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_Char_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_Char_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_Char_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_Char_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_Char_LCDPort__DR CYREG_PRT2_DR
#define LCD_Char_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Char_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_Char_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Char_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Char_LCDPort__MASK 0x7Fu
#define LCD_Char_LCDPort__PORT 2u
#define LCD_Char_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_Char_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Char_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Char_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Char_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Char_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Char_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Char_LCDPort__PS CYREG_PRT2_PS
#define LCD_Char_LCDPort__SHIFT 0
#define LCD_Char_LCDPort__SLW CYREG_PRT2_SLW

/* ADC_DelSig_DEC */
#define ADC_DelSig_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_DSM */
#define ADC_DelSig_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_DSM__TST1 CYREG_DSM0_TST1

/* ADC_DelSig_Ext_CP_Clk */
#define ADC_DelSig_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* ADC_DelSig_IRQ */
#define ADC_DelSig_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_DelSig_theACLK */
#define ADC_DelSig_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_theACLK__INDEX 0x00u
#define ADC_DelSig_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_theACLK__PM_STBY_MSK 0x01u

/* Pin_Ground */
#define Pin_Ground__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Pin_Ground__0__MASK 0x80u
#define Pin_Ground__0__PC CYREG_PRT2_PC7
#define Pin_Ground__0__PORT 2u
#define Pin_Ground__0__SHIFT 7
#define Pin_Ground__AG CYREG_PRT2_AG
#define Pin_Ground__AMUX CYREG_PRT2_AMUX
#define Pin_Ground__BIE CYREG_PRT2_BIE
#define Pin_Ground__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Ground__BYP CYREG_PRT2_BYP
#define Pin_Ground__CTL CYREG_PRT2_CTL
#define Pin_Ground__DM0 CYREG_PRT2_DM0
#define Pin_Ground__DM1 CYREG_PRT2_DM1
#define Pin_Ground__DM2 CYREG_PRT2_DM2
#define Pin_Ground__DR CYREG_PRT2_DR
#define Pin_Ground__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Ground__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Ground__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Ground__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Ground__MASK 0x80u
#define Pin_Ground__PORT 2u
#define Pin_Ground__PRT CYREG_PRT2_PRT
#define Pin_Ground__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Ground__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Ground__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Ground__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Ground__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Ground__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Ground__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Ground__PS CYREG_PRT2_PS
#define Pin_Ground__SHIFT 7
#define Pin_Ground__SLW CYREG_PRT2_SLW

/* Current_Source */
#define Current_Source__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Current_Source__0__MASK 0x80u
#define Current_Source__0__PC CYREG_PRT0_PC7
#define Current_Source__0__PORT 0u
#define Current_Source__0__SHIFT 7
#define Current_Source__AG CYREG_PRT0_AG
#define Current_Source__AMUX CYREG_PRT0_AMUX
#define Current_Source__BIE CYREG_PRT0_BIE
#define Current_Source__BIT_MASK CYREG_PRT0_BIT_MASK
#define Current_Source__BYP CYREG_PRT0_BYP
#define Current_Source__CTL CYREG_PRT0_CTL
#define Current_Source__DM0 CYREG_PRT0_DM0
#define Current_Source__DM1 CYREG_PRT0_DM1
#define Current_Source__DM2 CYREG_PRT0_DM2
#define Current_Source__DR CYREG_PRT0_DR
#define Current_Source__INP_DIS CYREG_PRT0_INP_DIS
#define Current_Source__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Current_Source__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Current_Source__LCD_EN CYREG_PRT0_LCD_EN
#define Current_Source__MASK 0x80u
#define Current_Source__PORT 0u
#define Current_Source__PRT CYREG_PRT0_PRT
#define Current_Source__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Current_Source__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Current_Source__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Current_Source__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Current_Source__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Current_Source__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Current_Source__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Current_Source__PS CYREG_PRT0_PS
#define Current_Source__SHIFT 7
#define Current_Source__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "DelSig_I2CS01_Example"
#define CY_VERSION "PSoC Creator  3.3 SP1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
