#ifndef ASM_AMCC440_H
#define ASM_AMCC440_H

#include <asm/cpu.h>

#define CLID_I2C_AMCC440	"hidd.i2c.amcc440"

typedef struct cpuregs {
    uint32_t    gpr[32];
    uint32_t    srr0;
    uint32_t    srr1;
    uint32_t    ctr;
    uint32_t    lr;
    uint32_t    xer;
    uint32_t    ccr;
    uint32_t    dar;
    uint32_t    dsisr;
} cpuregs_t;

typedef struct fpuregs {
    double      fpr[32];
    uint64_t    fpscr;
} fpuregs_t;

typedef struct AROSCPUContext {
    cpuregs_t   cpu;
    fpuregs_t   fpu;
} context_t;

/* Machine State Register */
#define MSR_POW 0x00040000
#define MSR_CE  0x00020000
#define MSR_EE  0x00008000
#define MSR_PR  0x00004000
#define MSR_FP  0x00002000
#define MSR_ME  0x00001000
#define MSR_FE0 0x00000800
#define MSR_DWE 0x00000400
#define MSR_DE  0x00000200
#define MSR_FE1 0x00000100
#define MSR_IS  0x00000020
#define MSR_DS  0x00000010

/* MMU TLB word 0 */
#define TLB_V	0x00000200

/* MMU protection bits (TLB word 2) */
#define TLB_SR  0x00000001      /* Supervisor State Read Enable */
#define TLB_SW  0x00000002      /* Supervisor State Write Enable */
#define TLB_SX  0x00000004      /* Supervisor State Execute Enable */
#define TLB_UR  0x00000008      /* User State Read Enable */
#define TLB_UW  0x00000010      /* User State Write Enable */
#define TLB_UX  0x00000020      /* User State Execute Enable */
#define TLB_E   0x00000080      /* Little Endian Enable */
#define TLB_G   0x00000100      /* Guarded */
#define TLB_M   0x00000200      /* Memory Coherence Required */
#define TLB_I   0x00000400      /* Caching Inhibited */
#define TLB_W   0x00000800      /* Write Through */

/* SPR registers */
#define XER     0x001   /* Integer Exception Register */
#define LR      0x008   /* Link Register */
#define CTR     0x009   /* Count Register */
#define DEC     0x016   /* Decrementer */
#define SRR0    0x01A   /* Save/Restore Register 0 */
#define SRR1    0x01B   /* Save/Restore Register 1 */
#define PID     0x030   /* Process ID */
#define DECAR   0x036   /* Decrementer Auto-Reload */
#define CSRR0   0x03A   /* Critical Save/Restore Register 0 */
#define CSRR1   0x03B   /* Critical Save/Restore Register 1 */
#define DEAR    0x03D   /* Data Exception Address Register */
#define ESR     0x03E   /* Exception Syndrome Register */
#define IVPR    0x03F   /* Interrupt Vector Prefix Register */
#define USPRG0  0x100   /* User Special Purpose Register General 0 */
#define SPRG4U  0x104   /* Special Purpose Register General 4. Usermode - read only */
#define SPRG5U  0x105   /* Special Purpose Register General 5. Usermode - read only */
#define SPRG6U  0x106   /* Special Purpose Register General 6. Usermode - read only */
#define SPRG7U  0x107   /* Special Purpose Register General 7. Usermode - read only */
#define TBLU    0x10C   /* Time Base Lower */
#define TBUU    0x10D   /* Time Base Upper */
#define SPRG0   0x110   /* Special Purpose Register General 0 */
#define SPRG1   0x111   /* Special Purpose Register General 1 */
#define SPRG2   0x112   /* Special Purpose Register General 2 */
#define SPRG3   0x113   /* Special Purpose Register General 3 */
#define SPRG4   0x114   /* Special Purpose Register General 4 */
#define SPRG5   0x115   /* Special Purpose Register General 5 */
#define SPRG6   0x116   /* Special Purpose Register General 6 */
#define SPRG7   0x117   /* Special Purpose Register General 7 */
#define TBL     0x11C   /* Time Base Lower */
#define TBU     0x11D   /* Time Base Upper */
#define PIR     0x11E   /* Processor ID Register */
#define PVR     0x11F   /* Processor Version Register */
#define DBSR    0x130   /* Debug Status Register */
#define DBCR0   0x134   /* Debug Control Register 0 */
#define DBCR1   0x135   /* Debug Control Register 1 */
#define DBCR2   0x136   /* Debug Control Register 2 */
#define IAC1    0x138   /* Instruction Address Compare 1 */
#define IAC2    0x139   /* Instruction Address Compare 2 */
#define IAC3    0x13A   /* Instruction Address Compare 3 */
#define IAC4    0x13B   /* Instruction Address Compare 4 */
#define DAC1    0x13C   /* Data Address Compare 1 */
#define DAC2    0x13D   /* Data Address Compare 2 */
#define DVC1    0x13E   /* Data Value Compare 1 */
#define DVC2    0x13F   /* Data Value Compare 2 */
#define TSR     0x150   /* Timer Status Register */
#define TCR     0x154   /* Timer Control Register */
#define IVOR0   0x190   /* Interrupt Vector Offset Register 0 */
#define IVOR1   0x191   /* Interrupt Vector Offset Register 1 */
#define IVOR2   0x192   /* Interrupt Vector Offset Register 2 */
#define IVOR3   0x193   /* Interrupt Vector Offset Register 3 */
#define IVOR4   0x194   /* Interrupt Vector Offset Register 4 */
#define IVOR5   0x195   /* Interrupt Vector Offset Register 5 */
#define IVOR6   0x196   /* Interrupt Vector Offset Register 6 */
#define IVOR7   0x197   /* Interrupt Vector Offset Register 7 */
#define IVOR8   0x198   /* Interrupt Vector Offset Register 8 */
#define IVOR9   0x199   /* Interrupt Vector Offset Register 9 */
#define IVOR10  0x19A   /* Interrupt Vector Offset Register 10 */
#define IVOR11  0x19B   /* Interrupt Vector Offset Register 11 */
#define IVOR12  0x19C   /* Interrupt Vector Offset Register 12 */
#define IVOR13  0x19D   /* Interrupt Vector Offset Register 13 */
#define IVOR14  0x19E   /* Interrupt Vector Offset Register 14 */
#define IVOR15  0x19F   /* Interrupt Vector Offset Register 15 */
#define MCSRR0  0x23A   /* Machine Check Save Restore Register 0 */
#define MCSRR1  0x23B   /* Machine Check Save Restore Register 1 */
#define MCSR    0x23C   /* Machine Check Status Register */
#define INV0    0x370   /* Instruction Cache Normal Victim 0 */
#define INV1    0x371   /* Instruction Cache Normal Victim 1 */
#define INV2    0x372   /* Instruction Cache Normal Victim 2 */
#define INV3    0x373   /* Instruction Cache Normal Victim 3 */
#define ITV0    0x374   /* Instruction Cache Transient Victim 0 */
#define ITV1    0x375   /* Instruction Cache Transient Victim 1 */
#define ITV2    0x376   /* Instruction Cache Transient Victim 2 */
#define ITV3    0x377   /* Instruction Cache Transient Victim 3 */
#define CCR1    0x378   /* Core Configuration Register 1 */
#define DNV0    0x390   /* Data Cache Normal Victim 0 */
#define DNV1    0x391   /* Data Cache Normal Victim 1 */
#define DNV2    0x392   /* Data Cache Normal Victim 2 */
#define DNV3    0x393   /* Data Cache Normal Victim 3 */
#define DTV0    0x394   /* Data Cache Transient Victim 0 */
#define DTV1    0x395   /* Data Cache Transient Victim 1 */
#define DTV2    0x396   /* Data Cache Transient Victim 2 */
#define DTV3    0x397   /* Data Cache Transient Victim 3 */
#define DVLIM   0x398   /* Data Cache Victim Limit */
#define IVLIM   0x399   /* Instruction Cache Victim Limit */
#define RSTCFG  0x39B   /* Reset Configuration */
#define DCDBTRL 0x39C   /* Data Cache Debug Tag Register Low */
#define DCDBTRH 0x39D   /* Data Cache Debug Tag Register High */
#define ICDBTRL 0x39E   /* Instruction Cache Debug Tag Register Low */
#define ICDBTRH 0x39F   /* Instruction Cache Debug Tag Register High */
#define MMUCR   0x3B2   /* Memory Management Unit Control Register */
#define CCR0    0x3B3   /* Core Configuration Register 0 */
#define ICDBDR  0x3D3   /* Instruction Cache Debug Data Register */
#define DBDR    0x3F3   /* Debug Data Register */

/* PVR register */
#define PVR_PPC440EP_B     0x422218D3
#define PVR_PPC440EP_C     0x422218D4
#define PVR_PPC460EX_B     0x130218a4

/* TCR register */
#define TCR_WP          0xc0000000
#define TCR_WP21        0x00000000
#define TCR_WP25        0x40000000
#define TCR_WP29        0x80000000
#define TCR_WP33        0xc0000000
#define TCR_WRC         0x30000000
#define TCR_WRC_NORESET 0x00000000
#define TCR_WRC_CORE    0x10000000
#define TCR_WRC_CHIP    0x20000000
#define TCR_WRC_SYSTEM  0x30000000
#define TCR_WIE         0x08000000
#define TCR_DIE         0x04000000
#define TCR_FP          0x03000000
#define TCR_FP_13       0x00000000
#define TCR_FP_17       0x01000000
#define TCR_FP_21       0x02000000
#define TCR_FP_25       0x03000000
#define TCR_FIE         0x00800000
#define TCR_ARE         0x00400000

/* TSR register */
#define TSR_ENW         0x80000000
#define TSR_WIS         0x40000000
#define TSR_WRS         0x30000000
#define TSR_WRS_NORESET 0x00000000
#define TSR_WRS_CORE    0x10000000
#define TSR_WRS_CHIP    0x20000000
#define TSR_WRS_SYSTEM  0x30000000
#define TSR_DIS         0x08000000
#define TSR_FIS         0x04000000

/* DCR registers */

#define rddcr(reg) \
    ({ unsigned long val; asm volatile("mfdcr %0,%1":"=r"(val):"i"(reg)); val; })

#define wrdcr(reg, val) \
    do { asm volatile("mtdcr %0,%1"::"i"(reg),"r"(val)); } while(0)

/* System device control */
#define CPR0_CFGADDR    0x000C  /* Clocking Configuration Address Register */
#define CPR0_CFGDATA    0x000D  /* Clocking Configuration Data Register */
#define CPR0_CLKUPD     0x0020  /* Clocking Update Register */
#define CPR0_ICFG       0x0140  /* Clock/Power Configuration Register */

/* PPC440 specific registers */
#define CPR0_PLLC0      0x0040  /* PLL Control Register */
#define CPR0_PLLD0      0x0060  /* PLL Divisor Register */
#define CPR0_PRIMAD0    0x0080  /* Primary A Divisor Register */
#define CPR0_PRIMBD0    0x00A0  /* Primary B Divisor Register */
#define CPR0_OPBD0      0x00C0  /* OPB Clock Divisor Register */
#define CPR0_PERD0      0x00E0  /* Peripheral Clock Divisor Register */
#define CPR0_MALD       0x0100  /* MAL Clock Divisor Register */
#define CPR0_SPCID      0x0120  /* Sync PCI Clock Divisor Register */

/* PPC460 specific registers */
#define CPR0_PLLC       0x0040  /* PLL Control Register */
#define CPR0_PLLD       0x0060  /* PLL Divisor Register */
#define CPR0_PLBED      0x0080  /* PLB Early Divisor Register */
#define CPR0_PLB2D      0x00A0  /* PLB Divisor Register */
#define CPR0_OPBD       0x00C0  /* OPB Clock Divisor Register */
#define CPR0_PERD       0x00E0  /* Peripheral Clock Divisor Register */
#define CPR0_AHBD       0x0100  /* AHB Clock Divisor Register */

#define SDR0_CFGADDR    0x000E  /* R/W System DCR Configuration Address Register */
#define SDR0_CFGDATA    0x000F  /* R/W System DCR Configuration Data Register */
#define SDR0_SDSTP0     0x0020  /*  R  Serial Device Strap Register 0 */
#define SDR0_SDSTP1     0x0021  /*  R  Serial Device Strap Register 1 */
#define SDR0_PINSTP     0x0040  /*  R  Pin Strapping Register */
#define SDR0_SDCS0      0x0060  /* R/W Serial Device Controller Settings Register */
#define SDR0_ECID0      0x0080  /* R/W Electronic Chip ID Register 0 */
#define SDR0_ECID1      0x0081  /* R/W Electronic Chip ID Register 1 */
#define SDR0_ECID2      0x0082  /* R/W Electronic Chip ID Register 2 */
#define SDR0_ECID3      0x0083  /* R/W Electronic Chip ID Register 3 */
#define SDR0_JTAG       0x00C0  /* R/W JTAG ID Register */
#define SDR0_DDRDL0     0x00E0  /* R/W DDR Delay Line Register */
#define SDR0_EBC0       0x0100  /* R/W EBC Configuration Register */
#define SDR0_UART0      0x0120  /* R/W UART Configuration Register 0 */
#define SDR0_UART1      0x0121  /* R/W UART Configuration Register 1 */
#define SDR0_UART2      0x0122  /* R/W UART Configuration Register 2 */
#define SDR0_UART3      0x0123  /* R/W UART Configuration Register 3 */
#define SDR0_CP440      0x0180  /* R/W 440CPU Control Register */
#define SDR0_SRST0      0x0200  /* R/W Individual Core Reset Control Register 0 */
#define SDR0_SRST1      0x0201  /* R/W Individual Core Reset Control Register 1 */
#define SDR0_SLPIPE0    0x0220  /* R/W PLB Slave Address Pipeline Disabling Register */
#define SDR0_AMP0       0x0240  /* R/W Alternate PLB4 Master Priority Register */
#define SDR0_AMP1       0x0241  /* R/W Alternate PLB3 Master Priority Register */
#define SDR0_MIRQ0      0x0260  /* R/W Master Interrupt Request Register 0 (PLB3) */
#define SDR0_MALTBL     0x0280  /* R/W MAL Transmit Burst Length Register */
#define SDR0_MALRBL     0x02A0  /* R/W MAL Receive Burst Length Register */
#define SDR0_MALTBS     0x02C0  /* R/W Reserved */
#define SDR0_MALRBS     0x02E0  /* R/W Reserved */
#define SDR0_PCI0       0x0300  /* R/W PCI Control Register */
#define SDR0_USB0       0x0320  /*  R  Universal Serial Bus Register 0 */
#define SDR0_CUST0      0x4000  /* R/W Register0 Reserved for Customer Use */
#define SDR0_SDSTP2     0x4001  /*  R  Read Only Version of SDR0_CUST0 */
#define SDR0_CUST1      0x4002  /* R/W Register1 Reserved for Customer Use */
#define SDR0_SDSTP3     0x4003  /*  R  Read Only Version of SDR0_CUST1 */
#define SDR0_PFC0       0x4100  /* R/W Pin Function Control Register 0 */
#define SDR0_PFC1       0x4101  /* R/W Pin Function Control Register 1 */
#define SDR0_MFR        0x4300  /* R/W Miscellaneous Function Register */
#define SDR0_EMAC0RXST  0x4301  /* R/W EMAC0 RX Status Register */
#define SDR0_EMAC0TXST  0x4302  /* R/W EMAC0 TX Status Register */
#define SDR0_EMAC0REJCNT 0x4303 /*  R  EMAC0 RX Packet Reject Counter */
#define SDR0_EMAC1RXST  0x4304  /* R/W EMAC1 RX Status Register */
#define SDR0_EMAC1TXST  0x4305  /* R/W EMAC1 TX Status Register */
#define SDR0_EMAC1REJCNT 0x4306 /*  R  EMAC1 RX Packet Reject Counter */
#define SDR0_HSF        0x4400  /* R/W DDR Hardware Self Refresh Register */

#define SDR0_MFR_ZMII_MODE_MASK         0x30000000

#define SDR0_MFR_ZMII_MODE_MII          0x00000000
#define SDR0_MFR_ZMII_MODE_SMII         0x10000000
#define SDR0_MFR_ZMII_MODE_RMII_10M     0x20000000
#define SDR0_MFR_ZMII_MODE_RMII_100M    0x30000000

/* 440EP DDR SDRAM Controller */
#define SDRAM0_CFGADDR  0x0010  /* R/W DDR-SDRAM Address Register */
#define SDRAM0_CFGDATA  0x0011  /* R/W DDR-SDRAM Data Register */
#define SDRAM0_B0CR     0x0040  /* R/W DDR SDRAM Bank 0 Configuration */
#define SDRAM0_B1CR     0x0044  /* R/W DDR SDRAM Bank 1 Configuration */
#define SDRAM0_B2CR     0x0048  /* R/W DDR SDRAM Bank 2 Configuration */
#define SDRAM0_B3CR     0x004C  /* R/W DDR SDRAM Bank 3 Configuration */

#define SDRAM_SDSZ_MASK  0x000E0000
#define SDRAM_SDSZ_256MB 0x000C0000
#define SDRAM_SDSZ_128MB 0x000A0000
#define SDRAM_SDSZ_64MB  0x00080000
#define SDRAM_SDSZ_32MB  0x00060000
#define SDRAM_SDSZ_16MB  0x00040000
#define SDRAM_SDSZ_8MB   0x00020000

/* 460EX DDR MQ Controller */
#define MQ0_B0BAS       0x0040
#define MQ0_B1BAS       0x0041
#define MQ0_B2BAS       0x0042
#define MQ0_B3BAS       0x0043

#define MQ0_BASSZ_MASK  0x0000FFC0
#define MQ0_BASSZ_0MB    0x0000
#define MQ0_BASSZ_8MB    0xFFC0
#define MQ0_BASSZ_16MB   0xFF80
#define MQ0_BASSZ_32MB   0xFF00
#define MQ0_BASSZ_64MB   0xFE00
#define MQ0_BASSZ_128MB  0xFC00
#define MQ0_BASSZ_256MB  0xF800
#define MQ0_BASSZ_512MB  0xF000
#define MQ0_BASSZ_1024MB 0xE000
#define MQ0_BASSZ_2048MB 0xC000
#define MQ0_BASSZ_4096MB 0x8000

/* Universal Interrupt Controller 0 */
#define UIC0_SR         0x00C0 /* R/Clear UIC 0 Status Register */
#define UIC0_SRS        0x00C1 /* W/Set   UIC 0 Status Register Set (reserved for debug only) */
#define UIC0_ER         0x00C2 /*  R/W    UIC 0 Enable Register */
#define UIC0_CR         0x00C3 /*  R/W    UIC 0 Critical Register */
#define UIC0_PR         0x00C4 /*  R/W    UIC 0 Polarity Register */
#define UIC0_TR         0x00C5 /*  R/W    UIC 0 Triggering Register */
#define UIC0_MSR        0x00C6 /*   R     UIC 0 Masked Status Register */
#define UIC0_VR         0x00C7 /*   R     UIC 0 Vector Register */
#define UIC0_VCR        0x00C8 /*   W     UIC 0 Vector Configuration Register */

/* Universal Interrupt Controller 1 */
#define UIC1_SR         0x00D0 /* R/Clear UIC 1 Status Register */
#define UIC1_SRS        0x00D1 /* W/Set   UIC 1 Status Register Set (reserved for debug only) */
#define UIC1_ER         0x00D2 /*  R/W    UIC 1 Enable Register */
#define UIC1_CR         0x00D3 /*  R/W    UIC 1 Critical Register */
#define UIC1_PR         0x00D4 /*  R/W    UIC 1 Polarity Register */
#define UIC1_TR         0x00D5 /*  R/W    UIC 1 Triggering Register */
#define UIC1_MSR        0x00D6 /*   R     UIC 1 Masked Status Register */
#define UIC1_VR         0x00D7 /*   R     UIC 1 Vector Register */
#define UIC1_VCR        0x00D8 /*   W     UIC 1 Vector Configuration Register */

/* 460EX only */

/* Universal Interrupt Controller 2 */
#define UIC2_SR         0x00E0 /* R/Clear UIC 2 Status Register */
#define UIC2_SRS        0x00E1 /* W/Set   UIC 2 Status Register Set (reserved for debug only) */
#define UIC2_ER         0x00E2 /*  R/W    UIC 2 Enable Register */
#define UIC2_CR         0x00E3 /*  R/W    UIC 2 Critical Register */
#define UIC2_PR         0x00E4 /*  R/W    UIC 2 Polarity Register */
#define UIC2_TR         0x00E5 /*  R/W    UIC 2 Triggering Register */
#define UIC2_MSR        0x00E6 /*   R     UIC 2 Masked Status Register */
#define UIC2_VR         0x00E7 /*   R     UIC 2 Vector Register */
#define UIC2_VCR        0x00E8 /*   W     UIC 2 Vector Configuration Register */

/* Universal Interrupt Controller 3 */
#define UIC3_SR         0x00F0 /* R/Clear UIC 3 Status Register */
#define UIC3_SRS        0x00F1 /* W/Set   UIC 3 Status Register Set (reserved for debug only) */
#define UIC3_ER         0x00F2 /*  R/W    UIC 3 Enable Register */
#define UIC3_CR         0x00F3 /*  R/W    UIC 3 Critical Register */
#define UIC3_PR         0x00F4 /*  R/W    UIC 3 Polarity Register */
#define UIC3_TR         0x00F5 /*  R/W    UIC 3 Triggering Register */
#define UIC3_MSR        0x00F6 /*   R     UIC 3 Masked Status Register */
#define UIC3_VR         0x00F7 /*   R     UIC 3 Vector Register */
#define UIC3_VCR        0x00F8 /*   W     UIC 3 Vector Configuration Register */

/* External 440 interrupt sources */
#define INTR_U0         0       /* UART0 Interrupt Status*/
#define INTR_U1         1       /* UART1 Interrupt Status*/
#define INTR_IIC0       2       /* IIC0 Interrupt Status*/
#define INTR_U2         3       /* UART2 Interrupt Status*/
#define INTR_U3         4       /* UART3 Interrupt Status*/
#define INTR_PCRW       5       /* PCI Command Register Write Interrupt Status */
#define INTR_PCIPM      6       /* PCI Power Management Interrupt Status */
#define INTR_IIC1       7       /* IIC1 Interrupt Status */
#define INTR_SPI        8       /* SPI Interrupt Status */
#define INTR_EPS        9       /* Ext PCI SERR Interrupt Status */
#define INTR_MTE        10      /* MAL TX EOB Interrupt Status */
#define INTR_MRE        11      /* MAL RX EOB Interrupt Status */
#define INTR_D0         12      /* DMA2P30 Channel 0 Interrupt Status */
#define INTR_D1         13      /* DMA2P30 Channel 1 Interrupt Status */
#define INTR_D2         14      /* DMA2P30 Channel 2 Interrupt Status */
#define INTR_D3         15      /* DMA2P30 Channel 3 Interrupt Status */
#define INTR_CT5        16      /* GPT Compare Timer 5 Interrupt Status */
#define INTR_CT6        17      /* GPT Compare Timer 6 Interrupt Status */
#define INTR_CT0        18      /* GPT Compare Timer 0 Interrupt Status */
#define INTR_CT1        19      /* GPT Compare Timer 1 Interrupt Status */
#define INTR_CT2        20      /* GPT Compare Timer 2 Interrupt Status */
#define INTR_CT3        21      /* GPT Compare Timer 3 Interrupt Status */
#define INTR_CT4        22      /* GPT Compare Timer 4 Interrupt Status */
#define INTR_EIR0       23      /* External IRQ 0 Interrupt Status */
#define INTR_EIR1       24      /* External IRQ 1 Interrupt Status */
#define INTR_EIR2       25      /* External IRQ 2 Interrupt Status */
#define INTR_EIR3       26      /* External IRQ 3 Interrupt Status */
#define INTR_EIR4       27      /* External IRQ 4 Interrupt Status */
#define INTR_EIR5       28      /* External IRQ 5 Interrupt Status */
#define INTR_EIR6       29      /* External IRQ 6 Interrupt Status */

#define INTR_MS         32      /* MAL SERR Interrupt Status */
#define INTR_MTDE       33      /* MAL TXDE Interrupt Status */
#define INTR_MRDE       34      /* MAL RXDE Interrupt Status */
#define INTR_DEUE       35      /* DDRSDRAM ECC Uncorrectable Error Interrupt Status */
#define INTR_DECE       36      /* DDRSDRAM ECC Correctable Error Interrupt Status */
#define INTR_EBC        37      /* EBC Interrupt Status */
#define INTR_NDFC       38      /* NDFC Interrupt Status */
#define INTR_OPB        39      /* OPB to PLB Bridge Interrupt Status */
#define INTR_USB1H1     40      /* USB1.1 Host 1 Interrupt Status */
#define INTR_USB1H2     41      /* USB1.1 Host 2 interrupt Status */
#define INTR_P2P0       42      /* PLB3 to PLB4 Bridge 0 Interrupt Status */
#define INTR_P2P1       43      /* PLB3 to PLB4 Bridge 1 Interrupt Status */
#define INTR_P2P2       44      /* PLB3 to PLB4 Bridge 2 Interrupt Status */
#define INTR_P2P3       45      /* PLB3 to PLB4 Bridge 3 Interrupt Status */
#define INTR_P2P4       46      /* PLB3 to PLB4 Bridge 4 Interrupt Status */
#define INTR_P2P5       47      /* PLB3 to PLB4 Bridge 5 Interrupt Status */
#define INTR_UDMA0      48      /* UDMA0 Interrupt Status */
#define INTR_UDMA1      49      /* UDMA1 Interrupt Status */
#define INTR_EIR7       50      /* External IRQ 7 Interrupt Status */
#define INTR_EIR8       51      /* External IRQ 8 Interrupt Status */
#define INTR_EIR9       52      /* External IRQ 9 Interrupt Status */
#define INTR_UDMA2      53      /* UDMA2 Interrupt Status */
#define INTR_UDMA3      54      /* UDMA3 Interrupt Status */
#define INTR_USBD       55      /* USB1.1 USB2.0 Device Interrupt Status */
#define INTR_SRE        56      /* Serial ROM Error Interrupt Status */
#define INTR_GDP        57      /* GPT Decrement Pulse Interrupt Status */
#define INTR_PPM        58      /* PLB Performance Monitor Interrupt Status */
#define INTR_EPP        59      /* EXT_PCI_PERR (parity) Interrupt Status */
#define INTR_ETH0       60      /* Ethernet 0 Interrupt Status */
#define INTR_EWU0       61      /* Ethernet 0 Wake-up Interrupt Status */
#define INTR_ETH1       62      /* Ethernet 1 Interrupt Status */
#define INTR_EWU1       63      /* Ethernet 1 Wake-up Interrupt Status */

/* 460ex Interrupts       [High/Low Polarity,Level Sensitivity]
 *  UIC0                  [   Rising/Falling,Edge Sensitivity ] */
#define INTR_UIC0_BASE           0
#define INTR_UIC0_CRITICAL       0x00104001
#define INTR_UIC0_POLARITY       0xffffffff
#define INTR_UIC0_TRIGGER        0x01800800
#define INTR_UIC0_CASCADE        0x0030c003
#define INTR_UIC0_UART1         (INTR_UIC0_BASE +  1)      // H L  UART1 
#define INTR_UIC0_IIC0          (INTR_UIC0_BASE +  2)      // H L 
#define INTR_UIC0_IIC1          (INTR_UIC0_BASE +  3)      // H L 
#define INTR_UIC0_PCI0_IN       (INTR_UIC0_BASE +  4)      // H L  PCI0 Inbound Message 
#define INTR_UIC0_PCI0_CWR      (INTR_UIC0_BASE +  5)      // H L  PCI0 Command Write Register 
#define INTR_UIC0_PCI0_PWR      (INTR_UIC0_BASE +  6)      // H L  PCI0 Power management 
#define INTR_UIC0_PCI0_VPD      (INTR_UIC0_BASE +  7)      // R E  PCI0 VPD Access 
#define INTR_UIC0_PCI0_MSI0     (INTR_UIC0_BASE +  8)      // R E  PCI0 MSI Level 0 
#define INTR_UIC0_EXT_IRQ0      (INTR_UIC0_BASE +  9)      // ? ?  External IRQ 0 
#define INTR_UIC0_UIC2_NC       (INTR_UIC0_BASE + 10)      // H L  UIC2 Cascade (Non-Critical)
#define INTR_UIC0_UIC2_CR       (INTR_UIC0_BASE + 11)      // H L  UIC2 Cascade (Critical)
#define INTR_UIC0_DMA2P40_CH0   (INTR_UIC0_BASE + 12)      // H L  DMA2P40 Channel 0
#define INTR_UIC0_DMA2P40_CH1   (INTR_UIC0_BASE + 13)      // H L  DMA2P40 Channel 1
#define INTR_UIC0_DMA2P40_CH2   (INTR_UIC0_BASE + 14)      // H L  DMA2P40 Channel 2
#define INTR_UIC0_DMA2P40_CH3   (INTR_UIC0_BASE + 15)      // H L  DMA2P40 Channel 3
#define INTR_UIC0_UIC3_NC       (INTR_UIC0_BASE + 16)      // H L  UIC3 Cascade (Non-Critical)
#define INTR_UIC0_UIC3_CR       (INTR_UIC0_BASE + 17)      // H L  UIC3 Cascade (Critical)
#define INTR_UIC0_EXT_IRQ1      (INTR_UIC0_BASE + 18)      // ? ?  External IRQ 1 
#define INTR_UIC0_TRNG_READY    (INTR_UIC0_BASE + 19)      // H L  TRNG ready
#define INTR_UIC0_PKA           (INTR_UIC0_BASE + 20)      // R E  PKA Ready
#define INTR_UIC0_HSDMA_FULL    (INTR_UIC0_BASE + 21)      // H L  HSDMA Command Pointer FIFO Full
#define INTR_UIC0_HSDMA_STATUS  (INTR_UIC0_BASE + 22)      // H L  HSDMA Command Status FIFO
#define INTR_UIC0_I2O_DOORBELL  (INTR_UIC0_BASE + 23)      // H L  I2O Inbound Doorbell
#define INTR_UIC0_I2O_N_EMPTY   (INTR_UIC0_BASE + 24)      // H L  I2O Inbound FIFO Not Empty
#define INTR_UIC0_I2O_LLW0      (INTR_UIC0_BASE + 25)      // H L  I2O Region 0 Low Latency PLB Write
#define INTR_UIC0_I2O_LLW1      (INTR_UIC0_BASE + 26)      // H L  I2O Region 1 Low Latency PLB Write
#define INTR_UIC0_I2O_HBW0      (INTR_UIC0_BASE + 27)      // H L  I2O Region 0 High Bandwidth PLB Write
#define INTR_UIC0_I2O_HBW1      (INTR_UIC0_BASE + 28)      // H L  I2O Region 1 High Bandwidth PLB Write
#define INTR_UIC0_EIP94         (INTR_UIC0_BASE + 29)      // H L  Security EIP-94
#define INTR_UIC0_UIC1_NC       (INTR_UIC0_BASE + 30)      // H L  UIC1 Cascade (Non-Critical)
#define INTR_UIC0_UIC1_CR       (INTR_UIC0_BASE + 31)      // H L  UIC1 Cascade (Critical)

/* 460ex Interrupts       [High/Low Polarity,Level Sensitivity]
 *  UIC1                  [   Rising/Falling,Edge Sensitivity ] */
#define INTR_UIC1_BASE          32
#define INTR_UIC1_CRITICAL       0x00000000
#define INTR_UIC1_POLARITY       0xffffffff
#define INTR_UIC1_TRIGGER        0x00fff000
#define INTR_UIC1_EXT_IRQ2      (INTR_UIC1_BASE +  0)      // ? ?  External IRQ 2
#define INTR_UIC1_UART0         (INTR_UIC1_BASE +  1)      // H L  Uart 0
#define INTR_UIC1_SPI           (INTR_UIC1_BASE +  2)      // H L  SPI
#define INTR_UIC1_TRNG_ALARM    (INTR_UIC1_BASE +  3)      // H L  TRNG Alarm
#define INTR_UIC1_ECC           (INTR_UIC1_BASE +  4)      // H L
#define INTR_UIC1_EBC           (INTR_UIC1_BASE +  5)      // H L
#define INTR_UIC1_NDFC          (INTR_UIC1_BASE +  6)      // H L
#define INTR_UIC1_EIPPKP_SLAVE  (INTR_UIC1_BASE +  7)      // H L
#define INTR_UIC1_PCI0_MSI1     (INTR_UIC1_BASE +  8)      // R E  PCI MSI Level 1
#define INTR_UIC1_PCI0_MSI2     (INTR_UIC1_BASE +  9)      // R E  PCI MSI Level 2
#define INTR_UIC1_PCI0_MSI3     (INTR_UIC1_BASE + 10)      // R E  PCI MSI Level 3
#define INTR_UIC1_L2            (INTR_UIC1_BASE + 11)      // R E
#define INTR_UIC1_GPT_CMP0      (INTR_UIC1_BASE + 12)      // R E  GPT Compare Timer 0
#define INTR_UIC1_GPT_CMP1      (INTR_UIC1_BASE + 13)      // R E  GPT Compare Timer 1
#define INTR_UIC1_GPT_CMP2      (INTR_UIC1_BASE + 14)      // R E  GPT Compare Timer 2
#define INTR_UIC1_GPT_CMP3      (INTR_UIC1_BASE + 15)      // R E  GPT Compare Timer 3
#define INTR_UIC1_GPT_CMP4      (INTR_UIC1_BASE + 16)      // R E  GPT Compare Timer 4
#define INTR_UIC1_GPT_CMP5      (INTR_UIC1_BASE + 17)      // R E  GPT Compare Timer 5
#define INTR_UIC1_GPT_CMP6      (INTR_UIC1_BASE + 18)      // R E  GPT Compare Timer 6
#define INTR_UIC1_GPT_DCT       (INTR_UIC1_BASE + 19)      // R E  GPT Down Count Timer
#define INTR_UIC1_EXT_IRQ3      (INTR_UIC1_BASE + 20)      // ? ?
#define INTR_UIC1_EXT_IRQ4      (INTR_UIC1_BASE + 21)      // ? ?
#define INTR_UIC1_HSDMA_ERR     (INTR_UIC1_BASE + 22)      // H L
#define INTR_UIC1_I2O_ERR       (INTR_UIC1_BASE + 23)      // H L
#define INTR_UIC1_SROM_ERR      (INTR_UIC1_BASE + 24)      // H L
#define INTR_UIC1_PCI0_ERROR    (INTR_UIC1_BASE + 25)      // H L
#define INTR_UIC1_EXT_IRQ5      (INTR_UIC1_BASE + 26)      // ? ?
#define INTR_UIC1_EXT_IRQ6      (INTR_UIC1_BASE + 27)      // ? ?
#define INTR_UIC1_UART2         (INTR_UIC1_BASE + 28)      // H L
#define INTR_UIC1_UART3         (INTR_UIC1_BASE + 29)      // H L
#define INTR_UIC1_EXT_IRQ7      (INTR_UIC1_BASE + 30)      // ? ?
#define INTR_UIC1_EXT_IRQ8      (INTR_UIC1_BASE + 31)      // ? ?

/* 460ex Interrupts       [High/Low Polarity,Level Sensitivity]
 *  UIC2                  [   Rising/Falling,Edge Sensitivity ] */
#define INTR_UIC2_BASE          64
#define INTR_UIC2_CRITICAL       0x00000000
#define INTR_UIC2_POLARITY       0xffffffff
#define INTR_UIC2_TRIGGER        0x00ff0000
#define INTR_UIC2_TAHOE0        (INTR_UIC2_BASE +  0)      // H L
#define INTR_UIC2_TAHOE1        (INTR_UIC2_BASE +  1)      // H L
#define INTR_UIC2_EXT_IRQ9      (INTR_UIC2_BASE +  2)      // ? ?
#define INTR_UIC2_MAL_SERR      (INTR_UIC2_BASE +  3)      // H L
#define INTR_UIC2_MAL_TXDE      (INTR_UIC2_BASE +  4)      // H L
#define INTR_UIC2_MAL_RXDE      (INTR_UIC2_BASE +  5)      // H L
#define INTR_UIC2_MAL_TX_EOB    (INTR_UIC2_BASE +  6)      // H L
#define INTR_UIC2_MAL_RX_EOB    (INTR_UIC2_BASE +  7)      // H L
#define INTR_UIC2_MAL_TX0       (INTR_UIC2_BASE +  8)      // R E
#define INTR_UIC2_MAL_TX1       (INTR_UIC2_BASE +  9)      // R E
#define INTR_UIC2_MAL_TX2       (INTR_UIC2_BASE + 10)      // R E
#define INTR_UIC2_MAL_TX3       (INTR_UIC2_BASE + 11)      // R E
#define INTR_UIC2_MAL_RX0       (INTR_UIC2_BASE + 12)      // R E
#define INTR_UIC2_MAL_RX1       (INTR_UIC2_BASE + 13)      // R E
#define INTR_UIC2_MAL_RX2       (INTR_UIC2_BASE + 14)      // R E
#define INTR_UIC2_MAL_RX3       (INTR_UIC2_BASE + 15)      // R E
#define INTR_UIC2_EMAC0         (INTR_UIC2_BASE + 16)      // H L
#define INTR_UIC2_EMAC1         (INTR_UIC2_BASE + 17)      // H L
#define INTR_UIC2_EMAC2         (INTR_UIC2_BASE + 18)      // H L
#define INTR_UIC2_EMAC3         (INTR_UIC2_BASE + 19)      // H L
#define INTR_UIC2_EMAC0_WAKE    (INTR_UIC2_BASE + 20)      // H L
#define INTR_UIC2_EMAC1_WAKE    (INTR_UIC2_BASE + 21)      // H L
#define INTR_UIC2_EMAC2_WAKE    (INTR_UIC2_BASE + 22)      // H L
#define INTR_UIC2_EMAC3_WAKE    (INTR_UIC2_BASE + 23)      // H L
#define INTR_UIC2_EXT_IRQ10     (INTR_UIC2_BASE + 24)      // H L
#define INTR_UIC2_EXT_IRQ11     (INTR_UIC2_BASE + 25)      // ? ?
/* UIC1, IRQ port (INTR_UIC2_BASE + 26) is reserved */
#define INTR_UIC2_AHBARB_ERR    (INTR_UIC2_BASE + 27)      // H L
#define INTR_UIC2_USB_OTG       (INTR_UIC2_BASE + 28)      // H L
#define INTR_UIC2_USB_EHCI      (INTR_UIC2_BASE + 29)      // H L
#define INTR_UIC2_USB_OHCI      (INTR_UIC2_BASE + 30)      // H L
#define INTR_UIC2_USB_OHCI_SMI  (INTR_UIC2_BASE + 31)      // H L

/* 460ex Interrupts       [High/Low Polarity,Level Sensitivity]
 *  UIC3                  [   Rising/Falling,Edge Sensitivity ] */
#define INTR_UIC3_BASE          96
#define INTR_UIC3_CRITICAL       0x00000000
#define INTR_UIC3_POLARITY       0xf7dfffff
#define INTR_UIC3_TRIGGER        0x69a000ff
#define INTR_UIC3_PE0_AL        (INTR_UIC3_BASE +  0)      // H L  PCIE0 (if SATA is disabled)
#define INTR_UIC3_SATA          (INTR_UIC3_BASE +  0)      // H L  SATA (if PCIE0 is disabled)
#define INTR_UIC3_PE0_VPD       (INTR_UIC3_BASE +  1)      // R E
#define INTR_UIC3_PE0_HOTPLUG   (INTR_UIC3_BASE +  2)      // R E
#define INTR_UIC3_PE0_TCR       (INTR_UIC3_BASE +  3)      // H L
#define INTR_UIC3_PE0_VCO       (INTR_UIC3_BASE +  4)      // F E
#define INTR_UIC3_PE0_DCR       (INTR_UIC3_BASE +  5)      // H L
#define INTR_UIC3_PE1_AL        (INTR_UIC3_BASE +  6)      // H L
#define INTR_UIC3_PE1_VPD       (INTR_UIC3_BASE +  7)      // R E
#define INTR_UIC3_PE1_HOTPLUG   (INTR_UIC3_BASE +  8)      // R E
#define INTR_UIC3_PE1_TCR       (INTR_UIC3_BASE +  9)      // H L
#define INTR_UIC3_PE1_VCO       (INTR_UIC3_BASE + 10)      // F E
#define INTR_UIC3_PE1_DCR       (INTR_UIC3_BASE + 11)      // H L
#define INTR_UIC3_PE0_INTA      (INTR_UIC3_BASE + 12)      // H L
#define INTR_UIC3_PE0_INTB      (INTR_UIC3_BASE + 13)      // H L
#define INTR_UIC3_PE0_INTC      (INTR_UIC3_BASE + 14)      // H L
#define INTR_UIC3_PE0_INTD      (INTR_UIC3_BASE + 15)      // H L
#define INTR_UIC3_PE1_INTA      (INTR_UIC3_BASE + 16)      // H L
#define INTR_UIC3_PE1_INTB      (INTR_UIC3_BASE + 17)      // H L
#define INTR_UIC3_PE1_INTC      (INTR_UIC3_BASE + 18)      // H L
#define INTR_UIC3_PE1_INTD      (INTR_UIC3_BASE + 19)      // H L
#define INTR_UIC3_EXT_IRQ12     (INTR_UIC3_BASE + 20)      // ? ?
#define INTR_UIC3_EXT_IRQ13     (INTR_UIC3_BASE + 21)      // ? ?
#define INTR_UIC3_EXT_IRQ14     (INTR_UIC3_BASE + 22)      // ? ?
#define INTR_UIC3_EXT_IRQ15     (INTR_UIC3_BASE + 23)      // ? ?
#define INTR_UIC3_PE_MSI0       (INTR_UIC3_BASE + 24)      // R E
#define INTR_UIC3_PE_MSI1       (INTR_UIC3_BASE + 25)      // R E
#define INTR_UIC3_PE_MSI2       (INTR_UIC3_BASE + 26)      // R E
#define INTR_UIC3_PE_MSI3       (INTR_UIC3_BASE + 27)      // R E
#define INTR_UIC3_PE_MSI4       (INTR_UIC3_BASE + 28)      // R E
#define INTR_UIC3_PE_MSI5       (INTR_UIC3_BASE + 29)      // R E
#define INTR_UIC3_PE_MSI6       (INTR_UIC3_BASE + 30)      // R E
#define INTR_UIC3_PE_MSI7       (INTR_UIC3_BASE + 31)      // R E

/* UART registers */

#define IIC0_XTCNTLSS		0xEF60070F
#define IIC0_DIRECTCNTL	0xEF600710

#define IIC1_XTCNTLSS		0xEF60080F
#define IIC1_DIRECTCNTL	0xEF600810

#define IIC_XTCNTLSS_SRST		0x01

#define IIC_DIRECTCNTL_SDAC	0x08
#define IIC_DIRECTCNTL_SCLC	0x04
#define IIC_DIRECTCNTL_MSDA	0x02
#define IIC_DIRECTCNTL_MSCL	0x01

/* UART0 */
#define UART0_RBR       0xEF600300
#define UART0_THR       0xEF600300
#define UART0_IER       0xEF600301
#define UART0_IIR       0xEF600302
#define UART0_FCR       0xEF600302
#define UART0_LCR       0xEF600303
#define UART0_MCR       0xEF600304
#define UART0_LSR       0xEF600305
#define UART0_MSR       0xEF600306
#define UART0_SCR       0xEF600307
#define UART0_DLL       0xEF600300
#define UART0_DLM       0xEF600301

/* UART1 */
#define UART1_RBR       0xEF600400
#define UART1_THR       0xEF600400
#define UART1_IER       0xEF600401
#define UART1_IIR       0xEF600402
#define UART1_FCR       0xEF600402
#define UART1_LCR       0xEF600403
#define UART1_MCR       0xEF600404
#define UART1_LSR       0xEF600405
#define UART1_MSR       0xEF600406
#define UART1_SCR       0xEF600407
#define UART1_DLL       0xEF600400
#define UART1_DLM       0xEF600401

/* UART2 */
#define UART2_RBR       0xEF600500
#define UART2_THR       0xEF600500
#define UART2_IER       0xEF600501
#define UART2_IIR       0xEF600502
#define UART2_FCR       0xEF600502
#define UART2_LCR       0xEF600503
#define UART2_MCR       0xEF600504
#define UART2_LSR       0xEF600505
#define UART2_MSR       0xEF600506
#define UART2_SCR       0xEF600507
#define UART2_DLL       0xEF600500
#define UART2_DLM       0xEF600501

/* UART3 */
#define UART3_RBR       0xEF600600
#define UART3_THR       0xEF600600
#define UART3_IER       0xEF600601
#define UART3_IIR       0xEF600602
#define UART3_FCR       0xEF600602
#define UART3_LCR       0xEF600603
#define UART3_MCR       0xEF600604
#define UART3_LSR       0xEF600605
#define UART3_MSR       0xEF600606
#define UART3_SCR       0xEF600607
#define UART3_DLL       0xEF600600
#define UART3_DLM       0xEF600601

#define UART_IER_EDSSI  0x08
#define UART_IER_ELSI   0x04
#define UART_IER_ETBEI  0x02
#define UART_IER_ERBFI  0x01

#define UART_IIR_FE             0xc0
#define UART_IIR_FE_ENABLED     0xc0
#define UART_IIR_FE_DISABLED    0x00
#define UART_IIR_INTID          0x0e
#define UART_IIR_INTID_4        0x00
#define UART_IIR_INTID_3        0x02
#define UART_IIR_INTID_2        0x04
#define UART_IIR_INITD_1        0x06
#define UART_IIR_INTID_0        0x0c
#define UART_IIR_INTP           0x01

#define UART_FCR_RFTL       0xc0
#define UART_FCR_RFTL_01    0x00
#define UART_FCR_RFTL_16    0x40
#define UART_FCR_RFTL_32    0x80
#define UART_FCR_RFTL_56    0xc0
#define UART_FCR_DMS        0x08
#define UART_FCR_TFR        0x04
#define UART_FCR_RFR        0x02
#define UART_FCR_FE         0x01

#define UART_LCR_DLAB       0x80
#define UART_LCR_SB         0x40
#define UART_LCR_SP         0x20
#define UART_LCR_EPS        0x10
#define UART_LCR_PEN        0x08
#define UART_LCR_SBS        0x04
#define UART_LCR_WLS        0x03
#define UART_LCR_WLS_5      0x00
#define UART_LCR_WLS_6      0x01
#define UART_LCR_WLS_7      0x02
#define UART_LCR_WLS_8      0x03

#define UART_MCR_AFC        0x20
#define UART_MCR_LOOP       0x10
#define UART_MCR_OUT2       0x08
#define UART_MCR_OUT1       0x04
#define UART_MCR_RTS        0x02
#define UART_MCR_DTR        0x01

#define UART_LSR_RFE    0x80
#define UART_LSR_TEMT   0x40
#define UART_LSR_THRE   0x20
#define UART_LSR_BI     0x10
#define UART_LSR_FE     0x08
#define UART_LSR_PE     0x04
#define UART_LSR_OE     0x02
#define UART_LSR_DR     0x01

#define UART_MSR_DCD    0x80
#define UART_LSR_RI     0x40
#define UART_LSR_DSR    0x20
#define UART_LSR_CTS    0x10
#define UART_LSR_DDCD   0x08
#define UART_LSR_TERI   0x04
#define UART_LSR_DDSR   0x02
#define UART_LSR_DCTS   0x01

#define PCI0_IO        0xe8000000
#define PCI0_IO_SIZE   0x04000000
#define PCI0_MEM       0x80000000
#define PCI0_MEM_SIZE  0x20000000

#define PCI0_CFGADDR   0xeec00000
#define PCI0_CFGDATA   0xeec00004

#define PCI0_BAR0L     0xeec80010
#define PCI0_BAR0H     0xeec80014

#define PCI0_POM0LAL   0xeec80068 
#define PCI0_POM0LAH   0xeec8006c 
#define PCI0_POM0SA    0xeec80070 
#define PCI0_POM0PCIAL 0xeec80074 
#define PCI0_POM0PCIAH 0xeec80078

#define PCI0_POM1LAL   0xeec8007c 
#define PCI0_POM1LAH   0xeec80080 
#define PCI0_POM1SA    0xeec80084 
#define PCI0_POM1PCIAL 0xeec80088 
#define PCI0_POM1PCIAH 0xeec8008c

#define PCI0_PIM0SAL   0xeec80098
#define PCI0_PIM0SAH   0xeec800f8
#define PCI0_PIM0LAL   0xeec8009c
#define PCI0_PIM0LAH   0xeec800a0

#define GPT0_TBC        0xef600000
#define GPT0_DCT0       0xef600110
#define GPT0_DCIS       0xef60011c
#define GPT0_DCIS_DCIS  0x80000000

/* ZMII interface */
#define ZMII_FER        0xef600d00
#define ZMII_SSR        0xef600d04
#define ZMII_SMIISR     0xef600d08

#define ZMII_RMII       0x22000000
#define ZMII_MDI0       0x80000000

#define ZMII_FER_DIS    0x0
#define ZMII_FER_MDI    0x8
#define ZMII_FER_SMII   0x4
#define ZMII_FER_RMII   0x2
#define ZMII_FER_MII    0x1

#define ZMII_FER_RSVD11         (0x00200000)
#define ZMII_FER_RSVD10         (0x00100000)
#define ZMII_FER_RSVD14_31      (0x0003FFFF)

#define ZMII_FER_V(__x)         (((3 - __x) * 4) + 16)

/* ZMII Speed Selection Register Bit Definitions */
#define ZMII_SSR_SCI            (0x4)
#define ZMII_SSR_FSS            (0x2)
#define ZMII_SSR_SP             (0x1)
#define ZMII_SSR_RSVD16_31      (0x0000FFFF)

#define ZMII_SSR_V(__x)         (((3 - __x) * 4) + 16)

/* ZMII SMII Status Register Bit Definitions */
#define ZMII_SMIISR_E1          (0x80)
#define ZMII_SMIISR_EC          (0x40)
#define ZMII_SMIISR_EN          (0x20)
#define ZMII_SMIISR_EJ          (0x10)
#define ZMII_SMIISR_EL          (0x08)
#define ZMII_SMIISR_ED          (0x04)
#define ZMII_SMIISR_ES          (0x02)
#define ZMII_SMIISR_EF          (0x01)

#define ZMII_SMIISR_V(__x)      ((3 - __x) * 8)

#define EMAC_M0                 (0)
#define EMAC_M1                 (4)
#define EMAC_TXM0               (8)
#define EMAC_TXM1               (12)
#define EMAC_RXM                (16)
#define EMAC_ISR                (20)
#define EMAC_IER                (24)
#define EMAC_IAH                (28)
#define EMAC_IAL                (32)
#define EMAC_PAUSE_TIME_REG     (44)
#define EMAC_I_FRAME_GAP_REG    (88)
#define EMAC_STACR              (92)
#define EMAC_TRTR               (96)
#define EMAC_RX_HI_LO_WMARK     (100)

#define EMAC0_BASE               0xef600e00
#define EMAC1_BASE               0xef600f00

/* bit definitions */
/* MODE REG 0 */
#define EMAC_M0_RXI             (0x80000000)
#define EMAC_M0_TXI             (0x40000000)
#define EMAC_M0_SRST            (0x20000000)
#define EMAC_M0_TXE             (0x10000000)
#define EMAC_M0_RXE             (0x08000000)
#define EMAC_M0_WKE             (0x04000000)

#define EMAC_M1_FDE             0x80000000
#define EMAC_M1_ILE             0x40000000
#define EMAC_M1_VLE             0x20000000
#define EMAC_M1_EIFC            0x10000000
#define EMAC_M1_APP             0x08000000
#define EMAC_M1_AEMI            0x02000000
#define EMAC_M1_IST             0x01000000
#define EMAC_M1_MF_1000MBPS     0x00800000      /* 0's for 10MBPS */
#define EMAC_M1_MF_100MBPS      0x00400000
#define EMAC_M1_RFS_4K          0x00300000      /* ~4k for 512 byte */
#define EMAC_M1_RFS_2K          0x00200000
#define EMAC_M1_RFS_1K          0x00100000
#define EMAC_M1_TX_FIFO_2K      0x00080000      /* 0's for 512 byte */
#define EMAC_M1_TX_FIFO_1K      0x00040000
#define EMAC_M1_TR0_DEPEND      0x00010000      /* 0'x for single packet */
#define EMAC_M1_TR0_MULTI       0x00008000
#define EMAC_M1_TR1_DEPEND      0x00004000
#define EMAC_M1_TR1_MULTI       0x00002000
#define EMAC_M1_JUMBO_ENABLE    0x00001000

/* Transmit Mode Register 0 */
#define EMAC_TXM0_GNP0          (0x80000000)
#define EMAC_TXM0_GNP1          (0x40000000)
#define EMAC_TXM0_GNPD          (0x20000000)
#define EMAC_TXM0_FC            (0x10000000)

/* Receive Mode Register */
#define EMAC_RMR_SP             (0x80000000)
#define EMAC_RMR_SFCS           (0x40000000)
#define EMAC_RMR_ARRP           (0x20000000)
#define EMAC_RMR_ARP            (0x10000000)
#define EMAC_RMR_AROP           (0x08000000)
#define EMAC_RMR_ARPI           (0x04000000)
#define EMAC_RMR_PPP            (0x02000000)
#define EMAC_RMR_PME            (0x01000000)
#define EMAC_RMR_PMME           (0x00800000)
#define EMAC_RMR_IAE            (0x00400000)
#define EMAC_RMR_MIAE           (0x00200000)
#define EMAC_RMR_BAE            (0x00100000)
#define EMAC_RMR_MAE            (0x00080000)

/* Interrupt Status & enable Regs */
#define EMAC_ISR_OVR            (0x02000000)
#define EMAC_ISR_PP             (0x01000000)
#define EMAC_ISR_BP             (0x00800000)
#define EMAC_ISR_RP             (0x00400000)
#define EMAC_ISR_SE             (0x00200000)
#define EMAC_ISR_SYE            (0x00100000)
#define EMAC_ISR_BFCS           (0x00080000)
#define EMAC_ISR_PTLE           (0x00040000)
#define EMAC_ISR_ORE            (0x00020000)
#define EMAC_ISR_IRE            (0x00010000)
#define EMAC_ISR_DBDM           (0x00000200)
#define EMAC_ISR_DB0            (0x00000100)
#define EMAC_ISR_SE0            (0x00000080)
#define EMAC_ISR_TE0            (0x00000040)
#define EMAC_ISR_DB1            (0x00000020)
#define EMAC_ISR_SE1            (0x00000010)
#define EMAC_ISR_TE1            (0x00000008)
#define EMAC_ISR_MOS            (0x00000002)
#define EMAC_ISR_MOF            (0x00000001)

/* STA CONTROL REG */
#define EMAC_STACR_OC           (0x00008000)
#define EMAC_STACR_PHYE         (0x00004000)
#define EMAC_STACR_WRITE        (0x00002000)
#define EMAC_STACR_READ         (0x00001000)
#define EMAC_STACR_CLK_83MHZ    (0x00000800)  /* 0's for 50Mhz */
#define EMAC_STACR_CLK_66MHZ    (0x00000400)
#define EMAC_STACR_CLK_100MHZ   (0x00000C00)

#define EMAC_STACR_OC_MASK      (0x00000000)

/* Transmit Request Threshold Register */
#define EMAC_TRTR_256           (0x18000000)   /* 0's for 64 Bytes */
#define EMAC_TRTR_192           (0x10000000)
#define EMAC_TRTR_128           (0x01000000)

/* the follwing defines are for the MadMAL status and control registers. */
#define EMAC_TX_CTRL_GFCS       (0x0200)
#define EMAC_TX_CTRL_GP         (0x0100)
#define EMAC_TX_CTRL_ISA        (0x0080)
#define EMAC_TX_CTRL_RSA        (0x0040)
#define EMAC_TX_CTRL_IVT        (0x0020)
#define EMAC_TX_CTRL_RVT        (0x0010)

#define EMAC_TX_CTRL_DEFAULT (EMAC_TX_CTRL_GFCS |EMAC_TX_CTRL_GP)

#define EMAC_TX_ST_BFCS         (0x0200)
#define EMAC_TX_ST_BPP          (0x0100)
#define EMAC_TX_ST_LCS          (0x0080)
#define EMAC_TX_ST_ED           (0x0040)
#define EMAC_TX_ST_EC           (0x0020)
#define EMAC_TX_ST_LC           (0x0010)
#define EMAC_TX_ST_MC           (0x0008)
#define EMAC_TX_ST_SC           (0x0004)
#define EMAC_TX_ST_UR           (0x0002)
#define EMAC_TX_ST_SQE          (0x0001)

#define EMAC_TX_ST_DEFAULT      (0x03F3)

/* madmal receive status / Control bits */

#define EMAC_RX_ST_OE           (0x0200)
#define EMAC_RX_ST_PP           (0x0100)
#define EMAC_RX_ST_BP           (0x0080)
#define EMAC_RX_ST_RP           (0x0040)
#define EMAC_RX_ST_SE           (0x0020)
#define EMAC_RX_ST_AE           (0x0010)
#define EMAC_RX_ST_BFCS         (0x0008)
#define EMAC_RX_ST_PTL          (0x0004)
#define EMAC_RX_ST_ORE          (0x0002)
#define EMAC_RX_ST_IRE          (0x0001)
/* all the errors we care about */
#define EMAC_RX_ERRORS          (0x03FF)

/* AMCC460 USB */
#define OHCI0_HCREV             (0xef000000)    /* 0x4 bffd0000 */
#define EHCI0_HCCAPBASE         (0xef000400)    /* 0x4 bffd0400 */

/* AMCC460 IDE/SATA */
#define SATA0_CDR0              (0xef001000)    /* 0x4 bffd1000 */
#define SATA0_SCR0              (0xef001024)    /* 0x4 bffd1024 */
#define SATA0_SCR2              (0xef00102c)    /* 0x4 bffd102c */

#endif /*ASM_AMCC440_H*/
