<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\james\OneDrive\verilog\blueplate\arduino_io_4b\arduino_io_4b_tang\impl\gwsynthesis\arduino_io_4b_tang.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\james\OneDrive\verilog\blueplate\arduino_io_4b\arduino_io_4b_tang\src\tangnano20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Aug 24 06:05:15 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4670</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3319</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>135</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>3</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sysclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sysclk_ibuf/I </td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io/mem_src_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myprocessorcore/mem_src_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io/mem_key_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myprocessorcore/mem_key_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io/mem_cmd_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myprocessorcore/mem_cmd_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io/mem_dst_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myprocessorcore/mem_dst_clk_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sysclk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">91.427(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of wire_mem_src_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_src_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_key_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_key_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_cmd_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_cmd_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_dst_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_dst_clkb!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sysclk</td>
<td>Setup</td>
<td>-36.642</td>
<td>135</td>
</tr>
<tr>
<td>sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.938</td>
<td>myprocessorcore/cpu_data_1_1_s0/Q</td>
<td>myprocessorcore/cpu_address_0_10_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.903</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.898</td>
<td>myprocessorcore/usr_wideptr_C_2_s0/Q</td>
<td>myprocessorcore/cpu_address_0_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.863</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.857</td>
<td>myprocessorcore/cpu_data_1_1_s0/Q</td>
<td>myprocessorcore/cpu_address_0_7_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.822</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.811</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/reg_statemachine_program.00000011_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.776</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.777</td>
<td>myprocessorcore/cpu_data_1_1_s0/Q</td>
<td>myprocessorcore/cpu_address_0_8_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.742</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.771</td>
<td>myprocessorcore/cpu_data_1_1_s0/Q</td>
<td>myprocessorcore/cpu_address_0_12_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.736</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.723</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/reg_statemachine_program.11111111_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.688</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.723</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/reg_statemachine_program.00000010_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.688</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.711</td>
<td>myprocessorcore/cpu_data_1_1_s0/Q</td>
<td>myprocessorcore/cpu_address_0_6_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.689</td>
<td>myprocessorcore/usr_wideptr_3_9_s0/Q</td>
<td>myprocessorcore/cpu_address_0_13_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.654</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.678</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/usr_wideptr_C_0_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.643</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.678</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/usr_wideptr_C_1_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.643</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.678</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/usr_wideptr_C_2_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.643</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.678</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/usr_wideptr_C_3_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.643</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.667</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/reg_programcounter_6_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.590</td>
<td>myprocessorcore/cpu_data_1_1_s0/Q</td>
<td>myprocessorcore/cpu_address_0_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.586</td>
<td>myprocessorcore/usr_wideptr_C_2_s0/Q</td>
<td>myprocessorcore/cpu_address_0_1_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.551</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.585</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/usr_wideptr_3_11_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.585</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/usr_wideptr_3_13_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.585</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/usr_wideptr_3_14_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.564</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/usr_wideptr_A_14_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.529</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.508</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/usr_address_3_2_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.473</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.508</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/usr_address_3_4_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.473</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.508</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/usr_address_3_6_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.473</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.501</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/usr_address_1_0_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.466</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.987</td>
<td>myprocessorcore/n14560_s11/I3</td>
<td>myprocessorcore/mem_src_clk_s0/D</td>
<td>wire_mem_src_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>0.787</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.615</td>
<td>myprocessorcore/n16180_s11/I1</td>
<td>myprocessorcore/mem_cmd_clk_s0/D</td>
<td>wire_mem_cmd_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.255</td>
<td>myprocessorcore/n14722_s8/I3</td>
<td>myprocessorcore/mem_key_clk_s0/D</td>
<td>wire_mem_key_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.519</td>
</tr>
<tr>
<td>4</td>
<td>0.067</td>
<td>myprocessorcore/n14720_s8/I3</td>
<td>myprocessorcore/mem_dst_clk_s0/D</td>
<td>wire_mem_dst_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.841</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>myprocessorcore/reg_statemachine_opcode_jmp_3_s0/Q</td>
<td>myprocessorcore/reg_statemachine_opcode_jmp_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.427</td>
<td>myprocessorcore/cpu_address_1_10_s0/Q</td>
<td>myprocessorcore/cpu_address_1_10_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>myprocessorcore/mem_key_ce_s0/Q</td>
<td>myprocessorcore/mem_key_ce_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.427</td>
<td>myprocessorcore/mem_cmd_wre_s0/Q</td>
<td>myprocessorcore/mem_cmd_wre_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>9</td>
<td>0.427</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5/Q</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>10</td>
<td>0.428</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/Q</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>11</td>
<td>0.428</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/Q</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>12</td>
<td>0.428</td>
<td>myprocessorcore/usr_address_A_0_s0/Q</td>
<td>myprocessorcore/usr_address_A_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>13</td>
<td>0.428</td>
<td>myprocessorcore/usr_address_F_0_s0/Q</td>
<td>myprocessorcore/usr_address_F_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>14</td>
<td>0.428</td>
<td>myprocessorcore/usr_wideptr_1_0_s0/Q</td>
<td>myprocessorcore/usr_wideptr_1_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>15</td>
<td>0.428</td>
<td>myprocessorcore/usr_wideptr_4_0_s0/Q</td>
<td>myprocessorcore/usr_wideptr_4_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>16</td>
<td>0.428</td>
<td>myprocessorcore/usr_wideptr_C_0_s0/Q</td>
<td>myprocessorcore/usr_wideptr_C_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>myprocessorcore/usr_data_2_0_s0/Q</td>
<td>myprocessorcore/usr_data_2_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>18</td>
<td>0.429</td>
<td>myprocessorcore/reg_commandbuffer_0_s2/Q</td>
<td>myprocessorcore/reg_commandbuffer_0_s2/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>19</td>
<td>0.429</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/Q</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>20</td>
<td>0.429</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/Q</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>21</td>
<td>0.429</td>
<td>myprocessorcore/usr_address_1_0_s0/Q</td>
<td>myprocessorcore/usr_address_1_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>22</td>
<td>0.429</td>
<td>myprocessorcore/usr_address_9_0_s0/Q</td>
<td>myprocessorcore/usr_address_9_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>23</td>
<td>0.429</td>
<td>myprocessorcore/usr_address_C_0_s0/Q</td>
<td>myprocessorcore/usr_address_C_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>24</td>
<td>0.429</td>
<td>myprocessorcore/usr_address_D_0_s0/Q</td>
<td>myprocessorcore/usr_address_D_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>25</td>
<td>0.429</td>
<td>myprocessorcore/usr_address_E_0_s0/Q</td>
<td>myprocessorcore/usr_address_E_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/reg_shiftregister_input_23_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/reg_shiftregister_input_21_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/reg_shiftregister_input_17_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/reg_shiftregister_input_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/mem_dst_clk_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/mem_cmd_ad_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/arduino_datain_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myprocessorcore/mem_key_ad_10_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myprocessorcore/usr_wideptr_B_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myprocessorcore/usr_wideptr_B_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[2][B]</td>
<td>myprocessorcore/cpu_data_1_1_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R32C16[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_1_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>myprocessorcore/n14564_s58/I3</td>
</tr>
<tr>
<td>4.160</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14564_s58/F</td>
</tr>
<tr>
<td>4.879</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][A]</td>
<td>myprocessorcore/n14576_s31/I1</td>
</tr>
<tr>
<td>5.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R20C15[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14576_s31/F</td>
</tr>
<tr>
<td>6.938</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[2][A]</td>
<td>myprocessorcore/n14582_s18/I3</td>
</tr>
<tr>
<td>7.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C34[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14582_s18/F</td>
</tr>
<tr>
<td>8.571</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][A]</td>
<td>myprocessorcore/n14566_s30/I1</td>
</tr>
<tr>
<td>9.126</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C18[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14566_s30/F</td>
</tr>
<tr>
<td>9.787</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][B]</td>
<td>myprocessorcore/n14566_s19/I1</td>
</tr>
<tr>
<td>10.357</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14566_s19/F</td>
</tr>
<tr>
<td>10.359</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>myprocessorcore/n14566_s14/I0</td>
</tr>
<tr>
<td>10.914</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R20C21[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14566_s14/F</td>
</tr>
<tr>
<td>11.886</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>myprocessorcore/n14568_s10/I2</td>
</tr>
<tr>
<td>12.348</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14568_s10/F</td>
</tr>
<tr>
<td>12.521</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>myprocessorcore/n14568_s9/I0</td>
</tr>
<tr>
<td>13.091</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14568_s9/F</td>
</tr>
<tr>
<td>13.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>myprocessorcore/cpu_address_0_10_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>myprocessorcore/cpu_address_0_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.009, 36.771%; route: 6.662, 61.101%; tC2Q: 0.232, 2.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_wideptr_C_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>myprocessorcore/usr_wideptr_C_2_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R16C28[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_C_2_s0/Q</td>
</tr>
<tr>
<td>3.084</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>myprocessorcore/n15149_s14/I2</td>
</tr>
<tr>
<td>3.639</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15149_s14/F</td>
</tr>
<tr>
<td>5.131</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[2][A]</td>
<td>myprocessorcore/n15133_s14/I2</td>
</tr>
<tr>
<td>5.502</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C38[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15133_s14/F</td>
</tr>
<tr>
<td>6.611</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td>myprocessorcore/n14562_s214/I3</td>
</tr>
<tr>
<td>7.064</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C31[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s214/F</td>
</tr>
<tr>
<td>8.100</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[0][A]</td>
<td>myprocessorcore/n14576_s37/I1</td>
</tr>
<tr>
<td>8.655</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14576_s37/F</td>
</tr>
<tr>
<td>9.708</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>myprocessorcore/n14582_s20/I3</td>
</tr>
<tr>
<td>10.278</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14582_s20/F</td>
</tr>
<tr>
<td>10.279</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>myprocessorcore/n14582_s15/I3</td>
</tr>
<tr>
<td>10.732</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14582_s15/F</td>
</tr>
<tr>
<td>11.631</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>myprocessorcore/n14582_s10/I3</td>
</tr>
<tr>
<td>12.084</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14582_s10/F</td>
</tr>
<tr>
<td>12.481</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>myprocessorcore/n14582_s9/I0</td>
</tr>
<tr>
<td>13.051</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14582_s9/F</td>
</tr>
<tr>
<td>13.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>myprocessorcore/cpu_address_0_3_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>myprocessorcore/cpu_address_0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.980, 36.639%; route: 6.651, 61.226%; tC2Q: 0.232, 2.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[2][B]</td>
<td>myprocessorcore/cpu_data_1_1_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R32C16[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_1_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>myprocessorcore/n14564_s58/I3</td>
</tr>
<tr>
<td>4.160</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14564_s58/F</td>
</tr>
<tr>
<td>4.879</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][A]</td>
<td>myprocessorcore/n14576_s31/I1</td>
</tr>
<tr>
<td>5.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R20C15[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14576_s31/F</td>
</tr>
<tr>
<td>6.938</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[2][A]</td>
<td>myprocessorcore/n14582_s18/I3</td>
</tr>
<tr>
<td>7.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C34[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14582_s18/F</td>
</tr>
<tr>
<td>8.494</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][A]</td>
<td>myprocessorcore/n14562_s49/I0</td>
</tr>
<tr>
<td>9.064</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s49/F</td>
</tr>
<tr>
<td>9.237</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[2][B]</td>
<td>myprocessorcore/n14562_s25/I0</td>
</tr>
<tr>
<td>9.792</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R23C20[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s25/F</td>
</tr>
<tr>
<td>10.444</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>myprocessorcore/n14562_s14/I3</td>
</tr>
<tr>
<td>10.815</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s14/F</td>
</tr>
<tr>
<td>11.521</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>myprocessorcore/n14574_s10/I2</td>
</tr>
<tr>
<td>12.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14574_s10/F</td>
</tr>
<tr>
<td>12.639</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>myprocessorcore/n14574_s9/I0</td>
</tr>
<tr>
<td>13.010</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14574_s9/F</td>
</tr>
<tr>
<td>13.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>myprocessorcore/cpu_address_0_7_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>myprocessorcore/cpu_address_0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.719, 34.366%; route: 6.871, 63.490%; tC2Q: 0.232, 2.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_statemachine_program.00000011_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>3.760</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>myprocessorcore/n21619_s2/I2</td>
</tr>
<tr>
<td>4.315</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21619_s2/F</td>
</tr>
<tr>
<td>5.790</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[3][B]</td>
<td>myprocessorcore/n14560_s21/I1</td>
</tr>
<tr>
<td>6.360</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R40C17[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14560_s21/F</td>
</tr>
<tr>
<td>6.364</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C17[3][A]</td>
<td>myprocessorcore/n16131_s19/I3</td>
</tr>
<tr>
<td>6.881</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C17[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16131_s19/F</td>
</tr>
<tr>
<td>8.808</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>myprocessorcore/n16131_s10/I2</td>
</tr>
<tr>
<td>9.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16131_s10/F</td>
</tr>
<tr>
<td>10.634</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>myprocessorcore/n16131_s8/I2</td>
</tr>
<tr>
<td>11.087</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16131_s8/F</td>
</tr>
<tr>
<td>11.779</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[3][B]</td>
<td>myprocessorcore/n16136_s10/I0</td>
</tr>
<tr>
<td>12.328</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C14[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16136_s10/F</td>
</tr>
<tr>
<td>12.502</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14[1][B]</td>
<td>myprocessorcore/n16138_s8/I0</td>
</tr>
<tr>
<td>12.964</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C14[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16138_s8/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_program.00000011_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14[1][B]</td>
<td>myprocessorcore/reg_statemachine_program.00000011_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C14[1][B]</td>
<td>myprocessorcore/reg_statemachine_program.00000011_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.623, 33.621%; route: 6.921, 64.226%; tC2Q: 0.232, 2.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[2][B]</td>
<td>myprocessorcore/cpu_data_1_1_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R32C16[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_1_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>myprocessorcore/n14564_s58/I3</td>
</tr>
<tr>
<td>4.160</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14564_s58/F</td>
</tr>
<tr>
<td>4.879</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][A]</td>
<td>myprocessorcore/n14576_s31/I1</td>
</tr>
<tr>
<td>5.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R20C15[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14576_s31/F</td>
</tr>
<tr>
<td>6.938</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[2][A]</td>
<td>myprocessorcore/n14582_s18/I3</td>
</tr>
<tr>
<td>7.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C34[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14582_s18/F</td>
</tr>
<tr>
<td>8.494</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][A]</td>
<td>myprocessorcore/n14562_s49/I0</td>
</tr>
<tr>
<td>9.064</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s49/F</td>
</tr>
<tr>
<td>9.237</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[2][B]</td>
<td>myprocessorcore/n14562_s25/I0</td>
</tr>
<tr>
<td>9.792</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R23C20[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s25/F</td>
</tr>
<tr>
<td>10.444</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>myprocessorcore/n14562_s14/I3</td>
</tr>
<tr>
<td>10.815</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s14/F</td>
</tr>
<tr>
<td>11.788</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>myprocessorcore/n14572_s11/I2</td>
</tr>
<tr>
<td>12.358</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14572_s11/F</td>
</tr>
<tr>
<td>12.360</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>myprocessorcore/n14572_s9/I2</td>
</tr>
<tr>
<td>12.930</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14572_s9/F</td>
</tr>
<tr>
<td>12.930</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>myprocessorcore/cpu_address_0_8_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>myprocessorcore/cpu_address_0_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.933, 36.615%; route: 6.577, 61.226%; tC2Q: 0.232, 2.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[2][B]</td>
<td>myprocessorcore/cpu_data_1_1_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R32C16[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_1_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>myprocessorcore/n14564_s58/I3</td>
</tr>
<tr>
<td>4.160</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14564_s58/F</td>
</tr>
<tr>
<td>4.879</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][A]</td>
<td>myprocessorcore/n14576_s31/I1</td>
</tr>
<tr>
<td>5.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R20C15[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14576_s31/F</td>
</tr>
<tr>
<td>6.938</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[2][A]</td>
<td>myprocessorcore/n14582_s18/I3</td>
</tr>
<tr>
<td>7.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C34[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14582_s18/F</td>
</tr>
<tr>
<td>8.494</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][A]</td>
<td>myprocessorcore/n14562_s49/I0</td>
</tr>
<tr>
<td>9.064</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s49/F</td>
</tr>
<tr>
<td>9.237</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[2][B]</td>
<td>myprocessorcore/n14562_s25/I0</td>
</tr>
<tr>
<td>9.792</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R23C20[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s25/F</td>
</tr>
<tr>
<td>10.444</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>myprocessorcore/n14562_s14/I3</td>
</tr>
<tr>
<td>10.815</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s14/F</td>
</tr>
<tr>
<td>11.783</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>myprocessorcore/n14564_s12/I2</td>
</tr>
<tr>
<td>12.353</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14564_s12/F</td>
</tr>
<tr>
<td>12.354</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>myprocessorcore/n14564_s9/I2</td>
</tr>
<tr>
<td>12.924</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14564_s9/F</td>
</tr>
<tr>
<td>12.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>myprocessorcore/cpu_address_0_12_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>myprocessorcore/cpu_address_0_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.933, 36.634%; route: 6.571, 61.205%; tC2Q: 0.232, 2.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_statemachine_program.11111111_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>3.760</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>myprocessorcore/n21619_s2/I2</td>
</tr>
<tr>
<td>4.315</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21619_s2/F</td>
</tr>
<tr>
<td>5.790</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[3][B]</td>
<td>myprocessorcore/n14560_s21/I1</td>
</tr>
<tr>
<td>6.360</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R40C17[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14560_s21/F</td>
</tr>
<tr>
<td>6.364</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C17[3][A]</td>
<td>myprocessorcore/n16131_s19/I3</td>
</tr>
<tr>
<td>6.881</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C17[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16131_s19/F</td>
</tr>
<tr>
<td>8.808</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>myprocessorcore/n16131_s10/I2</td>
</tr>
<tr>
<td>9.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16131_s10/F</td>
</tr>
<tr>
<td>10.634</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>myprocessorcore/n16131_s8/I2</td>
</tr>
<tr>
<td>11.087</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16131_s8/F</td>
</tr>
<tr>
<td>11.779</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[3][B]</td>
<td>myprocessorcore/n16136_s10/I0</td>
</tr>
<tr>
<td>12.328</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C14[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16136_s10/F</td>
</tr>
<tr>
<td>12.505</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14[2][A]</td>
<td>myprocessorcore/n16144_s7/I0</td>
</tr>
<tr>
<td>12.876</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C14[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16144_s7/F</td>
</tr>
<tr>
<td>12.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C14[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_program.11111111_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14[2][A]</td>
<td>myprocessorcore/reg_statemachine_program.11111111_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C14[2][A]</td>
<td>myprocessorcore/reg_statemachine_program.11111111_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.532, 33.046%; route: 6.924, 64.784%; tC2Q: 0.232, 2.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_statemachine_program.00000010_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>3.760</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>myprocessorcore/n21619_s2/I2</td>
</tr>
<tr>
<td>4.315</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21619_s2/F</td>
</tr>
<tr>
<td>5.790</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[3][B]</td>
<td>myprocessorcore/n14560_s21/I1</td>
</tr>
<tr>
<td>6.360</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R40C17[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14560_s21/F</td>
</tr>
<tr>
<td>6.364</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C17[3][A]</td>
<td>myprocessorcore/n16131_s19/I3</td>
</tr>
<tr>
<td>6.881</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C17[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16131_s19/F</td>
</tr>
<tr>
<td>8.808</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>myprocessorcore/n16131_s10/I2</td>
</tr>
<tr>
<td>9.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16131_s10/F</td>
</tr>
<tr>
<td>10.634</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>myprocessorcore/n16131_s8/I2</td>
</tr>
<tr>
<td>11.087</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16131_s8/F</td>
</tr>
<tr>
<td>11.779</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[3][B]</td>
<td>myprocessorcore/n16136_s10/I0</td>
</tr>
<tr>
<td>12.328</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C14[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16136_s10/F</td>
</tr>
<tr>
<td>12.505</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14[2][B]</td>
<td>myprocessorcore/n16136_s8/I0</td>
</tr>
<tr>
<td>12.876</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C14[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16136_s8/F</td>
</tr>
<tr>
<td>12.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C14[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_program.00000010_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14[2][B]</td>
<td>myprocessorcore/reg_statemachine_program.00000010_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C14[2][B]</td>
<td>myprocessorcore/reg_statemachine_program.00000010_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.532, 33.046%; route: 6.924, 64.784%; tC2Q: 0.232, 2.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[2][B]</td>
<td>myprocessorcore/cpu_data_1_1_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R32C16[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_1_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>myprocessorcore/n14564_s58/I3</td>
</tr>
<tr>
<td>4.160</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14564_s58/F</td>
</tr>
<tr>
<td>4.879</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][A]</td>
<td>myprocessorcore/n14576_s31/I1</td>
</tr>
<tr>
<td>5.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R20C15[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14576_s31/F</td>
</tr>
<tr>
<td>6.938</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[2][A]</td>
<td>myprocessorcore/n14582_s18/I3</td>
</tr>
<tr>
<td>7.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C34[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14582_s18/F</td>
</tr>
<tr>
<td>8.494</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][A]</td>
<td>myprocessorcore/n14562_s49/I0</td>
</tr>
<tr>
<td>9.064</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s49/F</td>
</tr>
<tr>
<td>9.237</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[2][B]</td>
<td>myprocessorcore/n14562_s25/I0</td>
</tr>
<tr>
<td>9.792</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R23C20[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s25/F</td>
</tr>
<tr>
<td>10.444</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>myprocessorcore/n14562_s14/I3</td>
</tr>
<tr>
<td>10.815</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s14/F</td>
</tr>
<tr>
<td>11.444</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[2][B]</td>
<td>myprocessorcore/n14576_s11/I2</td>
</tr>
<tr>
<td>11.897</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C13[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14576_s11/F</td>
</tr>
<tr>
<td>12.294</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[1][A]</td>
<td>myprocessorcore/n14576_s9/I2</td>
</tr>
<tr>
<td>12.864</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C13[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14576_s9/F</td>
</tr>
<tr>
<td>12.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[1][A]</td>
<td>myprocessorcore/cpu_address_0_6_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C13[1][A]</td>
<td>myprocessorcore/cpu_address_0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.816, 35.744%; route: 6.628, 62.083%; tC2Q: 0.232, 2.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_wideptr_3_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>myprocessorcore/usr_wideptr_3_9_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_3_9_s0/Q</td>
</tr>
<tr>
<td>3.563</td>
<td>1.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td>myprocessorcore/n15419_s19/I0</td>
</tr>
<tr>
<td>3.934</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15419_s19/F</td>
</tr>
<tr>
<td>4.452</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C39[3][A]</td>
<td>myprocessorcore/n15419_s17/I3</td>
</tr>
<tr>
<td>5.007</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C39[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15419_s17/F</td>
</tr>
<tr>
<td>6.587</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>myprocessorcore/n14562_s205/I0</td>
</tr>
<tr>
<td>7.040</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s205/F</td>
</tr>
<tr>
<td>7.901</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[2][B]</td>
<td>myprocessorcore/n14562_s66/I0</td>
</tr>
<tr>
<td>8.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s66/F</td>
</tr>
<tr>
<td>9.509</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>myprocessorcore/n14562_s29/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s29/F</td>
</tr>
<tr>
<td>10.050</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>myprocessorcore/n14562_s16/I3</td>
</tr>
<tr>
<td>10.503</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C18[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s16/F</td>
</tr>
<tr>
<td>11.406</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>myprocessorcore/n14562_s11/I0</td>
</tr>
<tr>
<td>11.859</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s11/F</td>
</tr>
<tr>
<td>12.272</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>myprocessorcore/n14562_s9/I1</td>
</tr>
<tr>
<td>12.842</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s9/F</td>
</tr>
<tr>
<td>12.842</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>myprocessorcore/cpu_address_0_13_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>myprocessorcore/cpu_address_0_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.781, 35.488%; route: 6.641, 62.334%; tC2Q: 0.232, 2.178%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_C_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>3.832</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s13/I1</td>
</tr>
<tr>
<td>4.203</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s13/F</td>
</tr>
<tr>
<td>5.646</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td>myprocessorcore/usr_data_F_7_s7/I3</td>
</tr>
<tr>
<td>6.163</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>191</td>
<td>R41C17[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s7/F</td>
</tr>
<tr>
<td>7.998</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s16/I0</td>
</tr>
<tr>
<td>8.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>10.655</td>
<td>2.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C36[1][B]</td>
<td>myprocessorcore/usr_wideptr_C_15_s8/I3</td>
</tr>
<tr>
<td>11.026</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C36[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_C_15_s8/F</td>
</tr>
<tr>
<td>11.035</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C36[1][A]</td>
<td>myprocessorcore/usr_wideptr_C_7_s6/I3</td>
</tr>
<tr>
<td>11.605</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R41C36[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_C_7_s6/F</td>
</tr>
<tr>
<td>12.832</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_C_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>myprocessorcore/usr_wideptr_C_0_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>myprocessorcore/usr_wideptr_C_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.282, 21.440%; route: 8.129, 76.380%; tC2Q: 0.232, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_C_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>3.832</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s13/I1</td>
</tr>
<tr>
<td>4.203</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s13/F</td>
</tr>
<tr>
<td>5.646</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td>myprocessorcore/usr_data_F_7_s7/I3</td>
</tr>
<tr>
<td>6.163</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>191</td>
<td>R41C17[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s7/F</td>
</tr>
<tr>
<td>7.998</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s16/I0</td>
</tr>
<tr>
<td>8.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>10.655</td>
<td>2.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C36[1][B]</td>
<td>myprocessorcore/usr_wideptr_C_15_s8/I3</td>
</tr>
<tr>
<td>11.026</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C36[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_C_15_s8/F</td>
</tr>
<tr>
<td>11.035</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C36[1][A]</td>
<td>myprocessorcore/usr_wideptr_C_7_s6/I3</td>
</tr>
<tr>
<td>11.605</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R41C36[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_C_7_s6/F</td>
</tr>
<tr>
<td>12.832</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_C_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>myprocessorcore/usr_wideptr_C_1_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>myprocessorcore/usr_wideptr_C_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.282, 21.440%; route: 8.129, 76.380%; tC2Q: 0.232, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_C_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>3.832</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s13/I1</td>
</tr>
<tr>
<td>4.203</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s13/F</td>
</tr>
<tr>
<td>5.646</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td>myprocessorcore/usr_data_F_7_s7/I3</td>
</tr>
<tr>
<td>6.163</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>191</td>
<td>R41C17[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s7/F</td>
</tr>
<tr>
<td>7.998</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s16/I0</td>
</tr>
<tr>
<td>8.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>10.655</td>
<td>2.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C36[1][B]</td>
<td>myprocessorcore/usr_wideptr_C_15_s8/I3</td>
</tr>
<tr>
<td>11.026</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C36[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_C_15_s8/F</td>
</tr>
<tr>
<td>11.035</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C36[1][A]</td>
<td>myprocessorcore/usr_wideptr_C_7_s6/I3</td>
</tr>
<tr>
<td>11.605</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R41C36[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_C_7_s6/F</td>
</tr>
<tr>
<td>12.832</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_C_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>myprocessorcore/usr_wideptr_C_2_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>myprocessorcore/usr_wideptr_C_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.282, 21.440%; route: 8.129, 76.380%; tC2Q: 0.232, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_C_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>3.832</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s13/I1</td>
</tr>
<tr>
<td>4.203</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s13/F</td>
</tr>
<tr>
<td>5.646</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td>myprocessorcore/usr_data_F_7_s7/I3</td>
</tr>
<tr>
<td>6.163</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>191</td>
<td>R41C17[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s7/F</td>
</tr>
<tr>
<td>7.998</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s16/I0</td>
</tr>
<tr>
<td>8.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>10.655</td>
<td>2.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C36[1][B]</td>
<td>myprocessorcore/usr_wideptr_C_15_s8/I3</td>
</tr>
<tr>
<td>11.026</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C36[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_C_15_s8/F</td>
</tr>
<tr>
<td>11.035</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C36[1][A]</td>
<td>myprocessorcore/usr_wideptr_C_7_s6/I3</td>
</tr>
<tr>
<td>11.605</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R41C36[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_C_7_s6/F</td>
</tr>
<tr>
<td>12.832</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_C_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>myprocessorcore/usr_wideptr_C_3_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>myprocessorcore/usr_wideptr_C_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.282, 21.440%; route: 8.129, 76.380%; tC2Q: 0.232, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_programcounter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>3.760</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>myprocessorcore/n21619_s2/I2</td>
</tr>
<tr>
<td>4.315</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n21619_s2/F</td>
</tr>
<tr>
<td>5.742</td>
<td>1.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[3][B]</td>
<td>myprocessorcore/mem_src_ad_13_s7/I0</td>
</tr>
<tr>
<td>6.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R39C16[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_src_ad_13_s7/F</td>
</tr>
<tr>
<td>7.815</td>
<td>1.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>myprocessorcore/n16075_s19/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16075_s19/F</td>
</tr>
<tr>
<td>8.279</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>myprocessorcore/n16075_s15/I1</td>
</tr>
<tr>
<td>8.650</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16075_s15/F</td>
</tr>
<tr>
<td>8.906</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>myprocessorcore/n16079_s13/I0</td>
</tr>
<tr>
<td>9.359</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16079_s13/F</td>
</tr>
<tr>
<td>10.314</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>myprocessorcore/n16079_s9/I2</td>
</tr>
<tr>
<td>10.767</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C13[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16079_s9/F</td>
</tr>
<tr>
<td>11.615</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[3][B]</td>
<td>myprocessorcore/n16077_s10/I1</td>
</tr>
<tr>
<td>12.185</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16077_s10/F</td>
</tr>
<tr>
<td>12.358</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[0][B]</td>
<td>myprocessorcore/n16077_s14/I3</td>
</tr>
<tr>
<td>12.820</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C13[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16077_s14/F</td>
</tr>
<tr>
<td>12.820</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_programcounter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[0][B]</td>
<td>myprocessorcore/reg_programcounter_6_s1/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C13[0][B]</td>
<td>myprocessorcore/reg_programcounter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.881, 36.504%; route: 6.519, 61.313%; tC2Q: 0.232, 2.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[2][B]</td>
<td>myprocessorcore/cpu_data_1_1_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R32C16[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_1_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>myprocessorcore/n14564_s58/I3</td>
</tr>
<tr>
<td>4.160</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14564_s58/F</td>
</tr>
<tr>
<td>4.879</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][A]</td>
<td>myprocessorcore/n14576_s31/I1</td>
</tr>
<tr>
<td>5.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R20C15[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14576_s31/F</td>
</tr>
<tr>
<td>6.938</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[2][A]</td>
<td>myprocessorcore/n14582_s18/I3</td>
</tr>
<tr>
<td>7.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C34[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14582_s18/F</td>
</tr>
<tr>
<td>8.494</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][A]</td>
<td>myprocessorcore/n14562_s49/I0</td>
</tr>
<tr>
<td>9.064</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s49/F</td>
</tr>
<tr>
<td>9.237</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[2][B]</td>
<td>myprocessorcore/n14562_s25/I0</td>
</tr>
<tr>
<td>9.792</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R23C20[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14562_s25/F</td>
</tr>
<tr>
<td>10.444</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td>myprocessorcore/n14588_s15/I2</td>
</tr>
<tr>
<td>10.999</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14588_s15/F</td>
</tr>
<tr>
<td>11.731</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td>myprocessorcore/n14588_s12/I2</td>
</tr>
<tr>
<td>12.280</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14588_s12/F</td>
</tr>
<tr>
<td>12.281</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td>myprocessorcore/n14588_s9/I2</td>
</tr>
<tr>
<td>12.743</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14588_s9/F</td>
</tr>
<tr>
<td>12.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td>myprocessorcore/cpu_address_0_0_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[2][B]</td>
<td>myprocessorcore/cpu_address_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.988, 37.782%; route: 6.335, 60.020%; tC2Q: 0.232, 2.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_wideptr_C_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>myprocessorcore/usr_wideptr_C_2_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R16C28[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_C_2_s0/Q</td>
</tr>
<tr>
<td>3.084</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>myprocessorcore/n15149_s14/I2</td>
</tr>
<tr>
<td>3.639</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15149_s14/F</td>
</tr>
<tr>
<td>5.131</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td>myprocessorcore/n15135_s17/I2</td>
</tr>
<tr>
<td>5.502</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C38[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15135_s17/F</td>
</tr>
<tr>
<td>6.769</td>
<td>1.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td>myprocessorcore/n14570_s55/I2</td>
</tr>
<tr>
<td>7.324</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14570_s55/F</td>
</tr>
<tr>
<td>7.985</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>myprocessorcore/n14578_s46/I0</td>
</tr>
<tr>
<td>8.534</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14578_s46/F</td>
</tr>
<tr>
<td>8.709</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td>myprocessorcore/n14586_s22/I1</td>
</tr>
<tr>
<td>9.264</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14586_s22/F</td>
</tr>
<tr>
<td>10.390</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][B]</td>
<td>myprocessorcore/n14586_s15/I0</td>
</tr>
<tr>
<td>10.945</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14586_s15/F</td>
</tr>
<tr>
<td>11.342</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[3][B]</td>
<td>myprocessorcore/n14586_s11/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14586_s11/F</td>
</tr>
<tr>
<td>12.368</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>myprocessorcore/n14586_s9/I1</td>
</tr>
<tr>
<td>12.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14586_s9/F</td>
</tr>
<tr>
<td>12.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>myprocessorcore/cpu_address_0_1_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>myprocessorcore/cpu_address_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.882, 36.792%; route: 6.437, 61.009%; tC2Q: 0.232, 2.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_3_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>3.832</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s13/I1</td>
</tr>
<tr>
<td>4.203</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s13/F</td>
</tr>
<tr>
<td>5.646</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td>myprocessorcore/usr_data_F_7_s7/I3</td>
</tr>
<tr>
<td>6.163</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>191</td>
<td>R41C17[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s7/F</td>
</tr>
<tr>
<td>7.998</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s16/I0</td>
</tr>
<tr>
<td>8.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>10.911</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C40[3][A]</td>
<td>myprocessorcore/usr_wideptr_3_15_s8/I3</td>
</tr>
<tr>
<td>11.373</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C40[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_3_15_s8/F</td>
</tr>
<tr>
<td>11.376</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C40[2][B]</td>
<td>myprocessorcore/usr_wideptr_3_15_s7/I3</td>
</tr>
<tr>
<td>11.838</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C40[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_3_15_s7/F</td>
</tr>
<tr>
<td>12.738</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_3_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td>myprocessorcore/usr_wideptr_3_11_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C39[2][A]</td>
<td>myprocessorcore/usr_wideptr_3_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.265, 21.469%; route: 8.053, 76.332%; tC2Q: 0.232, 2.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_3_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>3.832</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s13/I1</td>
</tr>
<tr>
<td>4.203</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s13/F</td>
</tr>
<tr>
<td>5.646</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td>myprocessorcore/usr_data_F_7_s7/I3</td>
</tr>
<tr>
<td>6.163</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>191</td>
<td>R41C17[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s7/F</td>
</tr>
<tr>
<td>7.998</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s16/I0</td>
</tr>
<tr>
<td>8.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>10.911</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C40[3][A]</td>
<td>myprocessorcore/usr_wideptr_3_15_s8/I3</td>
</tr>
<tr>
<td>11.373</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C40[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_3_15_s8/F</td>
</tr>
<tr>
<td>11.376</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C40[2][B]</td>
<td>myprocessorcore/usr_wideptr_3_15_s7/I3</td>
</tr>
<tr>
<td>11.838</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C40[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_3_15_s7/F</td>
</tr>
<tr>
<td>12.738</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_3_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td>myprocessorcore/usr_wideptr_3_13_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C39[0][A]</td>
<td>myprocessorcore/usr_wideptr_3_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.265, 21.469%; route: 8.053, 76.332%; tC2Q: 0.232, 2.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_3_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>3.832</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s13/I1</td>
</tr>
<tr>
<td>4.203</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s13/F</td>
</tr>
<tr>
<td>5.646</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td>myprocessorcore/usr_data_F_7_s7/I3</td>
</tr>
<tr>
<td>6.163</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>191</td>
<td>R41C17[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s7/F</td>
</tr>
<tr>
<td>7.998</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s16/I0</td>
</tr>
<tr>
<td>8.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>10.911</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C40[3][A]</td>
<td>myprocessorcore/usr_wideptr_3_15_s8/I3</td>
</tr>
<tr>
<td>11.373</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C40[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_3_15_s8/F</td>
</tr>
<tr>
<td>11.376</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C40[2][B]</td>
<td>myprocessorcore/usr_wideptr_3_15_s7/I3</td>
</tr>
<tr>
<td>11.838</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C40[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_3_15_s7/F</td>
</tr>
<tr>
<td>12.738</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_3_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td>myprocessorcore/usr_wideptr_3_14_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C39[1][A]</td>
<td>myprocessorcore/usr_wideptr_3_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.265, 21.469%; route: 8.053, 76.332%; tC2Q: 0.232, 2.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_A_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>3.832</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s13/I1</td>
</tr>
<tr>
<td>4.203</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s13/F</td>
</tr>
<tr>
<td>5.646</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td>myprocessorcore/usr_data_F_7_s7/I3</td>
</tr>
<tr>
<td>6.163</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>191</td>
<td>R41C17[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s7/F</td>
</tr>
<tr>
<td>7.998</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s16/I0</td>
</tr>
<tr>
<td>8.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>10.715</td>
<td>2.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C33[0][B]</td>
<td>myprocessorcore/usr_wideptr_A_15_s8/I3</td>
</tr>
<tr>
<td>11.285</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R41C33[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_A_15_s8/F</td>
</tr>
<tr>
<td>11.459</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32[2][B]</td>
<td>myprocessorcore/usr_wideptr_A_15_s7/I3</td>
</tr>
<tr>
<td>12.029</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R41C32[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_A_15_s7/F</td>
</tr>
<tr>
<td>12.717</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_A_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[0][B]</td>
<td>myprocessorcore/usr_wideptr_A_14_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C32[0][B]</td>
<td>myprocessorcore/usr_wideptr_A_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.481, 23.564%; route: 7.816, 74.233%; tC2Q: 0.232, 2.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>3.832</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s13/I1</td>
</tr>
<tr>
<td>4.203</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s13/F</td>
</tr>
<tr>
<td>5.646</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td>myprocessorcore/usr_data_F_7_s7/I3</td>
</tr>
<tr>
<td>6.163</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>191</td>
<td>R41C17[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s7/F</td>
</tr>
<tr>
<td>7.998</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s16/I0</td>
</tr>
<tr>
<td>8.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>10.640</td>
<td>2.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>myprocessorcore/usr_address_3_13_s8/I3</td>
</tr>
<tr>
<td>11.189</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_3_13_s8/F</td>
</tr>
<tr>
<td>11.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][A]</td>
<td>myprocessorcore/usr_address_3_7_s6/I3</td>
</tr>
<tr>
<td>11.741</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C32[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_3_7_s6/F</td>
</tr>
<tr>
<td>12.661</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_3_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[2][A]</td>
<td>myprocessorcore/usr_address_3_2_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C31[2][A]</td>
<td>myprocessorcore/usr_address_3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.439, 23.289%; route: 7.802, 74.496%; tC2Q: 0.232, 2.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_3_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>3.832</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s13/I1</td>
</tr>
<tr>
<td>4.203</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s13/F</td>
</tr>
<tr>
<td>5.646</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td>myprocessorcore/usr_data_F_7_s7/I3</td>
</tr>
<tr>
<td>6.163</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>191</td>
<td>R41C17[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s7/F</td>
</tr>
<tr>
<td>7.998</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s16/I0</td>
</tr>
<tr>
<td>8.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>10.640</td>
<td>2.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>myprocessorcore/usr_address_3_13_s8/I3</td>
</tr>
<tr>
<td>11.189</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_3_13_s8/F</td>
</tr>
<tr>
<td>11.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][A]</td>
<td>myprocessorcore/usr_address_3_7_s6/I3</td>
</tr>
<tr>
<td>11.741</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C32[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_3_7_s6/F</td>
</tr>
<tr>
<td>12.661</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_3_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[2][B]</td>
<td>myprocessorcore/usr_address_3_4_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C31[2][B]</td>
<td>myprocessorcore/usr_address_3_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.439, 23.289%; route: 7.802, 74.496%; tC2Q: 0.232, 2.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_3_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>3.832</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s13/I1</td>
</tr>
<tr>
<td>4.203</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s13/F</td>
</tr>
<tr>
<td>5.646</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td>myprocessorcore/usr_data_F_7_s7/I3</td>
</tr>
<tr>
<td>6.163</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>191</td>
<td>R41C17[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s7/F</td>
</tr>
<tr>
<td>7.998</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s16/I0</td>
</tr>
<tr>
<td>8.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>10.640</td>
<td>2.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>myprocessorcore/usr_address_3_13_s8/I3</td>
</tr>
<tr>
<td>11.189</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_3_13_s8/F</td>
</tr>
<tr>
<td>11.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][A]</td>
<td>myprocessorcore/usr_address_3_7_s6/I3</td>
</tr>
<tr>
<td>11.741</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C32[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_3_7_s6/F</td>
</tr>
<tr>
<td>12.661</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_3_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[0][B]</td>
<td>myprocessorcore/usr_address_3_6_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C31[0][B]</td>
<td>myprocessorcore/usr_address_3_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.439, 23.289%; route: 7.802, 74.496%; tC2Q: 0.232, 2.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>3.832</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s13/I1</td>
</tr>
<tr>
<td>4.203</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s13/F</td>
</tr>
<tr>
<td>5.646</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td>myprocessorcore/usr_data_F_7_s7/I3</td>
</tr>
<tr>
<td>6.163</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>191</td>
<td>R41C17[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s7/F</td>
</tr>
<tr>
<td>7.998</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>myprocessorcore/usr_data_F_7_s16/I0</td>
</tr>
<tr>
<td>8.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_F_7_s16/F</td>
</tr>
<tr>
<td>10.782</td>
<td>2.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[2][A]</td>
<td>myprocessorcore/usr_address_1_13_s8/I3</td>
</tr>
<tr>
<td>11.244</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C43[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_1_13_s8/F</td>
</tr>
<tr>
<td>11.247</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[2][B]</td>
<td>myprocessorcore/usr_address_1_7_s6/I3</td>
</tr>
<tr>
<td>11.709</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C43[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_1_7_s6/F</td>
</tr>
<tr>
<td>12.654</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_1_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>myprocessorcore/usr_address_1_0_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>myprocessorcore/usr_address_1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.265, 21.641%; route: 7.969, 76.142%; tC2Q: 0.232, 2.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/n14560_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_src_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_src_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R42C24[1][A]</td>
<td>myprocessorcore/mem_src_clk_s0/Q</td>
</tr>
<tr>
<td>0.130</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/n14560_s11/I3</td>
</tr>
<tr>
<td>0.494</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14560_s11/F</td>
</tr>
<tr>
<td>0.497</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>myprocessorcore/n14560_s9/I1</td>
</tr>
<tr>
<td>0.787</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14560_s9/F</td>
</tr>
<tr>
<td>0.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>myprocessorcore/mem_src_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myprocessorcore/mem_src_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>myprocessorcore/mem_src_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 83.085%; route: 0.004, 0.445%; tC2Q: 0.130, 16.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/n16180_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_cmd_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_cmd_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R35C14[1][A]</td>
<td>myprocessorcore/mem_cmd_clk_s0/Q</td>
</tr>
<tr>
<td>0.131</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/n16180_s11/I1</td>
</tr>
<tr>
<td>0.495</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C14[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16180_s11/F</td>
</tr>
<tr>
<td>0.502</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][A]</td>
<td>myprocessorcore/n16180_s9/I0</td>
</tr>
<tr>
<td>0.866</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16180_s9/F</td>
</tr>
<tr>
<td>0.869</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[1][A]</td>
<td>myprocessorcore/n16180_s8/I0</td>
</tr>
<tr>
<td>1.159</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C14[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16180_s8/F</td>
</tr>
<tr>
<td>1.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[1][A]</td>
<td>myprocessorcore/mem_cmd_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myprocessorcore/mem_cmd_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C14[1][A]</td>
<td>myprocessorcore/mem_cmd_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.018, 87.806%; route: 0.011, 0.907%; tC2Q: 0.131, 11.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/n14722_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_key_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_key_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_key_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R42C25[0][A]</td>
<td>myprocessorcore/mem_key_clk_s0/Q</td>
</tr>
<tr>
<td>0.994</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/n14722_s8/I3</td>
</tr>
<tr>
<td>1.226</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C25[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14722_s8/F</td>
</tr>
<tr>
<td>1.229</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>myprocessorcore/n14722_s6/I2</td>
</tr>
<tr>
<td>1.519</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14722_s6/F</td>
</tr>
<tr>
<td>1.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_key_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>myprocessorcore/mem_key_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myprocessorcore/mem_key_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>myprocessorcore/mem_key_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.522, 34.358%; route: 0.004, 0.231%; tC2Q: 0.994, 65.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/n14720_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_dst_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_dst_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_dst_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R42C24[0][A]</td>
<td>myprocessorcore/mem_dst_clk_s0/Q</td>
</tr>
<tr>
<td>1.130</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[3][B]</td>
<td style=" font-weight:bold;">myprocessorcore/n14720_s8/I3</td>
</tr>
<tr>
<td>1.494</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C24[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14720_s8/F</td>
</tr>
<tr>
<td>1.497</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>myprocessorcore/n14720_s6/I2</td>
</tr>
<tr>
<td>1.841</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14720_s6/F</td>
</tr>
<tr>
<td>1.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_dst_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>myprocessorcore/mem_dst_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myprocessorcore/mem_dst_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>myprocessorcore/mem_dst_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.708, 38.447%; route: 0.004, 0.190%; tC2Q: 1.130, 61.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_opcode_jmp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_statemachine_opcode_jmp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>myprocessorcore/reg_statemachine_opcode_jmp_3_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_opcode_jmp_3_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>myprocessorcore/n14310_s5/I2</td>
</tr>
<tr>
<td>2.164</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14310_s5/F</td>
</tr>
<tr>
<td>2.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_opcode_jmp_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>myprocessorcore/reg_statemachine_opcode_jmp_3_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>myprocessorcore/reg_statemachine_opcode_jmp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_address_1_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>myprocessorcore/cpu_address_1_10_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_1_10_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>myprocessorcore/n14138_s12/I1</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14138_s12/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_1_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>myprocessorcore/cpu_address_1_10_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>myprocessorcore/cpu_address_1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/mem_key_ce_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_key_ce_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C15[0][A]</td>
<td>myprocessorcore/mem_key_ce_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R40C15[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_key_ce_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C15[0][A]</td>
<td>myprocessorcore/n14718_s6/I1</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C15[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14718_s6/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C15[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_key_ce_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C15[0][A]</td>
<td>myprocessorcore/mem_key_ce_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C15[0][A]</td>
<td>myprocessorcore/mem_key_ce_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/mem_cmd_wre_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_wre_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[0][A]</td>
<td>myprocessorcore/mem_cmd_wre_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R34C16[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_wre_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[0][A]</td>
<td>myprocessorcore/n14670_s6/I1</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C16[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14670_s6/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C16[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_wre_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[0][A]</td>
<td>myprocessorcore/mem_cmd_wre_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C16[0][A]</td>
<td>myprocessorcore/mem_cmd_wre_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C15[0][A]</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R44C15[0][A]</td>
<td style=" font-weight:bold;">myarduino_io/reg_statemachine_shiftin_1_s5/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C15[0][A]</td>
<td>myarduino_io/n10_s10/I0</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C15[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io/n10_s10/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C15[0][A]</td>
<td style=" font-weight:bold;">myarduino_io/reg_statemachine_shiftin_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C15[0][A]</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C15[0][A]</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_commandbuffer_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R40C12[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_4_s2/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td>myprocessorcore/n16097_s7/I2</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16097_s7/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C12[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/n16091_s7/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16091_s7/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C9[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_address_A_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_A_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td>myprocessorcore/usr_address_A_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R39C39[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_A_0_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td>myprocessorcore/n15709_s12/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15709_s12/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_A_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td>myprocessorcore/usr_address_A_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C39[1][A]</td>
<td>myprocessorcore/usr_address_A_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_address_F_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_F_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td>myprocessorcore/usr_address_F_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_F_0_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td>myprocessorcore/n15569_s12/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15569_s12/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_F_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td>myprocessorcore/usr_address_F_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C35[0][A]</td>
<td>myprocessorcore/usr_address_F_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_wideptr_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C44[0][A]</td>
<td>myprocessorcore/usr_wideptr_1_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R38C44[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_1_0_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C44[0][A]</td>
<td>myprocessorcore/n15509_s12/I2</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C44[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15509_s12/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C44[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C44[0][A]</td>
<td>myprocessorcore/usr_wideptr_1_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C44[0][A]</td>
<td>myprocessorcore/usr_wideptr_1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_wideptr_4_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_4_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>myprocessorcore/usr_wideptr_4_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_4_0_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>myprocessorcore/n15413_s12/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15413_s12/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_4_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>myprocessorcore/usr_wideptr_4_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>myprocessorcore/usr_wideptr_4_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_wideptr_C_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_C_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>myprocessorcore/usr_wideptr_C_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_C_0_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>myprocessorcore/n15157_s12/I2</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15157_s12/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_C_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>myprocessorcore/usr_wideptr_C_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>myprocessorcore/usr_wideptr_C_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_data_2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_data_2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>myprocessorcore/usr_data_2_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R31C20[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_2_0_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>myprocessorcore/n14997_s12/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n14997_s12/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>myprocessorcore/usr_data_2_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>myprocessorcore/usr_data_2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_commandbuffer_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_0_s2/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C11[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_0_s2/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td>myprocessorcore/n16105_s7/I2</td>
</tr>
<tr>
<td>2.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16105_s7/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_0_s2/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C11[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_commandbuffer_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R41C12[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_3_s2/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12[0][A]</td>
<td>myprocessorcore/n16099_s7/I2</td>
</tr>
<tr>
<td>2.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C12[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16099_s7/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_3_s2/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C12[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_commandbuffer_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R41C12[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_6_s2/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12[1][A]</td>
<td>myprocessorcore/n16093_s7/I2</td>
</tr>
<tr>
<td>2.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C12[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n16093_s7/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_6_s2/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C12[1][A]</td>
<td>myprocessorcore/reg_commandbuffer_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_address_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>myprocessorcore/usr_address_1_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R27C40[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_1_0_s0/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>myprocessorcore/n15961_s12/I2</td>
</tr>
<tr>
<td>2.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15961_s12/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>myprocessorcore/usr_address_1_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>myprocessorcore/usr_address_1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_address_9_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_9_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[1][A]</td>
<td>myprocessorcore/usr_address_9_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R39C19[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_9_0_s0/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[1][A]</td>
<td>myprocessorcore/n15737_s12/I0</td>
</tr>
<tr>
<td>2.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C19[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15737_s12/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_9_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[1][A]</td>
<td>myprocessorcore/usr_address_9_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C19[1][A]</td>
<td>myprocessorcore/usr_address_9_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_address_C_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_C_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>myprocessorcore/usr_address_C_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_C_0_s0/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>myprocessorcore/n15653_s12/I0</td>
</tr>
<tr>
<td>2.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15653_s12/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_C_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>myprocessorcore/usr_address_C_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>myprocessorcore/usr_address_C_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_address_D_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_D_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>myprocessorcore/usr_address_D_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_D_0_s0/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>myprocessorcore/n15625_s12/I0</td>
</tr>
<tr>
<td>2.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15625_s12/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_D_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>myprocessorcore/usr_address_D_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>myprocessorcore/usr_address_D_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_address_E_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_E_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>myprocessorcore/usr_address_E_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R23C42[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_E_0_s0/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>myprocessorcore/n15597_s12/I0</td>
</tr>
<tr>
<td>2.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n15597_s12/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_E_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>977</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>myprocessorcore/usr_address_E_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>myprocessorcore/usr_address_E_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/reg_shiftregister_input_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/reg_shiftregister_input_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/reg_shiftregister_input_23_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/reg_shiftregister_input_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/reg_shiftregister_input_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/reg_shiftregister_input_21_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/reg_shiftregister_input_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/reg_shiftregister_input_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/reg_shiftregister_input_17_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/reg_shiftregister_input_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/reg_shiftregister_input_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/reg_shiftregister_input_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/mem_dst_clk_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/mem_dst_clk_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/mem_dst_clk_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/mem_cmd_ad_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/mem_cmd_ad_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/mem_cmd_ad_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/arduino_datain_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/arduino_datain_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/arduino_datain_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myprocessorcore/mem_key_ad_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myprocessorcore/mem_key_ad_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myprocessorcore/mem_key_ad_10_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myprocessorcore/usr_wideptr_B_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myprocessorcore/usr_wideptr_B_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myprocessorcore/usr_wideptr_B_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myprocessorcore/usr_wideptr_B_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myprocessorcore/usr_wideptr_B_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myprocessorcore/usr_wideptr_B_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>977</td>
<td>sysclk_d</td>
<td>-0.938</td>
<td>1.859</td>
</tr>
<tr>
<td>754</td>
<td>n14785_19</td>
<td>1.887</td>
<td>2.468</td>
</tr>
<tr>
<td>695</td>
<td>n14785_20</td>
<td>0.936</td>
<td>2.787</td>
</tr>
<tr>
<td>305</td>
<td>usr_register_select[8]</td>
<td>2.650</td>
<td>2.063</td>
</tr>
<tr>
<td>191</td>
<td>usr_data_F_7_11</td>
<td>-0.678</td>
<td>2.576</td>
</tr>
<tr>
<td>153</td>
<td>usr_register_select[9]</td>
<td>2.745</td>
<td>1.845</td>
</tr>
<tr>
<td>129</td>
<td>usr_register_select[0]</td>
<td>7.249</td>
<td>1.613</td>
</tr>
<tr>
<td>105</td>
<td>cpu_address_0_13_8</td>
<td>0.836</td>
<td>2.392</td>
</tr>
<tr>
<td>81</td>
<td>reg_statemachine_opcode_jmp_7_11</td>
<td>0.583</td>
<td>1.929</td>
</tr>
<tr>
<td>80</td>
<td>n14787_20</td>
<td>2.887</td>
<td>2.434</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C31</td>
<td>90.28%</td>
</tr>
<tr>
<td>R13C35</td>
<td>88.89%</td>
</tr>
<tr>
<td>R40C14</td>
<td>88.89%</td>
</tr>
<tr>
<td>R43C20</td>
<td>88.89%</td>
</tr>
<tr>
<td>R26C34</td>
<td>87.50%</td>
</tr>
<tr>
<td>R26C13</td>
<td>86.11%</td>
</tr>
<tr>
<td>R43C19</td>
<td>86.11%</td>
</tr>
<tr>
<td>R32C17</td>
<td>86.11%</td>
</tr>
<tr>
<td>R35C18</td>
<td>86.11%</td>
</tr>
<tr>
<td>R27C21</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
