FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright(c) 1999 - 2018 Intel Corporation. */

/* bench 9138.5.0 6e3633e14b42 */
/* bench 9138.5.1 edad9c12c699 */
/* bench 9138.5.2 e150adfb516e */
/* bench 9138.5.3 0fd746bd90da */
/* bench 9138.5.4 ab62134d10a0 */
/* bench 9138.5.5 77af7dd3982c */
/* bench 9138.5.6 6f06120cdf59 */
/* bench 9138.5.7 48b9cfb0797b */
/* bench 9138.5.8 6ca1caa1d572 */
/* bench 9138.5.9 2fdd9cb306e5 */
/* bench 9138.5.10 fbc815de9484 */
/* bench 9138.5.11 6d7c48b807e2 */
/* bench 9138.5.12 3cd80ceb9199 */
/* bench 9138.5.13 e802eecfb934 */
/* bench 9138.5.14 8b9b9b1fb52a */
/* bench 10719.3.0 d42d62c9ce90 */
/* bench 10719.3.1 d952655ee2c2 */
/* bench 10719.3.2 7af54b8accb9 */
/* bench 10719.3.3 bc907602b336 */
/* bench 10719.3.4 2bd514b778aa */
/* bench 10719.3.5 5dbea0ea9560 */
/* bench 10719.3.6 3d4978b1bb48 */
/* bench 10719.3.7 7dce3a234823 */
/* bench 10719.3.8 75e628273e0c */
/* bench 10719.3.9 23e2364de9e1 */
/* bench 10719.3.10 9b06c6c4f8e4 */
/* bench 10719.3.11 0c5fc976a1dc */
/* bench 10719.3.12 8c2761b14fbe */
/* bench 10719.3.13 a6c50076a34f */
/* bench 10719.3.14 10936f5a4ab3 */
/* bench 10719.3.15 8ec0b0e1fbb1 */
/* bench 10719.3.16 b4c2a5ad8885 */
/* bench 10719.3.17 c21bd512f9fa */
#include "ixgbe_type.h"
/* bench 6083.4.0 2adb42888c73 */
/* bench 6083.4.1 b07dd65a77a9 */
s32 ixgbe_setup_mac_link_X540(struct ixgbe_hw *hw, ixgbe_link_speed speed,
			      bool autoneg_wait_to_complete);
s32 ixgbe_reset_hw_X540(struct ixgbe_hw *hw);
s32 ixgbe_start_hw_X540(struct ixgbe_hw *hw);
enum ixgbe_media_type ixgbe_get_media_type_X540(struct ixgbe_hw *hw);
s32 ixgbe_setup_mac_link_X540(struct ixgbe_hw *hw, ixgbe_link_speed speed,
			      bool autoneg_wait_to_complete);
s32 ixgbe_blink_led_start_X540(struct ixgbe_hw *hw, u32 index);
s32 ixgbe_blink_led_stop_X540(struct ixgbe_hw *hw, u32 index);
s32 ixgbe_acquire_swfw_sync_X540(struct ixgbe_hw *hw, u32 mask);
void ixgbe_release_swfw_sync_X540(struct ixgbe_hw *hw, u32 mask);
void ixgbe_init_swfw_sync_X540(struct ixgbe_hw *hw);
s32 ixgbe_init_eeprom_params_X540(struct ixgbe_hw *hw);
