Model {
  Name			  "dropletdet_full"
  Version		  8.0
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.148"
    NumModelReferences	    0
    NumTestPointedSignals   1
    TestPointedSignal {
      SignalName	      "blksft"
      FullBlockPath	      "dropletdet_full/BlockAlignment/SubBlockAlignment/Gateway Out2"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
  }
  SavedCharacterEncoding  "UTF-8"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [1.0, 24.0, 1280.0, 947.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[1]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Array {
	Type			"Simulink.EditorInfo"
	Dimension		2
	Object {
	  $ObjectID		  5
	  IsActive		  [1]
	  ViewObjType		  "SimulinkTopLevel"
	  LoadSaveID		  "0"
	  Extents		  [1049.0, 771.0]
	  ZoomFactor		  [0.8]
	  Offset		  [761.35346630316383, 1756.2320437420499]
	}
	Object {
	  $ObjectID		  6
	  IsActive		  [0]
	  ViewObjType		  "SimulinkSubsys"
	  LoadSaveID		  "575"
	  Extents		  [1049.0, 771.0]
	  ZoomFactor		  [0.8]
	  Offset		  [52.916666666666629, 492.25]
	}
	PropName		"EditorsInfo"
      }
    }
  }
  Created		  "Mon Sep 22 18:10:03 2014"
  Creator		  "varma"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "casrm"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Jun 09 19:34:40 2016"
  RTWModifiedTimeStamp	  387221280
  ModelVersionFormat	  "1.%<AutoIncrement:148>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    7
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "adcethvfullv4"
    overrideMode_	    [0.0]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "adcethvfullv4"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      8
      Version		      "1.12.1"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  9
	  Version		  "1.12.1"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  10
	  Version		  "1.12.1"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "Dataset"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  11
	  Version		  "1.12.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  12
	  Version		  "1.12.1"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "EnableAllAsError"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  13
	  Version		  "1.12.1"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  14
	  Version		  "1.12.1"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  15
	  Version		  "1.12.1"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  16
	  Version		  "1.12.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    15
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  GenerateErtSFunction	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      17
	      Version		      "1.12.1"
	      Array {
		Type			"Cell"
		Dimension		22
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InternalIdentifier"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Classic"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      18
	      Version		      "1.12.1"
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 1, 28, 881, 658 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    8
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    19
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
    AutoInsertRateTranBlk   [0]
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "on"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Delay
      DelayLengthSource	      "Dialog"
      DelayLength	      "2"
      DelayLengthUpperLimit   "100"
      InitialConditionSource  "Dialog"
      InitialCondition	      "0.0"
      ExternalReset	      "None"
      PreventDirectFeedthrough off
      DiagnosticForOutOfRangeDelayLength "None"
      RemoveProtectionDelayLength off
      InputProcessing	      "Elements as channels (sample based)"
      UseCircularBuffer	      off
      SampleTime	      "-1"
      StateMustResolveToSignalObject off
      CodeGenStateStorageClass "Auto"
    }
    Block {
      BlockType		      From
      GotoTag		      "A"
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      DataFormat	      "Array"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "dropletdet_full"
    Location		    [1, 24, 1281, 971]
    Open		    on
    ModelBrowserVisibility  on
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "80"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "3969"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      "2314"
      Tag		      "genX"
      Ports		      []
      Position		      [734, 2220, 784, 2270]
      ZOrder		      7020
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      infoedit		      " System Generator"
      xilinxfamily	      "virtex6"
      part		      "xc6vsx475t"
      speed		      "-1"
      package		      "ff1759"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./dropletdet_full/sysgen"
      proj_type		      "Project Navigator"
      Synth_file	      "XST Defaults"
      Impl_file		      "ISE Defaults"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "4"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "326,241,464,470"
      block_type	      "sysgen"
      sg_icon_stat	      "50,50,0,0,token,white,0,58c5b5770fe5f7c311f53dbc6e73f0f6,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 50 50 0 ],[1 1 1 ]"
      ");\npatch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.1"
      "55 36.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 3"
      "6.655 26.155 ],[0.698039 0.0313725 0.219608 ]);\npatch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.15"
      "5 26.155 15.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.15"
      "5 5.155 15.655 5.155 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);\nfprintf('','COMMENT: end icon graph"
      "ics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      SubSystem
      Name		      "BlockAlignment"
      SID		      "3666"
      Ports		      [3, 6]
      Position		      [1460, 2126, 1595, 2269]
      ZOrder		      7958
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"BlockAlignment"
	Location		[1, 24, 1281, 971]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"80"
	Block {
	  BlockType		  Inport
	  Name			  "core_rst"
	  SID			  "3667"
	  Position		  [450, 273, 480, 287]
	  ZOrder		  7154
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "blk"
	  SID			  "3668"
	  Position		  [470, 88, 500, 102]
	  ZOrder		  7155
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "P"
	  SID			  "3950"
	  Position		  [360, 588, 390, 602]
	  ZOrder		  7623
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  "3669"
	  Ports			  [1, 1]
	  Position		  [1100, 467, 1160, 523]
	  ZOrder		  7153
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "3670"
	  Ports			  [1, 1]
	  Position		  [1100, 332, 1160, 388]
	  ZOrder		  7158
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay10"
	  SID			  "3671"
	  Ports			  [1, 1]
	  Position		  [1180, 482, 1210, 508]
	  ZOrder		  7621
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "4"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,464,405"
	  block_type		  "delay"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[16.33 16.33 "
	  "19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 13.33 16.33 16.33"
	  " 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 1 ])"
	  ";\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "z^{-4}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay11"
	  SID			  "3672"
	  Ports			  [1, 1]
	  Position		  [800, 242, 830, 268]
	  ZOrder		  7622
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "4"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,464,405"
	  block_type		  "delay"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[16.33 16.33 "
	  "19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 13.33 16.33 16.33"
	  " 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 1 ])"
	  ";\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "z^{-4}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  SID			  "3957"
	  Ports			  [1, 1]
	  Position		  [1370, 232, 1430, 288]
	  ZOrder		  7625
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,24,464,405"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  SID			  "3674"
	  Ports			  [1, 1]
	  Position		  [965, 332, 1025, 388]
	  ZOrder		  7356
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  SID			  "3675"
	  Ports			  [1, 1]
	  Position		  [1370, 152, 1430, 208]
	  ZOrder		  7361
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,24,464,405"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  SID			  "3676"
	  Ports			  [1, 1]
	  Position		  [815, 192, 845, 218]
	  ZOrder		  7614
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "4"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,464,405"
	  block_type		  "delay"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[16.33 16.33 "
	  "19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 13.33 16.33 16.33"
	  " 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 1 ])"
	  ";\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "z^{-4}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  SID			  "3677"
	  Ports			  [1, 1]
	  Position		  [815, 137, 845, 163]
	  ZOrder		  7615
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "4"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,464,405"
	  block_type		  "delay"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[16.33 16.33 "
	  "19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 13.33 16.33 16.33"
	  " 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 1 ])"
	  ";\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "z^{-4}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  SID			  "3678"
	  Ports			  [1, 1]
	  Position		  [815, 82, 845, 108]
	  ZOrder		  7616
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "4"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,464,405"
	  block_type		  "delay"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[16.33 16.33 "
	  "19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 13.33 16.33 16.33"
	  " 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 1 ])"
	  ";\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "z^{-4}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  SID			  "3679"
	  Ports			  [1, 1]
	  Position		  [1175, 347, 1205, 373]
	  ZOrder		  7620
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "4"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,464,405"
	  block_type		  "delay"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[16.33 16.33 "
	  "19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 13.33 16.33 16.33"
	  " 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 1 ])"
	  ";\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "z^{-4}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay9"
	  SID			  "3680"
	  Ports			  [1, 1]
	  Position		  [885, 217, 915, 243]
	  ZOrder		  7608
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "4"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,464,405"
	  block_type		  "delay"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[16.33 16.33 "
	  "19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 13.33 16.33 16.33"
	  " 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 1 ])"
	  ";\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "z^{-4}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delayv"
	  SID			  "3681"
	  Ports			  [1, 1]
	  Position		  [1370, 292, 1430, 348]
	  ZOrder		  7363
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "10"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,24,464,405"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,8c471295,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-10}','texm"
	  "ode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delayv1"
	  SID			  "3682"
	  Ports			  [1, 1]
	  Position		  [1370, 427, 1430, 483]
	  ZOrder		  7365
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "10"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,24,464,405"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,8c471295,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-10}','texm"
	  "ode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  SID			  "3683"
	  Position		  [460, 691, 500, 719]
	  ZOrder		  7084
	  GotoTag		  "eol_i"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "3684"
	  Position		  [465, 136, 505, 164]
	  ZOrder		  7127
	  ShowName		  off
	  GotoTag		  "blksft"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  "3685"
	  Position		  [465, 193, 530, 217]
	  ZOrder		  7128
	  ShowName		  off
	  GotoTag		  "next_blksft"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  SID			  "3686"
	  Position		  [370, 481, 410, 509]
	  ZOrder		  7145
	  ShowName		  off
	  GotoTag		  "blkgap"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto"
	  SID			  "3687"
	  Position		  [960, 595, 1025, 625]
	  ZOrder		  7081
	  ShowName		  off
	  GotoTag		  "blkgap"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "3688"
	  Position		  [940, 405, 1005, 435]
	  ZOrder		  7142
	  ShowName		  off
	  GotoTag		  "eol_i"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  "3689"
	  Position		  [960, 645, 1025, 675]
	  ZOrder		  7082
	  ShowName		  off
	  GotoTag		  "blksft"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  SID			  "3690"
	  Position		  [960, 680, 1025, 710]
	  ZOrder		  7083
	  ShowName		  off
	  GotoTag		  "next_blksft"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  SID			  "3691"
	  Ports			  [1, 1]
	  Position		  [615, 466, 670, 524]
	  ZOrder		  7146
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,464,329"
	  block_type		  "inv"
	  sg_icon_stat		  "55,58,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[36.77 36.7"
	  "7 43.77 36.77 43.77 43.77 43.77 36.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[29.77 29.77 36.77 36"
	  ".77 29.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[22.77 22.77 29.77 29.77 22.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[15.77 15.77 22.77 15.77 22.77 22.77 15.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	  "k');disp('not');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "SubBlockAlignment"
	  SID			  "3694"
	  Ports			  [4, 3]
	  Position		  [800, 615, 900, 720]
	  ZOrder		  7603
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "SubBlockAlignment"
	    Location		    [1, 24, 1281, 971]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "clr_blkgap"
	      SID		      "3695"
	      Position		      [780, 208, 810, 222]
	      ZOrder		      7072
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ss_plus1"
	      SID		      "3696"
	      Position		      [215, 413, 245, 427]
	      ZOrder		      7074
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "P"
	      SID		      "3697"
	      Position		      [20, 538, 50, 552]
	      ZOrder		      7086
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "line_en"
	      SID		      "3698"
	      Position		      [20, 388, 50, 402]
	      ZOrder		      7073
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      SID		      "3699"
	      Ports		      [3, 1]
	      Position		      [265, 371, 325, 429]
	      ZOrder		      7021
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      on
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "Fabric"
	      pipelined		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,336,304"
	      block_type	      "addsub"
	      sg_icon_stat	      "60,58,3,1,white,blue,0,b4ee5867,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.8"
	      "8 37.88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.8"
	      "8 37.88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('input',3,"
	      "'cin');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon tex"
	      "t');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant6"
	      SID		      "3700"
	      Ports		      [0, 1]
	      Position		      [200, 147, 255, 173]
	      ZOrder		      7054
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "16"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "5"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,328,421"
	      block_type	      "constant"
	      sg_icon_stat	      "55,26,0,1,white,blue,0,eafdfd08,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ]"
	      ",[16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.3"
	      "3 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.3"
	      "3 13.33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 1"
	      "0.33 7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
	      "text');\ncolor('black');port_label('output',1,'16');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant7"
	      SID		      "3701"
	      Ports		      [0, 1]
	      Position		      [200, 192, 255, 218]
	      ZOrder		      7060
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "0"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "5"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,328,421"
	      block_type	      "constant"
	      sg_icon_stat	      "55,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ]"
	      ",[16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.3"
	      "3 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.3"
	      "3 13.33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 1"
	      "0.33 7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
	      "text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "3702"
	      Ports		      [1, 1]
	      Position		      [250, 117, 275, 143]
	      ZOrder		      7089
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "25,26,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 26 26 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[16"
	      ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[13.33 13.33 "
	      "16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[10.33 10.33 13.33 13.33 10.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
	      "or('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "3703"
	      Ports		      [1, 1]
	      Position		      [270, 222, 295, 248]
	      ZOrder		      7090
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "25,26,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 26 26 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[16"
	      ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[13.33 13.33 "
	      "16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[10.33 10.33 13.33 13.33 10.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
	      "or('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Expression"
	      SID		      "3704"
	      Ports		      [2, 1]
	      Position		      [780, 130, 845, 190]
	      ZOrder		      7084
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Expression"
	      SourceType	      "Xilinx Bitwise Expression Evaluator Block"
	      expression	      "a & b"
	      align_bp		      on
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "expr"
	      sg_icon_stat	      "65,60,2,1,white,blue,0,87655dbc,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 65 65 0 0 ],[0 0 60 60 0 ]);\npatch([14.2 25.76 33.76 41.76 49.76 33.76 22.2 14.2 ],[38.8"
	      "8 38.88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([22.2 33.76 25.76 14.2 22.2 ],[30.88 30.88 38.8"
	      "8 38.88 30.88 ],[0.931 0.946 0.973 ]);\npatch([14.2 25.76 33.76 22.2 14.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1"
	      " 1 1 ]);\npatch([22.2 49.76 41.76 33.76 25.76 14.2 22.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1"
	      ",'\\bfa & b','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      SID		      "3705"
	      Position		      [120, 116, 235, 144]
	      ZOrder		      7058
	      ShowName		      off
	      GotoTag		      "next_blksft_premod"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      SID		      "3706"
	      Ports		      [1, 1]
	      Position		      [605, 90, 665, 110]
	      ZOrder		      7078
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,44,448,671"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      SID		      "3707"
	      Ports		      [1, 1]
	      Position		      [320, 25, 380, 45]
	      ZOrder		      7080
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,44,448,671"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      SID		      "3708"
	      Ports		      [1, 1]
	      Position		      [380, 255, 440, 275]
	      ZOrder		      7081
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,44,448,671"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"blksft"
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto"
	      SID		      "3709"
	      Position		      [370, 452, 500, 478]
	      ZOrder		      7052
	      GotoTag		      "next_blksft_premod"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Integer Offset Per Line"
	      SID		      "3710"
	      Ports		      [1, 1]
	      Position		      [85, 530, 145, 560]
	      ZOrder		      7088
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "4"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "20"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,459,397"
	      block_type	      "slice"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      SID		      "3711"
	      Ports		      [2, 1]
	      Position		      [455, 155, 510, 215]
	      ZOrder		      7057
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,24,464,301"
	      block_type	      "logical"
	      sg_icon_stat	      "55,60,2,1,white,blue,0,bc838b24,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[37.77 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.7"
	      "7 30.77 37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.7"
	      "7 30.77 23.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.7"
	      "7 23.77 16.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\n\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\nor');\nfpr"
	      "intf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"next_blkgap"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mod 16"
	      SID		      "3712"
	      Ports		      [1, 1]
	      Position		      [380, 385, 440, 415]
	      ZOrder		      7022
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "4"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,459,397"
	      block_type	      "slice"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"next_blksft"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      SID		      "3713"
	      Ports		      [2, 1]
	      Position		      [320, 117, 375, 173]
	      ZOrder		      7053
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>b"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,24,464,211"
	      block_type	      "relational"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,3049caaa,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa > b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      SID		      "3714"
	      Ports		      [2, 1]
	      Position		      [320, 192, 375, 248]
	      ZOrder		      7056
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a=b"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,24,464,211"
	      block_type	      "relational"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      SID		      "3715"
	      Ports		      [1]
	      Position		      [695, 84, 725, 116]
	      ZOrder		      7079
	      Floating		      off
	      Location		      [188, 390, 512, 629]
	      Open		      off
	      NumInputPorts	      "1"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
	      }
	      List {
		ListType		ScopeGraphics
		FigureColor		"[0.5 0.5 0.5]"
		AxesColor		"[0 0 0]"
		AxesTickColor		"[1 1 1]"
		LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
		LineStyles		"-|-|-|-|-|-"
		LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
		MarkerStyles		"none|none|none|none|none|none"
	      }
	      ShowLegends	      off
	      SaveName		      "ScopeData1"
	      DataFormat	      "StructureWithTime"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope1"
	      SID		      "3716"
	      Ports		      [1]
	      Position		      [415, 19, 445, 51]
	      ZOrder		      7082
	      Floating		      off
	      Location		      [188, 390, 512, 629]
	      Open		      off
	      NumInputPorts	      "1"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
	      }
	      List {
		ListType		ScopeGraphics
		FigureColor		"[0.5 0.5 0.5]"
		AxesColor		"[0 0 0]"
		AxesTickColor		"[1 1 1]"
		LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
		LineStyles		"-|-|-|-|-|-"
		LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
		MarkerStyles		"none|none|none|none|none|none"
	      }
	      ShowLegends	      off
	      SaveName		      "ScopeData2"
	      DataFormat	      "StructureWithTime"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope2"
	      SID		      "3717"
	      Ports		      [1]
	      Position		      [480, 249, 510, 281]
	      ZOrder		      7083
	      Floating		      off
	      Location		      [188, 390, 512, 629]
	      Open		      off
	      NumInputPorts	      "1"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
	      }
	      List {
		ListType		ScopeGraphics
		FigureColor		"[0.5 0.5 0.5]"
		AxesColor		"[0 0 0]"
		AxesTickColor		"[1 1 1]"
		LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
		LineStyles		"-|-|-|-|-|-"
		LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
		MarkerStyles		"none|none|none|none|none|none"
	      }
	      ShowLegends	      off
	      SaveName		      "ScopeData3"
	      DataFormat	      "StructureWithTime"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "reg_blkgap"
	      SID		      "3718"
	      Ports		      [2, 1]
	      Position		      [885, 170, 925, 230]
	      ZOrder		      7069
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"reg_blkgap"
		Location		[1, 24, 1281, 971]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"150"
		Block {
		  BlockType		  Inport
		  Name			  "j"
		  SID			  "3719"
		  Position		  [25, 23, 55, 37]
		  ZOrder		  7069
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "k"
		  SID			  "3720"
		  Position		  [25, 63, 55, 77]
		  ZOrder		  7070
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Expression"
		  SID			  "3721"
		  Ports			  [3, 1]
		  Position		  [115, 20, 225, 80]
		  ZOrder		  7067
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Expression"
		  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
		  expression		  "(~q & j) | (q & ~k)"
		  align_bp		  off
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,234"
		  block_type		  "expr"
		  sg_icon_stat		  "110,60,3,1,white,blue,0,a389ea39,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 110 110 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 110 110 0 0 ],[0 0 60 60 0 ]);\npatch([37.2 48.76 56.76 64.76 72.76 56.76 45.2 37.2 ],[38.88 38.8"
		  "8 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([45.2 56.76 48.76 37.2 45.2 ],[30.88 30.88 38.88 38.88 3"
		  "0.88 ],[0.931 0.946 0.973 ]);\npatch([37.2 48.76 56.76 45.2 37.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npa"
		  "tch([45.2 72.76 64.76 56.76 48.76 37.2 45.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'j');\ncolor('black');port_label('input',2,'k');\ncolor('black');port_label('input',3,'q');\ncolor('black');"
		  "port_label('output',1,'\\bf(~q & j) | (q & ~k)','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "3722"
		  Ports			  [1, 1]
		  Position		  [265, 22, 325, 78]
		  ZOrder		  7063
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,185"
		  block_type		  "register"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','C"
		  "OMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  SID			  "3723"
		  Position		  [400, 43, 430, 57]
		  ZOrder		  7071
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [18, 0]
		  Branch {
		    Points		    [0, 56; -251, 0; 0, -36]
		    DstBlock		    "Expression"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "q"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Expression"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "k"
		  SrcPort		  1
		  Points		  [13, 0; 0, -20]
		  DstBlock		  "Expression"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "j"
		  SrcPort		  1
		  DstBlock		  "Expression"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reg_blksft"
	      SID		      "3724"
	      Ports		      [2, 1]
	      Position		      [85, 352, 145, 408]
	      ZOrder		      7017
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,336,185"
	      block_type	      "register"
	      sg_icon_stat	      "60,56,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',"
	      "1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"blksft"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "blkgap"
	      SID		      "3725"
	      Position		      [1020, 193, 1050, 207]
	      ZOrder		      7077
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "blksft"
	      SID		      "3726"
	      Position		      [1020, 298, 1050, 312]
	      ZOrder		      7075
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "next_blksft"
	      SID		      "3727"
	      Position		      [1020, 333, 1050, 347]
	      ZOrder		      7076
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      Name		      "next_blksft"
	      SrcBlock		      "Mod 16"
	      SrcPort		      1
	      Points		      [25, 0; 0, -60]
	      Branch {
		DstBlock		"next_blksft"
		DstPort			1
	      }
	      Branch {
		Labels			[1, 1]
		Points			[-400, 0]
		DstBlock		"reg_blksft"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Integer Offset Per Line"
	      SrcPort		      1
	      Points		      [29, 0; 0, -145]
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"Goto"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mod 16"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "blksft"
	      Labels		      [1, 1]
	      SrcBlock		      "reg_blksft"
	      SrcPort		      1
	      Points		      [51, 0]
	      Branch {
		Points			[0, -115]
		DstBlock		"Gateway Out2"
		DstPort			1
	      }
	      Branch {
		Points			[28, 0]
		Branch {
		  Points		  [0, -75]
		  Branch {
		    DstBlock		    "blksft"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -70]
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "AddSub"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "line_en"
	      SrcPort		      1
	      Points		      [9, 0]
	      Branch {
		Points			[0, 99; 687, 0; 0, -319]
		DstBlock		"Expression"
		DstPort			2
	      }
	      Branch {
		DstBlock		"reg_blksft"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Constant7"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "clr_blkgap"
	      SrcPort		      1
	      DstBlock		      "reg_blkgap"
	      DstPort		      2
	    }
	    Line {
	      Name		      "next_blkgap"
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, -40; 62, 0]
	      Branch {
		Points			[0, -45]
		DstBlock		"Gateway Out"
		DstPort			1
	      }
	      Branch {
		Labels			[1, 1]
		DstBlock		"Expression"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ss_plus1"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "reg_blkgap"
	      SrcPort		      1
	      DstBlock		      "blkgap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      Points		      [45, 0; 0, -20]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [45, 0; 0, 25]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "blksft"
	      Labels		      [0, 0]
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Expression"
	      SrcPort		      1
	      Points		      [15, 0; 0, 25]
	      DstBlock		      "reg_blkgap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "P"
	      SrcPort		      1
	      DstBlock		      "Integer Offset Per Line"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [6, 0]
	      Branch {
		Points			[0, -95]
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "SubSampleAlignment"
	  SID			  "3728"
	  Ports			  [2, 1]
	  Position		  [575, 578, 685, 647]
	  ZOrder		  7602
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "SubSampleAlignment"
	    Location		    [1, 24, 1281, 971]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "P"
	      SID		      "3729"
	      Position		      [75, 88, 105, 102]
	      ZOrder		      7050
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "line_en"
	      SID		      "3730"
	      Position		      [75, 228, 105, 242]
	      ZOrder		      7068
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub1"
	      SID		      "3731"
	      Ports		      [2, 1]
	      Position		      [535, 51, 595, 109]
	      ZOrder		      7026
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "22"
	      bin_pt		      "20"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "Fabric"
	      pipelined		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,464,373"
	      block_type	      "addsub"
	      sg_icon_stat	      "60,58,2,1,white,blue,0,32e1f85f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.8"
	      "8 37.88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.8"
	      "8 37.88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1"
	      ",'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"post"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub2"
	      SID		      "3732"
	      Ports		      [2, 1]
	      Position		      [455, 246, 515, 304]
	      ZOrder		      7035
	      BlockMirror	      on
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "22"
	      bin_pt		      "20"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "Fabric"
	      pipelined		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,464,373"
	      block_type	      "addsub"
	      sg_icon_stat	      "60,58,2,1,white,blue,0,e139daf6,left,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.8"
	      "8 37.88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.8"
	      "8 37.88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1"
	      ",'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat3"
	      SID		      "3733"
	      Ports		      [3, 1]
	      Position		      [685, 260, 745, 320]
	      ZOrder		      7039
	      BlockMirror	      on
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "3"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,328,182"
	      block_type	      "concat"
	      sg_icon_stat	      "60,60,3,1,white,blue,0,61ef8218,left,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.8"
	      "8 38.88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.8"
	      "8 38.88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'hi');\n\ncolor('black');port_label('input',3,'lo');\n\ncolor('black');disp('\\fontsiz"
	      "e{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      SID		      "3734"
	      Ports		      [0, 1]
	      Position		      [535, 157, 590, 183]
	      ZOrder		      7031
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "0"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "22"
	      bin_pt		      "20"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,328,421"
	      block_type	      "constant"
	      sg_icon_stat	      "55,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ]"
	      ",[16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.3"
	      "3 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.3"
	      "3 13.33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 1"
	      "0.33 7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
	      "text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant12"
	      SID		      "3735"
	      Ports		      [0, 1]
	      Position		      [830, 237, 885, 263]
	      ZOrder		      7040
	      BlockMirror	      on
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "0"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,328,421"
	      block_type	      "constant"
	      sg_icon_stat	      "55,26,0,1,white,blue,0,bf4ddd8b,left,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ]"
	      ",[16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.3"
	      "3 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.3"
	      "3 13.33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 1"
	      "0.33 7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
	      "text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant13"
	      SID		      "3736"
	      Ports		      [0, 1]
	      Position		      [820, 297, 875, 323]
	      ZOrder		      7041
	      BlockMirror	      on
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "0"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "20"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,328,421"
	      block_type	      "constant"
	      sg_icon_stat	      "55,26,0,1,white,blue,0,bf4ddd8b,left,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ]"
	      ",[16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.3"
	      "3 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.3"
	      "3 13.33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 1"
	      "0.33 7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
	      "text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "3737"
	      Ports		      [1, 1]
	      Position		      [770, 279, 795, 301]
	      ZOrder		      7657
	      BlockMirror	      on
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "25,22,1,1,white,blue,0,07b98262,left,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14"
	      ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 "
	      "14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ]"
	      ",[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.9"
	      "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bl"
	      "ack');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      SID		      "3738"
	      Ports		      [1, 1]
	      Position		      [645, 279, 670, 301]
	      ZOrder		      7659
	      BlockMirror	      on
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "25,22,1,1,white,blue,0,07b98262,left,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14"
	      ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 "
	      "14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ]"
	      ",[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.9"
	      "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bl"
	      "ack');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      SID		      "3739"
	      Ports		      [1, 1]
	      Position		      [585, 249, 610, 271]
	      ZOrder		      7660
	      BlockMirror	      on
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "25,22,1,1,white,blue,0,07b98262,left,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14"
	      ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 "
	      "14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ]"
	      ",[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.9"
	      "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bl"
	      "ack');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Fraction"
	      SID		      "3740"
	      Ports		      [1, 1]
	      Position		      [245, 65, 330, 125]
	      ZOrder		      7071
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Fraction"
		Location		[1, 24, 1281, 971]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"162"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "3741"
		  Position		  [20, 68, 50, 82]
		  ZOrder		  7035
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "3742"
		  Ports			  [2, 1]
		  Position		  [245, 20, 305, 80]
		  ZOrder		  7032
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,328,182"
		  block_type		  "concat"
		  sg_icon_stat		  "60,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46"
		  ".88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\n"
		  "fprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  SID			  "3743"
		  Ports			  [0, 1]
		  Position		  [120, 22, 175, 48]
		  ZOrder		  7033
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,328,421"
		  block_type		  "constant"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Fractional Part"
		  SID			  "3745"
		  Ports			  [1, 1]
		  Position		  [115, 60, 175, 90]
		  ZOrder		  7029
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "20"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "50,50,617,509"
		  block_type		  "slice"
		  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "3746"
		  Ports			  [1, 1]
		  Position		  [370, 34, 420, 66]
		  ZOrder		  7034
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "20"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,24,416,401"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24"
		  ".44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch("
		  "[20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "3747"
		  Position		  [500, 43, 530, 57]
		  ZOrder		  7036
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Fractional Part"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Fractional Part"
		  SrcPort		  1
		  Points		  [30, 0; 0, -10]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Model Info"
	      SID		      "3748"
	      Ports		      []
	      Position		      [163, 315, 391, 459]
	      ZOrder		      7070
	      ShowName		      off
	      LibraryVersion	      "1.281"
	      FontName		      "Arial"
	      SourceBlock	      "simulink/Model-Wide\nUtilities/Model Info"
	      SourceType	      "CMBlock"
	      InitialBlockCM	      "None"
	      BlockCM		      "None"
	      Frame		      "on"
	      DisplayStringWithTags   "\n    post = pre - (P - periodResample);\n    if (post < 0)\n        % skip 1 more\n  "
	      "      next_blksft = next_blksft + 1;\n        pre = 1 + post;\n    else\n        % no need to skip\n        pre"
	      " = post;\n    end"
	      MaskDisplayString	      "\\n    post = pre - (P - periodResample);\\n    if (post < 0)\\n        % skip 1 more\\"
	      "n        next_blksft = next_blksft + 1;\\n        pre = 1 + post;\\n    else\\n        % no need to skip\\n    "
	      "    pre = post;\\n    end"
	      HorizontalTextAlignment "Left"
	      LeftAlignmentValue      "0.02"
	      SourceBlockDiagram      "dropletdet_full"
	      TagMaxNumber	      "20"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      SID		      "3749"
	      Ports		      [1, 1]
	      Position		      [570, 274, 620, 306]
	      ZOrder		      7042
	      BlockMirror	      on
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "20"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,328,310"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,6b04d0b0,left,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "3750"
	      Ports		      [2, 1]
	      Position		      [685, 67, 740, 123]
	      ZOrder		      7030
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a<b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,24,464,211"
	      block_type	      "relational"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,731fb07f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa < b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon"
	      " text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pre"
	      SID		      "3751"
	      Ports		      [2, 1]
	      Position		      [200, 192, 260, 248]
	      ZOrder		      7024
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,336,185"
	      block_type	      "register"
	      sg_icon_stat	      "60,56,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',"
	      "1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ss_plus1"
	      SID		      "3752"
	      Position		      [995, 88, 1025, 102]
	      ZOrder		      7066
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [180, 0]
	      Branch {
		DstBlock		"ss_plus1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 195]
		DstBlock		"Delay1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [22, 0; 0, -60]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "AddSub2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pre"
	      SrcPort		      1
	      Points		      [215, 0; 0, -155]
	      DstBlock		      "AddSub1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "post"
	      Labels		      [1, 1]
	      SrcBlock		      "AddSub1"
	      SrcPort		      1
	      Points		      [58, 0]
	      Branch {
		Points			[0, 180]
		DstBlock		"Delay4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Relational"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "AddSub2"
	      SrcPort		      1
	      Points		      [-265, 0]
	      DstBlock		      "pre"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "line_en"
	      SrcPort		      1
	      DstBlock		      "pre"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "P"
	      SrcPort		      1
	      DstBlock		      "Fraction"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Fraction"
	      SrcPort		      1
	      DstBlock		      "AddSub1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat3"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant12"
	      SrcPort		      1
	      Points		      [-37, 0; 0, 20]
	      DstBlock		      "Concat3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant13"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "AddSub2"
	      DstPort		      1
	    }
	    Annotation {
	      SID		      "3753"
	      Name		      "post = P - pre - periodResample;"
	      Position		      [562, 34]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "blk_offset"
	  SID			  "3838"
	  Ports			  [1, 1]
	  Position		  [800, 467, 855, 523]
	  ZOrder		  7141
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "blk_offset"
	    Location		    [0, 24, 1280, 971]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "83"
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "3839"
	      Position		      [105, 98, 135, 112]
	      ZOrder		      7142
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      SID		      "3840"
	      Ports		      [0, 1]
	      Position		      [210, 157, 265, 183]
	      ZOrder		      7139
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "21-1-1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "5"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,24,418,478"
	      block_type	      "constant"
	      sg_icon_stat	      "55,26,0,1,white,blue,0,9df9935b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ]"
	      ",[16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.3"
	      "3 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.3"
	      "3 13.33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 1"
	      "0.33 7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
	      "text');\ncolor('black');port_label('output',1,'19');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Expression"
	      SID		      "3841"
	      Ports		      [2, 1]
	      Position		      [450, 90, 515, 150]
	      ZOrder		      7143
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Expression"
	      SourceType	      "Xilinx Bitwise Expression Evaluator Block"
	      expression	      "a & b"
	      align_bp		      on
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "expr"
	      sg_icon_stat	      "65,60,2,1,white,blue,0,87655dbc,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 65 65 0 0 ],[0 0 60 60 0 ]);\npatch([14.2 25.76 33.76 41.76 49.76 33.76 22.2 14.2 ],[38.8"
	      "8 38.88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([22.2 33.76 25.76 14.2 22.2 ],[30.88 30.88 38.8"
	      "8 38.88 30.88 ],[0.931 0.946 0.973 ]);\npatch([14.2 25.76 33.76 22.2 14.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1"
	      " 1 1 ]);\npatch([22.2 49.76 41.76 33.76 25.76 14.2 22.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1"
	      ",'\\bfa & b','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "3842"
	      Ports		      [2, 1]
	      Position		      [315, 77, 370, 133]
	      ZOrder		      7138
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a=b"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,44,464,211"
	      block_type	      "relational"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "counter_blk_offset1"
	      SID		      "3843"
	      Ports		      [2, 1]
	      Position		      [210, 60, 270, 120]
	      ZOrder		      7137
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "21"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "5"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      on
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,24,464,773"
	      block_type	      "counter"
	      sg_icon_stat	      "60,60,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.8"
	      "8 38.88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.8"
	      "8 38.88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{\\fontsiz"
	      "e{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "eol"
	      SID		      "3844"
	      Position		      [545, 113, 575, 127]
	      ZOrder		      7141
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "counter_blk_offset1"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [9, 0]
	      Branch {
		DstBlock		"Expression"
		DstPort			1
	      }
	      Branch {
		Points			[0, -54; -195, 0; 0, 24]
		DstBlock		"counter_blk_offset1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [26, 0; 0, -50]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [32, 0]
	      Branch {
		Points			[0, 104; 205, 0; 0, -74]
		DstBlock		"Expression"
		DstPort			2
	      }
	      Branch {
		DstBlock		"counter_blk_offset1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Expression"
	      SrcPort		      1
	      DstBlock		      "eol"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pingpongpang"
	  SID			  "3850"
	  Ports			  [6, 2]
	  Position		  [940, 135, 1050, 300]
	  ZOrder		  7121
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "pingpongpang"
	    Location		    [1, 24, 1281, 971]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "blk_in"
	      SID		      "3851"
	      Position		      [325, 253, 355, 267]
	      ZOrder		      7121
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shft"
	      SID		      "3852"
	      Position		      [405, 423, 435, 437]
	      ZOrder		      7122
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "next_shft"
	      SID		      "3853"
	      Position		      [405, 443, 435, 457]
	      ZOrder		      7127
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "eol"
	      SID		      "3854"
	      Position		      [405, 468, 435, 482]
	      ZOrder		      7128
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "blkgap"
	      SID		      "3855"
	      Position		      [405, 513, 435, 527]
	      ZOrder		      7129
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "core_rst"
	      SID		      "3951"
	      Position		      [405, 558, 435, 572]
	      ZOrder		      7464
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BlackBox"
	      SID		      "3856"
	      Ports		      [21, 16]
	      Position		      [695, 565, 830, 1065]
	      ZOrder		      7463
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Black Box"
	      SourceType	      "Xilinx Black Box Block"
	      infoedit		      " Incorporates black box HDL and simulation model into a System Generator design.<br><br>You mu"
	      "st supply a Black Box with certain information about the HDL component you would like to bring into System Gene"
	      "rator. This information is provided through a Matlab function.<br><br>When \"Simulation mode\" is set to \"Inac"
	      "tive\", you will typically want to provide a separate simulation model by using a Simulation Multiplexer.<br>Wh"
	      "en \"Simulation mode\" is set to \"External co-simulator\", you must include a ModelSim block in the design."
	      init_code		      "subBlkSelPingPong_config"
	      sim_method	      "ISE Simulator"
	      verbose		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "blackbox2"
	      sg_icon_stat	      "135,500,21,16,white,blue,0,c6ec5c05,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 135 135 0 0 ],[0 0 500 500 0 ],[0."
	      "77 0.82 0.91 ]);\nplot([0 135 135 0 0 ],[0 0 500 500 0 ]);\npatch([24.725 52.18 71.18 90.18 109.18 71.18 43.725"
	      " 24.725 ],[271.09 271.09 290.09 271.09 290.09 290.09 290.09 271.09 ],[1 1 1 ]);\npatch([43.725 71.18 52.18 24.7"
	      "25 43.725 ],[252.09 252.09 271.09 271.09 252.09 ],[0.931 0.946 0.973 ]);\npatch([24.725 52.18 71.18 43.725 24.7"
	      "25 ],[233.09 233.09 252.09 252.09 233.09 ],[1 1 1 ]);\npatch([43.725 109.18 90.18 71.18 52.18 24.725 43.725 ],["
	      "214.09 214.09 233.09 214.09 233.09 233.09 214.09 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphi"
	      "cs');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'reset');\ncolor('black');p"
	      "ort_label('input',2,'d15');\ncolor('black');port_label('input',3,'d14');\ncolor('black');port_label('input',4,'"
	      "d13');\ncolor('black');port_label('input',5,'d12');\ncolor('black');port_label('input',6,'d11');\ncolor('black'"
	      ");port_label('input',7,'d10');\ncolor('black');port_label('input',8,'d09');\ncolor('black');port_label('input',"
	      "9,'d08');\ncolor('black');port_label('input',10,'d07');\ncolor('black');port_label('input',11,'d06');\ncolor('b"
	      "lack');port_label('input',12,'d05');\ncolor('black');port_label('input',13,'d04');\ncolor('black');port_label('"
	      "input',14,'d03');\ncolor('black');port_label('input',15,'d02');\ncolor('black');port_label('input',16,'d01');\n"
	      "color('black');port_label('input',17,'d00');\ncolor('black');port_label('input',18,'sft');\ncolor('black');port"
	      "_label('input',19,'next_sft');\ncolor('black');port_label('input',20,'eol');\ncolor('black');port_label('input'"
	      ",21,'blkgap');\ncolor('black');port_label('output',1,'q15');\ncolor('black');port_label('output',2,'q14');\ncol"
	      "or('black');port_label('output',3,'q13');\ncolor('black');port_label('output',4,'q12');\ncolor('black');port_la"
	      "bel('output',5,'q11');\ncolor('black');port_label('output',6,'q10');\ncolor('black');port_label('output',7,'q09"
	      "');\ncolor('black');port_label('output',8,'q08');\ncolor('black');port_label('output',9,'q07');\ncolor('black')"
	      ";port_label('output',10,'q06');\ncolor('black');port_label('output',11,'q05');\ncolor('black');port_label('outp"
	      "ut',12,'q04');\ncolor('black');port_label('output',13,'q03');\ncolor('black');port_label('output',14,'q02');\nc"
	      "olor('black');port_label('output',15,'q01');\ncolor('black');port_label('output',16,'q00');\nfprintf('','COMMEN"
	      "T: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      SID		      "3858"
	      Ports		      [8, 1]
	      Position		      [935, 571, 985, 819]
	      ZOrder		      7460
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "8"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,328,182"
	      block_type	      "concat"
	      sg_icon_stat	      "50,248,8,1,white,blue,0,6fe74153,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 248 248 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 248 248 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[131.77 131.77 138.77 131.77 138.77 138.77 138.77 131.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.42"
	      "5 ],[124.77 124.77 131.77 131.77 124.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[117."
	      "77 117.77 124.77 124.77 117.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[110.77 110.7"
	      "7 117.77 110.77 117.77 117.77 110.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	      "tf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\n\n\n\n\n\n\ncolor('black');port"
	      "_label('input',8,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end i"
	      "con text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      SID		      "3956"
	      Ports		      [8, 1]
	      Position		      [935, 811, 985, 1059]
	      ZOrder		      7466
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "8"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,328,182"
	      block_type	      "concat"
	      sg_icon_stat	      "50,248,8,1,white,blue,0,6fe74153,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 248 248 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 248 248 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[131.77 131.77 138.77 131.77 138.77 138.77 138.77 131.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.42"
	      "5 ],[124.77 124.77 131.77 131.77 124.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[117."
	      "77 117.77 124.77 124.77 117.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[110.77 110.7"
	      "7 117.77 110.77 117.77 117.77 110.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	      "tf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\n\n\n\n\n\n\ncolor('black');port"
	      "_label('input',8,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end i"
	      "con text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Slicer1"
	      SID		      "3906"
	      Ports		      [1, 16]
	      Position		      [590, 581, 635, 974]
	      ZOrder		      7457
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Slicer1"
		Location		[1, 25, 1435, 809]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"102"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "3907"
		  Position		  [20, 208, 50, 222]
		  ZOrder		  7103
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "3908"
		  Ports			  [1, 1]
		  Position		  [135, 20, 195, 50]
		  ZOrder		  7087
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "120"
		  base1			  "MSB of Input"
		  bit0			  "120"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,24,617,509"
		  block_type		  "slice"
		  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "3909"
		  Ports			  [1, 1]
		  Position		  [135, 50, 195, 80]
		  ZOrder		  7088
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "-8"
		  base1			  "MSB of Input"
		  bit0			  "112"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,459,397"
		  block_type		  "slice"
		  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice10"
		  SID			  "3910"
		  Ports			  [1, 1]
		  Position		  [135, 320, 195, 350]
		  ZOrder		  7097
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "40"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,459,397"
		  block_type		  "slice"
		  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice11"
		  SID			  "3911"
		  Ports			  [1, 1]
		  Position		  [135, 350, 195, 380]
		  ZOrder		  7098
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "32"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,459,397"
		  block_type		  "slice"
		  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice12"
		  SID			  "3912"
		  Ports			  [1, 1]
		  Position		  [135, 380, 195, 410]
		  ZOrder		  7099
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "24"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,459,397"
		  block_type		  "slice"
		  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice13"
		  SID			  "3913"
		  Ports			  [1, 1]
		  Position		  [135, 410, 195, 440]
		  ZOrder		  7100
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "16"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,459,397"
		  block_type		  "slice"
		  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice14"
		  SID			  "3914"
		  Ports			  [1, 1]
		  Position		  [135, 440, 195, 470]
		  ZOrder		  7101
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "LSB of Input"
		  bit0			  "8"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,459,397"
		  block_type		  "slice"
		  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice15"
		  SID			  "3915"
		  Ports			  [1, 1]
		  Position		  [135, 470, 195, 500]
		  ZOrder		  7102
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "LSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,24,617,509"
		  block_type		  "slice"
		  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  SID			  "3916"
		  Ports			  [1, 1]
		  Position		  [135, 80, 195, 110]
		  ZOrder		  7089
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "-16"
		  base1			  "MSB of Input"
		  bit0			  "104"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,459,397"
		  block_type		  "slice"
		  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  SID			  "3917"
		  Ports			  [1, 1]
		  Position		  [135, 110, 195, 140]
		  ZOrder		  7090
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "-32"
		  base1			  "MSB of Input"
		  bit0			  "96"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,459,397"
		  block_type		  "slice"
		  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  SID			  "3918"
		  Ports			  [1, 1]
		  Position		  [135, 140, 195, 170]
		  ZOrder		  7091
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "-40"
		  base1			  "MSB of Input"
		  bit0			  "88"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,459,397"
		  block_type		  "slice"
		  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  SID			  "3919"
		  Ports			  [1, 1]
		  Position		  [135, 170, 195, 200]
		  ZOrder		  7092
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "80"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,459,397"
		  block_type		  "slice"
		  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  SID			  "3920"
		  Ports			  [1, 1]
		  Position		  [135, 200, 195, 230]
		  ZOrder		  7093
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "72"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,459,397"
		  block_type		  "slice"
		  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice7"
		  SID			  "3921"
		  Ports			  [1, 1]
		  Position		  [135, 230, 195, 260]
		  ZOrder		  7094
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "64"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,459,397"
		  block_type		  "slice"
		  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice8"
		  SID			  "3922"
		  Ports			  [1, 1]
		  Position		  [135, 260, 195, 290]
		  ZOrder		  7095
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "56"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,459,397"
		  block_type		  "slice"
		  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice9"
		  SID			  "3923"
		  Ports			  [1, 1]
		  Position		  [135, 290, 195, 320]
		  ZOrder		  7096
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "8"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "48"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,459,397"
		  block_type		  "slice"
		  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "3924"
		  Position		  [245, 28, 275, 42]
		  ZOrder		  7104
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out2"
		  SID			  "3925"
		  Position		  [245, 58, 275, 72]
		  ZOrder		  7105
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out3"
		  SID			  "3926"
		  Position		  [245, 88, 275, 102]
		  ZOrder		  7106
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out4"
		  SID			  "3927"
		  Position		  [245, 118, 275, 132]
		  ZOrder		  7107
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out5"
		  SID			  "3928"
		  Position		  [245, 148, 275, 162]
		  ZOrder		  7108
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out6"
		  SID			  "3929"
		  Position		  [245, 178, 275, 192]
		  ZOrder		  7109
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out7"
		  SID			  "3930"
		  Position		  [245, 208, 275, 222]
		  ZOrder		  7110
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out8"
		  SID			  "3931"
		  Position		  [245, 238, 275, 252]
		  ZOrder		  7111
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out9"
		  SID			  "3932"
		  Position		  [245, 268, 275, 282]
		  ZOrder		  7112
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out10"
		  SID			  "3933"
		  Position		  [245, 298, 275, 312]
		  ZOrder		  7113
		  Port			  "10"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out11"
		  SID			  "3934"
		  Position		  [245, 328, 275, 342]
		  ZOrder		  7114
		  Port			  "11"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out12"
		  SID			  "3935"
		  Position		  [245, 358, 275, 372]
		  ZOrder		  7115
		  Port			  "12"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out13"
		  SID			  "3936"
		  Position		  [245, 388, 275, 402]
		  ZOrder		  7116
		  Port			  "13"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out14"
		  SID			  "3937"
		  Position		  [245, 418, 275, 432]
		  ZOrder		  7117
		  Port			  "14"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out15"
		  SID			  "3938"
		  Position		  [245, 448, 275, 462]
		  ZOrder		  7118
		  Port			  "15"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out16"
		  SID			  "3939"
		  Position		  [245, 478, 275, 492]
		  ZOrder		  7119
		  Port			  "16"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		  }
		  Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "Out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  DstBlock		  "Out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "Out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  DstBlock		  "Out5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  DstBlock		  "Out6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  DstBlock		  "Out7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice7"
		  SrcPort		  1
		  DstBlock		  "Out8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice8"
		  SrcPort		  1
		  DstBlock		  "Out9"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice9"
		  SrcPort		  1
		  DstBlock		  "Out10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice10"
		  SrcPort		  1
		  DstBlock		  "Out11"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice11"
		  SrcPort		  1
		  DstBlock		  "Out12"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice12"
		  SrcPort		  1
		  DstBlock		  "Out13"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice13"
		  SrcPort		  1
		  DstBlock		  "Out14"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice14"
		  SrcPort		  1
		  DstBlock		  "Out15"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice15"
		  SrcPort		  1
		  DstBlock		  "Out16"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "blktop_outv"
	      SID		      "3943"
	      Position		      [1070, 688, 1100, 702]
	      ZOrder		      7461
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "blkbtm_outv"
	      SID		      "3955"
	      Position		      [1080, 928, 1110, 942]
	      ZOrder		      7465
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "blk_in"
	      SrcPort		      1
	      Points		      [125, 0; 0, 520]
	      DstBlock		      "Slicer1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shft"
	      SrcPort		      1
	      Points		      [210, 0; 0, 560]
	      DstBlock		      "BlackBox"
	      DstPort		      18
	    }
	    Line {
	      SrcBlock		      "next_shft"
	      SrcPort		      1
	      Points		      [78, 0; 0, 565]
	      DstBlock		      "BlackBox"
	      DstPort		      19
	    }
	    Line {
	      SrcBlock		      "eol"
	      SrcPort		      1
	      Points		      [94, 0; 0, 565]
	      DstBlock		      "BlackBox"
	      DstPort		      20
	    }
	    Line {
	      SrcBlock		      "blkgap"
	      SrcPort		      1
	      Points		      [110, 0; 0, 545]
	      DstBlock		      "BlackBox"
	      DstPort		      21
	    }
	    Line {
	      SrcBlock		      "Slicer1"
	      SrcPort		      1
	      DstBlock		      "BlackBox"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slicer1"
	      SrcPort		      2
	      DstBlock		      "BlackBox"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slicer1"
	      SrcPort		      3
	      DstBlock		      "BlackBox"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Slicer1"
	      SrcPort		      4
	      DstBlock		      "BlackBox"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Slicer1"
	      SrcPort		      5
	      DstBlock		      "BlackBox"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Slicer1"
	      SrcPort		      6
	      DstBlock		      "BlackBox"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Slicer1"
	      SrcPort		      7
	      DstBlock		      "BlackBox"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Slicer1"
	      SrcPort		      8
	      DstBlock		      "BlackBox"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Slicer1"
	      SrcPort		      9
	      DstBlock		      "BlackBox"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "Slicer1"
	      SrcPort		      10
	      DstBlock		      "BlackBox"
	      DstPort		      11
	    }
	    Line {
	      SrcBlock		      "Slicer1"
	      SrcPort		      11
	      DstBlock		      "BlackBox"
	      DstPort		      12
	    }
	    Line {
	      SrcBlock		      "Slicer1"
	      SrcPort		      12
	      DstBlock		      "BlackBox"
	      DstPort		      13
	    }
	    Line {
	      SrcBlock		      "Slicer1"
	      SrcPort		      13
	      DstBlock		      "BlackBox"
	      DstPort		      14
	    }
	    Line {
	      SrcBlock		      "Slicer1"
	      SrcPort		      14
	      DstBlock		      "BlackBox"
	      DstPort		      15
	    }
	    Line {
	      SrcBlock		      "Slicer1"
	      SrcPort		      15
	      DstBlock		      "BlackBox"
	      DstPort		      16
	    }
	    Line {
	      SrcBlock		      "Slicer1"
	      SrcPort		      16
	      DstBlock		      "BlackBox"
	      DstPort		      17
	    }
	    Line {
	      SrcBlock		      "BlackBox"
	      SrcPort		      16
	      DstBlock		      "Concat2"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "BlackBox"
	      SrcPort		      15
	      DstBlock		      "Concat2"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "BlackBox"
	      SrcPort		      14
	      DstBlock		      "Concat2"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "BlackBox"
	      SrcPort		      13
	      DstBlock		      "Concat2"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "BlackBox"
	      SrcPort		      12
	      DstBlock		      "Concat2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "BlackBox"
	      SrcPort		      11
	      DstBlock		      "Concat2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "BlackBox"
	      SrcPort		      10
	      DstBlock		      "Concat2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BlackBox"
	      SrcPort		      9
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BlackBox"
	      SrcPort		      8
	      Points		      [85, 0]
	      DstBlock		      "Concat1"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "BlackBox"
	      SrcPort		      7
	      DstBlock		      "Concat1"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "BlackBox"
	      SrcPort		      6
	      DstBlock		      "Concat1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "BlackBox"
	      SrcPort		      5
	      Points		      [85, 0]
	      DstBlock		      "Concat1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "BlackBox"
	      SrcPort		      4
	      Points		      [85, 0]
	      DstBlock		      "Concat1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "BlackBox"
	      SrcPort		      3
	      Points		      [85, 0]
	      DstBlock		      "Concat1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "BlackBox"
	      SrcPort		      2
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BlackBox"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      DstBlock		      "blktop_outv"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "core_rst"
	      SrcPort		      1
	      DstBlock		      "BlackBox"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      DstBlock		      "blkbtm_outv"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "imgblk_rdy"
	  SID			  "3945"
	  Position		  [1235, 353, 1265, 367]
	  ZOrder		  7161
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "eol"
	  SID			  "3946"
	  Position		  [1235, 488, 1265, 502]
	  ZOrder		  7157
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "imgblk_rdyv"
	  SID			  "3948"
	  Position		  [1500, 313, 1530, 327]
	  ZOrder		  7362
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "eolv"
	  SID			  "3949"
	  Position		  [1495, 448, 1525, 462]
	  ZOrder		  7364
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "imgblk_topv"
	  SID			  "3958"
	  Position		  [1500, 173, 1530, 187]
	  ZOrder		  7624
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "imgblk_btmv"
	  SID			  "3962"
	  Position		  [1500, 253, 1530, 267]
	  ZOrder		  7626
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "SubSampleAlignment"
	  SrcPort		  1
	  Points		  [41, 0; 0, 40]
	  DstBlock		  "SubBlockAlignment"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SubBlockAlignment"
	  SrcPort		  1
	  Points		  [21, 0; 0, -25]
	  Branch {
	    DstBlock		    "Goto"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -31; -150, 0; 0, 51]
	    DstBlock		    "SubBlockAlignment"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "SubBlockAlignment"
	  SrcPort		  2
	  Points		  [38, 0; 0, -10]
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SubBlockAlignment"
	  SrcPort		  3
	  Points		  [32, 0; 0, -10]
	  DstBlock		  "Goto4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  Points		  [52, 0]
	  Branch {
	    DstBlock		    "SubBlockAlignment"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, -75]
	    DstBlock		    "SubSampleAlignment"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [87, 0]
	  Branch {
	    Points		    [0, -135]
	    DstBlock		    "Delay3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "blk_offset"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "imgblk_topv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delayv"
	  SrcPort		  1
	  DstBlock		  "imgblk_rdyv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delayv1"
	  SrcPort		  1
	  DstBlock		  "eolv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Delay5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [173, 0]
	  Branch {
	    Points		    [0, -240]
	    DstBlock		    "Delay11"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay9"
	  SrcPort		  1
	  DstBlock		  "pingpongpang"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pingpongpang"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Delay8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "Delay10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "blk_offset"
	  SrcPort		  1
	  Points		  [2, 0]
	  Branch {
	    Points		    [0, -75]
	    Branch {
	      DstBlock		      "Goto1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -190]
	      DstBlock		      "Delay9"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  DstBlock		  "pingpongpang"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  Points		  [58, 0; 0, 30]
	  DstBlock		  "pingpongpang"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  Points		  [75, 0]
	  DstBlock		  "pingpongpang"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  Points		  [8, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Delayv"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "imgblk_rdy"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay10"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [1, 0; 0, -40]
	    DstBlock		    "Delayv1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "eol"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay11"
	  SrcPort		  1
	  DstBlock		  "pingpongpang"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "P"
	  SrcPort		  1
	  Points		  [99, 0]
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "SubBlockAlignment"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "SubSampleAlignment"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "blk"
	  SrcPort		  1
	  DstBlock		  "Delay7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "core_rst"
	  SrcPort		  1
	  DstBlock		  "pingpongpang"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "pingpongpang"
	  SrcPort		  2
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "imgblk_btmv"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Concat1"
      SID		      "3453"
      Ports		      [8, 1]
      Position		      [1455, 1741, 1520, 1889]
      ZOrder		      7764
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Concat"
      SourceType	      "Xilinx Bus Concatenator Block"
      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poin"
      "t at zero."
      num_inputs	      "8"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "13,37,368,221"
      block_type	      "concat"
      sg_icon_stat	      "65,148,8,1,white,blue,0,6fe74153,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 148 148 0 ],[0.77 "
      "0.82 0.91 ]);\nplot([0 65 65 0 0 ],[0 0 148 148 0 ]);\npatch([11.975 24.98 33.98 42.98 51.98 33.98 20.975 11.975"
      " ],[83.99 83.99 92.99 83.99 92.99 92.99 92.99 83.99 ],[1 1 1 ]);\npatch([20.975 33.98 24.98 11.975 20.975 ],[74."
      "99 74.99 83.99 83.99 74.99 ],[0.931 0.946 0.973 ]);\npatch([11.975 24.98 33.98 20.975 11.975 ],[65.99 65.99 74.9"
      "9 74.99 65.99 ],[1 1 1 ]);\npatch([20.975 51.98 42.98 33.98 24.98 11.975 20.975 ],[56.99 56.99 65.99 56.99 65.99"
      " 65.99 56.99 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
      "n text');\ncolor('black');port_label('input',1,'hi');\n\n\n\n\n\n\ncolor('black');port_label('input',8,'lo');\n\n"
      "color('black');disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Concat2"
      SID		      "1255"
      Ports		      [8, 1]
      Position		      [1455, 1895, 1520, 2055]
      ZOrder		      6756
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Concat"
      SourceType	      "Xilinx Bus Concatenator Block"
      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poin"
      "t at zero."
      num_inputs	      "8"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "13,37,368,221"
      block_type	      "concat"
      sg_icon_stat	      "65,160,8,1,white,blue,0,6fe74153,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 160 160 0 ],[0.77 "
      "0.82 0.91 ]);\nplot([0 65 65 0 0 ],[0 0 160 160 0 ]);\npatch([11.975 24.98 33.98 42.98 51.98 33.98 20.975 11.975"
      " ],[89.99 89.99 98.99 89.99 98.99 98.99 98.99 89.99 ],[1 1 1 ]);\npatch([20.975 33.98 24.98 11.975 20.975 ],[80."
      "99 80.99 89.99 89.99 80.99 ],[0.931 0.946 0.973 ]);\npatch([11.975 24.98 33.98 20.975 11.975 ],[71.99 71.99 80.9"
      "9 80.99 71.99 ],[1 1 1 ]);\npatch([20.975 51.98 42.98 33.98 24.98 11.975 20.975 ],[62.99 62.99 71.99 62.99 71.99"
      " 71.99 62.99 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
      "n text');\ncolor('black');port_label('input',1,'hi');\n\n\n\n\n\n\ncolor('black');port_label('input',8,'lo');\n\n"
      "color('black');disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Concat5"
      SID		      "2254"
      Ports		      [2, 1]
      Position		      [1685, 1609, 1765, 1776]
      ZOrder		      6996
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Concat"
      SourceType	      "Xilinx Bus Concatenator Block"
      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poin"
      "t at zero."
      num_inputs	      "2"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "13,37,368,221"
      block_type	      "concat"
      sg_icon_stat	      "80,167,2,1,white,blue,0,16398980,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 167 167 0 ],[0.77 "
      "0.82 0.91 ]);\nplot([0 80 80 0 0 ],[0 0 167 167 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.525"
      " ],[95.21 95.21 106.21 95.21 106.21 106.21 106.21 95.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],"
      "[84.21 84.21 95.21 95.21 84.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[73.21 73.21 "
      "84.21 84.21 73.21 ],[1 1 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[62.21 62.21 73.21 62.21 7"
      "3.21 73.21 62.21 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin"
      " icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('"
      "black');disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant1"
      SID		      "3355"
      Ports		      [0, 1]
      Position		      [745, 2497, 895, 2523]
      ZOrder		      7733
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "344.40805"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Signed (2's comp)"
      n_bits		      "32"
      bin_pt		      "20"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      off
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,24,418,478"
      block_type	      "constant"
      sg_icon_stat	      "150,26,0,1,white,blue,0,f9daca8c,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 150 150 0 0 ],[0 0 26 26 0 ],[0.77 "
      "0.82 0.91 ]);\nplot([0 150 150 0 0 ],[0 0 26 26 0 ]);\npatch([68.325 72.66 75.66 78.66 81.66 75.66 71.325 68.325"
      " ],[16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([71.325 75.66 72.66 68.325 71.325 ],[13."
      "33 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([68.325 72.66 75.66 71.325 68.325 ],[10.33 10.33 13.3"
      "3 13.33 10.33 ],[1 1 1 ]);\npatch([71.325 81.66 78.66 75.66 72.66 68.325 71.325 ],[7.33 7.33 10.33 7.33 10.33 10"
      ".33 7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
      "xt');\ncolor('black');port_label('output',1,'344.40804958343506');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant10"
      SID		      "1657"
      Ports		      [0, 1]
      Position		      [2085, 1437, 2140, 1463]
      ZOrder		      6921
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "1"
      gui_display_data_type   "Boolean"
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "14"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      off
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,44,421,478"
      block_type	      "constant"
      sg_icon_stat	      "55,26,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 1"
      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13"
      ".33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 "
      "7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
      ";\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant11"
      SID		      "1680"
      Ports		      [0, 1]
      Position		      [3045, 1432, 3100, 1458]
      ZOrder		      6944
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "1"
      gui_display_data_type   "Boolean"
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "14"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      off
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,44,421,478"
      block_type	      "constant"
      sg_icon_stat	      "55,26,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 1"
      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13"
      ".33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 "
      "7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
      ";\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant12"
      SID		      "2258"
      Ports		      [0, 1]
      Position		      [1975, 1944, 1995, 1966]
      ZOrder		      7002
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "0"
      gui_display_data_type   "Boolean"
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "14"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,346,491"
      block_type	      "constant"
      sg_icon_stat	      "20,22,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 22 22 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 22 22 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[13.22 1"
      "3.22 15.22 13.22 15.22 15.22 15.22 13.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[11.22 11.22 13.22 13."
      "22 11.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 11.22 9.22 ],[1 1 1 ]);\n"
      "patch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 7.22 9.22 9.22 7.22 ],[0.931 0.946 0.973 ]);\nfpr"
      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('outp"
      "ut',1,'0');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant14"
      SID		      "2297"
      Ports		      [0, 1]
      Position		      [2050, 1757, 2065, 1773]
      ZOrder		      7014
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "1"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "14"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,46,473,439"
      block_type	      "constant"
      block_version	      "11.4"
      sg_icon_stat	      "15,16,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 16 16 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 15 15 0 0 ],[0 0 16 16 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[10.22 10.2"
      "2 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[8.22 8.22 10.22 10.22 8.2"
      "2 ],[0.931 0.946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([4.5"
      "5 11.44 9.44 7.44 5.44 2.55 4.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COM"
      "MENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\n"
      "fprintf('','COMMENT: end icon text');\n"
      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B)"
      ")','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*"
      "B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCI"
      "N>>17','opselect'=>'C'}}}"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      SID		      "1256"
      Position		      [890, 1996, 910, 2014]
      ZOrder		      6750
      ShowName		      off
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant3"
      SID		      "1257"
      Position		      [890, 1821, 910, 1839]
      ZOrder		      6749
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant8"
      SID		      "2225"
      Ports		      [0, 1]
      Position		      [1935, 797, 1990, 823]
      ZOrder		      6979
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "1"
      gui_display_data_type   "Boolean"
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "14"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      off
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,44,421,478"
      block_type	      "constant"
      sg_icon_stat	      "55,26,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 1"
      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13"
      ".33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 "
      "7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
      ";\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant9"
      SID		      "1634"
      Ports		      [0, 1]
      Position		      [3005, 882, 3060, 908]
      ZOrder		      6898
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "1"
      gui_display_data_type   "Boolean"
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "14"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      off
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,44,421,478"
      block_type	      "constant"
      sg_icon_stat	      "55,26,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 1"
      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13"
      ".33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 "
      "7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
      ";\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay"
      SID		      "2663"
      Ports		      [1, 1]
      Position		      [1010, 2139, 1050, 2161]
      ZOrder		      7158
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      rst		      off
      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
      en		      off
      latency		      "2"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,44,464,405"
      block_type	      "delay"
      sg_icon_stat	      "40,22,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 22 22 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 22 22 0 ]);\npatch([13.325 17.66 20.66 23.66 26.66 20.66 16.325 13.325 ],["
      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([16.325 20.66 17.66 13.325 16.325 ],[11.33 1"
      "1.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([13.325 17.66 20.66 16.325 13.325 ],[8.33 8.33 11.33 11.3"
      "3 8.33 ],[1 1 1 ]);\npatch([16.325 26.66 23.66 20.66 17.66 13.325 16.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
      "color('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay1"
      SID		      "3969"
      Ports		      [1, 1]
      Position		      [1355, 2234, 1395, 2256]
      ZOrder		      7970
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      rst		      off
      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
      en		      off
      latency		      "2"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,44,464,405"
      block_type	      "delay"
      sg_icon_stat	      "40,22,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 22 22 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 22 22 0 ]);\npatch([13.325 17.66 20.66 23.66 26.66 20.66 16.325 13.325 ],["
      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([16.325 20.66 17.66 13.325 16.325 ],[11.33 1"
      "1.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([13.325 17.66 20.66 16.325 13.325 ],[8.33 8.33 11.33 11.3"
      "3 8.33 ],[1 1 1 ]);\npatch([16.325 26.66 23.66 20.66 17.66 13.325 16.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
      "color('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay4"
      SID		      "2226"
      Ports		      [1, 1]
      Position		      [2110, 904, 2140, 926]
      ZOrder		      6978
      BlockMirror	      on
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      rst		      off
      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "delay"
      sg_icon_stat	      "30,22,1,1,white,blue,0,07b98262,left,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[14"
      ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 11.3"
      "3 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33 8.3"
      "3 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.93"
      "1 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
      "('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay5"
      SID		      "1635"
      Ports		      [1, 1]
      Position		      [3180, 989, 3210, 1011]
      ZOrder		      6897
      BlockMirror	      on
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      rst		      off
      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "delay"
      sg_icon_stat	      "30,22,1,1,white,blue,0,07b98262,left,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[14"
      ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 11.3"
      "3 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33 8.3"
      "3 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.93"
      "1 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
      "('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay6"
      SID		      "1658"
      Ports		      [1, 1]
      Position		      [2260, 1544, 2290, 1566]
      ZOrder		      6920
      BlockMirror	      on
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      rst		      off
      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "delay"
      sg_icon_stat	      "30,22,1,1,white,blue,0,07b98262,left,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[14"
      ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 11.3"
      "3 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33 8.3"
      "3 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.93"
      "1 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
      "('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay7"
      SID		      "1681"
      Ports		      [1, 1]
      Position		      [3220, 1539, 3250, 1561]
      ZOrder		      6943
      BlockMirror	      on
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      rst		      off
      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "delay"
      sg_icon_stat	      "30,22,1,1,white,blue,0,07b98262,left,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[14"
      ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 11.3"
      "3 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33 8.3"
      "3 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.93"
      "1 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
      "('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      From
      Name		      "From1"
      SID		      "2318"
      Position		      [585, 1089, 655, 1101]
      ZOrder		      7021
      ShowName		      off
      GotoTag		      "blk_rdy_out"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From18"
      SID		      "2227"
      Position		      [1950, 584, 2010, 596]
      ZOrder		      6966
      ShowName		      off
      GotoTag		      "core_rst"
    }
    Block {
      BlockType		      From
      Name		      "From19"
      SID		      "2228"
      Position		      [1675, 619, 1735, 631]
      ZOrder		      6980
      ShowName		      off
      GotoTag		      "dout1"
    }
    Block {
      BlockType		      From
      Name		      "From2"
      SID		      "448"
      Position		      [585, 949, 630, 961]
      ZOrder		      6505
      ShowName		      off
      GotoTag		      "core_rst"
    }
    Block {
      BlockType		      From
      Name		      "From20"
      SID		      "2229"
      Position		      [1675, 654, 1735, 666]
      ZOrder		      6981
      ShowName		      off
      GotoTag		      "valid1"
    }
    Block {
      BlockType		      From
      Name		      "From21"
      SID		      "2230"
      Position		      [1675, 784, 1735, 796]
      ZOrder		      6982
      ShowName		      off
      GotoTag		      "eof1"
    }
    Block {
      BlockType		      From
      Name		      "From22"
      SID		      "1636"
      Position		      [3020, 669, 3080, 681]
      ZOrder		      6885
      ShowName		      off
      GotoTag		      "core_rst"
    }
    Block {
      BlockType		      From
      Name		      "From23"
      SID		      "1637"
      Position		      [2745, 704, 2805, 716]
      ZOrder		      6899
      ShowName		      off
      GotoTag		      "dout2"
    }
    Block {
      BlockType		      From
      Name		      "From24"
      SID		      "1638"
      Position		      [2745, 739, 2805, 751]
      ZOrder		      6900
      ShowName		      off
      GotoTag		      "valid2"
    }
    Block {
      BlockType		      From
      Name		      "From25"
      SID		      "1639"
      Position		      [2745, 869, 2805, 881]
      ZOrder		      6901
      ShowName		      off
      GotoTag		      "eof2"
    }
    Block {
      BlockType		      From
      Name		      "From26"
      SID		      "1659"
      Position		      [2100, 1224, 2160, 1236]
      ZOrder		      6908
      ShowName		      off
      GotoTag		      "core_rst"
    }
    Block {
      BlockType		      From
      Name		      "From27"
      SID		      "1660"
      Position		      [1825, 1259, 1885, 1271]
      ZOrder		      6922
      ShowName		      off
      GotoTag		      "dout3"
    }
    Block {
      BlockType		      From
      Name		      "From28"
      SID		      "1661"
      Position		      [1825, 1294, 1885, 1306]
      ZOrder		      6923
      ShowName		      off
      GotoTag		      "valid3"
    }
    Block {
      BlockType		      From
      Name		      "From3"
      SID		      "3952"
      Position		      [1320, 2149, 1365, 2161]
      ZOrder		      7959
      ShowName		      off
      GotoTag		      "core_rst"
    }
    Block {
      BlockType		      From
      Name		      "From30"
      SID		      "1662"
      Position		      [1825, 1424, 1885, 1436]
      ZOrder		      6924
      ShowName		      off
      GotoTag		      "eof3"
    }
    Block {
      BlockType		      From
      Name		      "From31"
      SID		      "1682"
      Position		      [3060, 1219, 3120, 1231]
      ZOrder		      6931
      ShowName		      off
      GotoTag		      "core_rst"
    }
    Block {
      BlockType		      From
      Name		      "From32"
      SID		      "1683"
      Position		      [2785, 1254, 2845, 1266]
      ZOrder		      6945
      ShowName		      off
      GotoTag		      "dout4"
    }
    Block {
      BlockType		      From
      Name		      "From33"
      SID		      "1684"
      Position		      [2785, 1289, 2845, 1301]
      ZOrder		      6946
      ShowName		      off
      GotoTag		      "valid4"
    }
    Block {
      BlockType		      From
      Name		      "From35"
      SID		      "1685"
      Position		      [2785, 1419, 2845, 1431]
      ZOrder		      6947
      ShowName		      off
      GotoTag		      "eof4"
    }
    Block {
      BlockType		      From
      Name		      "From37"
      SID		      "1479"
      Position		      [585, 1019, 655, 1031]
      ZOrder		      6764
      ShowName		      off
      GotoTag		      "blk_out2"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From39"
      SID		      "2251"
      Position		      [585, 1054, 655, 1066]
      ZOrder		      6994
      ShowName		      off
      GotoTag		      "capture_en"
    }
    Block {
      BlockType		      From
      Name		      "From40"
      SID		      "2298"
      Position		      [1975, 1719, 2035, 1731]
      ZOrder		      7015
      ShowName		      off
      GotoTag		      "raw_0"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From42"
      SID		      "2300"
      Position		      [1945, 1794, 2035, 1816]
      ZOrder		      7017
      ShowName		      off
      GotoTag		      "sync_gen_0"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From7"
      SID		      "452"
      Position		      [585, 984, 655, 996]
      ZOrder		      6506
      ShowName		      off
      GotoTag		      "blk_out1"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto11"
      SID		      "3963"
      Position		      [1745, 2181, 1825, 2199]
      ZOrder		      7964
      ShowName		      off
      GotoTag		      "blk_rdy_out"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto3"
      SID		      "3513"
      Position		      [1740, 2271, 1785, 2289]
      ZOrder		      7829
      ShowName		      off
      GotoTag		      "blk_out2"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto4"
      SID		      "3514"
      Position		      [1740, 2231, 1785, 2249]
      ZOrder		      7828
      ShowName		      off
      GotoTag		      "blk_out1"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto5"
      SID		      "2255"
      Position		      [1865, 1716, 1910, 1734]
      ZOrder		      6997
      ShowName		      off
      GotoTag		      "raw_0"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto7"
      SID		      "2259"
      Position		      [2315, 1945, 2395, 1965]
      ZOrder		      7000
      ShowName		      off
      GotoTag		      "sync_gen_1"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto8"
      SID		      "2260"
      Position		      [2315, 2010, 2395, 2030]
      ZOrder		      7003
      ShowName		      off
      GotoTag		      "sync_gen_0"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Constant
      Name		      "P"
      SID		      "3967"
      Position		      [1085, 2235, 1180, 2255]
      ZOrder		      7968
      Value		      "344.40805"
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator44"
      SID		      "2231"
      Position		      [2290, 565, 2310, 585]
      ZOrder		      6967
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator45"
      SID		      "2232"
      Position		      [2290, 615, 2310, 635]
      ZOrder		      6968
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator46"
      SID		      "2233"
      Position		      [2280, 915, 2300, 935]
      ZOrder		      6977
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator47"
      SID		      "2234"
      Position		      [2290, 665, 2310, 685]
      ZOrder		      6969
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator48"
      SID		      "2235"
      Position		      [2290, 520, 2310, 540]
      ZOrder		      6970
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator49"
      SID		      "2236"
      Position		      [2300, 715, 2320, 735]
      ZOrder		      6971
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator50"
      SID		      "2237"
      Position		      [2355, 755, 2375, 775]
      ZOrder		      6972
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator51"
      SID		      "2238"
      Position		      [2410, 800, 2430, 820]
      ZOrder		      6973
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator52"
      SID		      "2239"
      Position		      [2290, 825, 2310, 845]
      ZOrder		      6974
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator53"
      SID		      "2240"
      Position		      [2325, 880, 2345, 900]
      ZOrder		      6975
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator54"
      SID		      "2241"
      Position		      [2250, 880, 2270, 900]
      ZOrder		      6976
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator55"
      SID		      "1640"
      Position		      [3360, 650, 3380, 670]
      ZOrder		      6886
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator56"
      SID		      "1641"
      Position		      [3360, 700, 3380, 720]
      ZOrder		      6887
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator57"
      SID		      "1642"
      Position		      [3350, 1000, 3370, 1020]
      ZOrder		      6896
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator58"
      SID		      "1643"
      Position		      [3360, 750, 3380, 770]
      ZOrder		      6888
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator59"
      SID		      "1644"
      Position		      [3360, 605, 3380, 625]
      ZOrder		      6889
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator60"
      SID		      "1645"
      Position		      [3370, 800, 3390, 820]
      ZOrder		      6890
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator61"
      SID		      "1646"
      Position		      [3425, 840, 3445, 860]
      ZOrder		      6891
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator62"
      SID		      "1647"
      Position		      [3480, 885, 3500, 905]
      ZOrder		      6892
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator63"
      SID		      "1648"
      Position		      [3360, 910, 3380, 930]
      ZOrder		      6893
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator64"
      SID		      "1649"
      Position		      [3395, 965, 3415, 985]
      ZOrder		      6894
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator65"
      SID		      "1650"
      Position		      [3320, 965, 3340, 985]
      ZOrder		      6895
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator66"
      SID		      "1663"
      Position		      [2440, 1205, 2460, 1225]
      ZOrder		      6909
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator67"
      SID		      "1664"
      Position		      [2440, 1255, 2460, 1275]
      ZOrder		      6910
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator68"
      SID		      "1665"
      Position		      [2430, 1555, 2450, 1575]
      ZOrder		      6919
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator69"
      SID		      "1666"
      Position		      [2440, 1305, 2460, 1325]
      ZOrder		      6911
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator70"
      SID		      "1667"
      Position		      [2440, 1160, 2460, 1180]
      ZOrder		      6912
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator71"
      SID		      "1668"
      Position		      [2450, 1355, 2470, 1375]
      ZOrder		      6913
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator72"
      SID		      "1669"
      Position		      [2505, 1395, 2525, 1415]
      ZOrder		      6914
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator73"
      SID		      "1670"
      Position		      [2560, 1440, 2580, 1460]
      ZOrder		      6915
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator74"
      SID		      "1671"
      Position		      [2440, 1465, 2460, 1485]
      ZOrder		      6916
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator75"
      SID		      "1672"
      Position		      [2475, 1520, 2495, 1540]
      ZOrder		      6917
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator76"
      SID		      "1673"
      Position		      [2400, 1520, 2420, 1540]
      ZOrder		      6918
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator77"
      SID		      "1686"
      Position		      [3400, 1200, 3420, 1220]
      ZOrder		      6932
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator78"
      SID		      "1687"
      Position		      [3400, 1250, 3420, 1270]
      ZOrder		      6933
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator79"
      SID		      "1688"
      Position		      [3390, 1550, 3410, 1570]
      ZOrder		      6942
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator80"
      SID		      "1689"
      Position		      [3400, 1300, 3420, 1320]
      ZOrder		      6934
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator81"
      SID		      "1690"
      Position		      [3400, 1155, 3420, 1175]
      ZOrder		      6935
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator82"
      SID		      "1691"
      Position		      [3410, 1350, 3430, 1370]
      ZOrder		      6936
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator83"
      SID		      "1692"
      Position		      [3465, 1390, 3485, 1410]
      ZOrder		      6937
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator84"
      SID		      "1693"
      Position		      [3520, 1435, 3540, 1455]
      ZOrder		      6938
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator85"
      SID		      "1694"
      Position		      [3400, 1460, 3420, 1480]
      ZOrder		      6939
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator86"
      SID		      "1695"
      Position		      [3435, 1515, 3455, 1535]
      ZOrder		      6940
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator87"
      SID		      "1696"
      Position		      [3360, 1515, 3380, 1535]
      ZOrder		      6941
    }
    Block {
      BlockType		      Reference
      Name		      "XSG_core_config"
      SID		      "2313"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [833, 2236, 879, 2279]
      ZOrder		      7019
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.507"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      hw_sys		      "ROACH2:sx475t"
      clk_src		      "adc0_clk"
      ROACH_clk_src	      "sys_clk"
      ROACH2_clk_src	      "adc0_clk"
      clk_rate		      "250"
      sample_period	      "1"
      synthesis_tool	      "XST"
    }
    Block {
      BlockType		      SubSystem
      Name		      "adc5g_1"
      SID		      "1260"
      Tag		      "xps:adc5g"
      Ports		      [2, 17]
      Position		      [960, 1738, 1060, 2092]
      ZOrder		      6752
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/ADCs/asiaa_adc5g"
      LibraryVersion	      "*1.495"
      UserDataPersistent      on
      UserData		      "DataTag1"
      ShowPortLabels	      "SignalName"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		20
	$ClassName		"Simulink.Mask"
	Type			"adc5g"
	Description		"Interface for the ASIAA 5 GSps ADC. Supports interleaving all four\ncores using either input A or C, or"
	" interleaving two-cores each for \nA and C. The hardware itself comes in two versions:\n\nDMUX 1:2 -- 4-bit samples, "
	"4 parallel streams\nDMUX 1:1 -- 8-bit samples, 2 parallel streams\n\nIn either configuration this block will output 8"
	" parallel streams \nbut the underlying interface, and the bitwidth of the samples,\nwill be different."
	Initialization		"adc5g_init(gcb,...\n    'input_mode', input_mode,...\n    'demux', demux,...\n    'adc_clk_rate', ad"
	"c_clk_rate,...\n    'adc_bit_width', adc_bit_width,...\n    'adc_brd', adc_brd,...\n    'using_ctrl', using_ctrl,...\n"
	"    'test_ramp', test_ramp);"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  7
	  Object {
	    $ObjectID		    21
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "One-channel -- A"
	      Cell		      "One-channel -- C"
	      Cell		      "Two-channel -- A&C"
	      PropName		      "TypeOptions"
	    }
	    Name		    "input_mode"
	    Prompt		    "Input mode:"
	    Value		    "One-channel -- A"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    22
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "ZDOK 0"
	      Cell		      "ZDOK 1"
	      PropName		      "TypeOptions"
	    }
	    Name		    "adc_brd"
	    Prompt		    "ADC Board"
	    Value		    "ZDOK 0"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    23
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "1:1"
	      Cell		      "1:2"
	      PropName		      "TypeOptions"
	    }
	    Name		    "demux"
	    Prompt		    "Internal demux"
	    Value		    "1:1"
	    Evaluate		    "off"
	    Tunable		    "off"
	    Callback		    "demux = get_param(gcb,'demux');\nif(strcmp(demux,'1:1')),\n    set_param(gcb, 'adc_bit_width', '8'"
	    ")\nelseif(strcmp(demux, '1:2')),\n    set_param(gcb, 'adc_bit_width', '4');\nelse\nend"
	  }
	  Object {
	    $ObjectID		    24
	    Type		    "edit"
	    Name		    "adc_bit_width"
	    Prompt		    "ADC Resolution (bits):"
	    Value		    "8"
	    Enabled		    "off"
	  }
	  Object {
	    $ObjectID		    25
	    Type		    "edit"
	    Name		    "adc_clk_rate"
	    Prompt		    "ADC Clock Rate (MHz):"
	    Value		    "2000"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    26
	    Type		    "checkbox"
	    Name		    "using_ctrl"
	    Prompt		    "use control"
	    Value		    "on"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    27
	    Type		    "checkbox"
	    Name		    "test_ramp"
	    Prompt		    "start in test ramp mode"
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"adc5g_1"
	Location		[51, 17, 1808, 1063]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"150"
	SIDHighWatermark	"1728"
	Block {
	  BlockType		  Inport
	  Name			  "sim_a"
	  SID			  "1260:20"
	  Position		  [30, 102, 60, 118]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_sync"
	  SID			  "1260:21"
	  Position		  [30, 1062, 60, 1078]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Bias
	  Name			  "bias_a"
	  SID			  "1260:22"
	  Position		  [150, 102, 180, 118]
	  ZOrder		  -3
	  Bias			  "128"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a0"
	  SID			  "1260:1713"
	  Ports			  [1, 1]
	  Position		  [350, 102, 380, 118]
	  ZOrder		  1380
	  InputPortMap		  "u0"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a1"
	  SID			  "1260:1714"
	  Ports			  [1, 1]
	  Position		  [350, 162, 380, 178]
	  ZOrder		  1381
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a10"
	  SID			  "1260:1723"
	  Ports			  [1, 1]
	  Position		  [350, 702, 380, 718]
	  ZOrder		  1390
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a11"
	  SID			  "1260:1724"
	  Ports			  [1, 1]
	  Position		  [350, 762, 380, 778]
	  ZOrder		  1391
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a12"
	  SID			  "1260:1725"
	  Ports			  [1, 1]
	  Position		  [350, 822, 380, 838]
	  ZOrder		  1392
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a13"
	  SID			  "1260:1726"
	  Ports			  [1, 1]
	  Position		  [350, 882, 380, 898]
	  ZOrder		  1393
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a14"
	  SID			  "1260:1727"
	  Ports			  [1, 1]
	  Position		  [350, 942, 380, 958]
	  ZOrder		  1394
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a15"
	  SID			  "1260:1728"
	  Ports			  [1, 1]
	  Position		  [350, 1002, 380, 1018]
	  ZOrder		  1395
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a2"
	  SID			  "1260:1715"
	  Ports			  [1, 1]
	  Position		  [350, 222, 380, 238]
	  ZOrder		  1382
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a3"
	  SID			  "1260:1716"
	  Ports			  [1, 1]
	  Position		  [350, 282, 380, 298]
	  ZOrder		  1383
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a4"
	  SID			  "1260:1717"
	  Ports			  [1, 1]
	  Position		  [350, 342, 380, 358]
	  ZOrder		  1384
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a5"
	  SID			  "1260:1718"
	  Ports			  [1, 1]
	  Position		  [350, 402, 380, 418]
	  ZOrder		  1385
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a6"
	  SID			  "1260:1719"
	  Ports			  [1, 1]
	  Position		  [350, 462, 380, 478]
	  ZOrder		  1386
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a7"
	  SID			  "1260:1720"
	  Ports			  [1, 1]
	  Position		  [350, 522, 380, 538]
	  ZOrder		  1387
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a8"
	  SID			  "1260:1721"
	  Ports			  [1, 1]
	  Position		  [350, 582, 380, 598]
	  ZOrder		  1388
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a9"
	  SID			  "1260:1722"
	  Ports			  [1, 1]
	  Position		  [350, 642, 380, 658]
	  ZOrder		  1389
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a0"
	  SID			  "1260:39"
	  Ports			  [1, 1]
	  Position		  [270, 102, 300, 118]
	  ZOrder		  -20
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag2"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "0"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Force single rate"
	  fmode			  "Maintain input frame rate"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a1"
	  SID			  "1260:40"
	  Ports			  [1, 1]
	  Position		  [270, 162, 300, 178]
	  ZOrder		  -21
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag3"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "1"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Force single rate"
	  fmode			  "Maintain input frame rate"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a10"
	  SID			  "1260:41"
	  Ports			  [1, 1]
	  Position		  [270, 702, 300, 718]
	  ZOrder		  -22
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag4"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "10"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Force single rate"
	  fmode			  "Maintain input frame rate"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a11"
	  SID			  "1260:42"
	  Ports			  [1, 1]
	  Position		  [270, 762, 300, 778]
	  ZOrder		  -23
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag5"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "11"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Force single rate"
	  fmode			  "Maintain input frame rate"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a12"
	  SID			  "1260:43"
	  Ports			  [1, 1]
	  Position		  [270, 822, 300, 838]
	  ZOrder		  -24
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag6"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "12"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Force single rate"
	  fmode			  "Maintain input frame rate"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a13"
	  SID			  "1260:44"
	  Ports			  [1, 1]
	  Position		  [270, 882, 300, 898]
	  ZOrder		  -25
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag7"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "13"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Force single rate"
	  fmode			  "Maintain input frame rate"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a14"
	  SID			  "1260:45"
	  Ports			  [1, 1]
	  Position		  [270, 942, 300, 958]
	  ZOrder		  -26
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag8"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "14"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Force single rate"
	  fmode			  "Maintain input frame rate"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a15"
	  SID			  "1260:46"
	  Ports			  [1, 1]
	  Position		  [270, 1002, 300, 1018]
	  ZOrder		  -27
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag9"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "15"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Force single rate"
	  fmode			  "Maintain input frame rate"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a2"
	  SID			  "1260:47"
	  Ports			  [1, 1]
	  Position		  [270, 222, 300, 238]
	  ZOrder		  -28
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag10"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "2"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Force single rate"
	  fmode			  "Maintain input frame rate"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a3"
	  SID			  "1260:48"
	  Ports			  [1, 1]
	  Position		  [270, 282, 300, 298]
	  ZOrder		  -29
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag11"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "3"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Force single rate"
	  fmode			  "Maintain input frame rate"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a4"
	  SID			  "1260:49"
	  Ports			  [1, 1]
	  Position		  [270, 342, 300, 358]
	  ZOrder		  -30
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag12"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "4"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Force single rate"
	  fmode			  "Maintain input frame rate"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a5"
	  SID			  "1260:50"
	  Ports			  [1, 1]
	  Position		  [270, 402, 300, 418]
	  ZOrder		  -31
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag13"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "5"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Force single rate"
	  fmode			  "Maintain input frame rate"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a6"
	  SID			  "1260:51"
	  Ports			  [1, 1]
	  Position		  [270, 462, 300, 478]
	  ZOrder		  -32
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag14"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "6"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Force single rate"
	  fmode			  "Maintain input frame rate"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a7"
	  SID			  "1260:52"
	  Ports			  [1, 1]
	  Position		  [270, 522, 300, 538]
	  ZOrder		  -33
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag15"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "7"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Force single rate"
	  fmode			  "Maintain input frame rate"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a8"
	  SID			  "1260:53"
	  Ports			  [1, 1]
	  Position		  [270, 582, 300, 598]
	  ZOrder		  -34
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag16"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "8"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Force single rate"
	  fmode			  "Maintain input frame rate"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a9"
	  SID			  "1260:54"
	  Ports			  [1, 1]
	  Position		  [270, 642, 300, 658]
	  ZOrder		  -35
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag17"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "9"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Force single rate"
	  fmode			  "Maintain input frame rate"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_adc5g_1_sync"
	  SID			  "1260:1712"
	  Ports			  [1, 1]
	  Position		  [90, 1062, 170, 1078]
	  ZOrder		  1379
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "80,16,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([37"
	  ".55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.979 0.895 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fon"
	  "tsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_adc5g_1_user_data_i0"
	  SID			  "1260:1681"
	  Ports			  [1, 1]
	  Position		  [430, 102, 510, 118]
	  ZOrder		  1348
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "80,16,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([37"
	  ".55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.979 0.895 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fon"
	  "tsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_adc5g_1_user_data_i1"
	  SID			  "1260:1683"
	  Ports			  [1, 1]
	  Position		  [430, 162, 510, 178]
	  ZOrder		  1350
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "80,16,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([37"
	  ".55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.979 0.895 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fon"
	  "tsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_adc5g_1_user_data_i2"
	  SID			  "1260:1685"
	  Ports			  [1, 1]
	  Position		  [430, 222, 510, 238]
	  ZOrder		  1352
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "80,16,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([37"
	  ".55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.979 0.895 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fon"
	  "tsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_adc5g_1_user_data_i3"
	  SID			  "1260:1687"
	  Ports			  [1, 1]
	  Position		  [430, 282, 510, 298]
	  ZOrder		  1354
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "80,16,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([37"
	  ".55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.979 0.895 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fon"
	  "tsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_adc5g_1_user_data_i4"
	  SID			  "1260:1689"
	  Ports			  [1, 1]
	  Position		  [430, 342, 510, 358]
	  ZOrder		  1356
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "80,16,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([37"
	  ".55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.979 0.895 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fon"
	  "tsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_adc5g_1_user_data_i5"
	  SID			  "1260:1691"
	  Ports			  [1, 1]
	  Position		  [430, 402, 510, 418]
	  ZOrder		  1358
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "80,16,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([37"
	  ".55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.979 0.895 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fon"
	  "tsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_adc5g_1_user_data_i6"
	  SID			  "1260:1693"
	  Ports			  [1, 1]
	  Position		  [430, 462, 510, 478]
	  ZOrder		  1360
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "80,16,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([37"
	  ".55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.979 0.895 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fon"
	  "tsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_adc5g_1_user_data_i7"
	  SID			  "1260:1695"
	  Ports			  [1, 1]
	  Position		  [430, 522, 510, 538]
	  ZOrder		  1362
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "80,16,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([37"
	  ".55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.979 0.895 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fon"
	  "tsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_adc5g_1_user_data_q0"
	  SID			  "1260:1697"
	  Ports			  [1, 1]
	  Position		  [430, 582, 510, 598]
	  ZOrder		  1364
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "80,16,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([37"
	  ".55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.979 0.895 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fon"
	  "tsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_adc5g_1_user_data_q1"
	  SID			  "1260:1699"
	  Ports			  [1, 1]
	  Position		  [430, 642, 510, 658]
	  ZOrder		  1366
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "80,16,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([37"
	  ".55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.979 0.895 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fon"
	  "tsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_adc5g_1_user_data_q2"
	  SID			  "1260:1701"
	  Ports			  [1, 1]
	  Position		  [430, 702, 510, 718]
	  ZOrder		  1368
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "80,16,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([37"
	  ".55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.979 0.895 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fon"
	  "tsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_adc5g_1_user_data_q3"
	  SID			  "1260:1703"
	  Ports			  [1, 1]
	  Position		  [430, 762, 510, 778]
	  ZOrder		  1370
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "80,16,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([37"
	  ".55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.979 0.895 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fon"
	  "tsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_adc5g_1_user_data_q4"
	  SID			  "1260:1705"
	  Ports			  [1, 1]
	  Position		  [430, 822, 510, 838]
	  ZOrder		  1372
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "80,16,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([37"
	  ".55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.979 0.895 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fon"
	  "tsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_adc5g_1_user_data_q5"
	  SID			  "1260:1707"
	  Ports			  [1, 1]
	  Position		  [430, 882, 510, 898]
	  ZOrder		  1374
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "80,16,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([37"
	  ".55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.979 0.895 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fon"
	  "tsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_adc5g_1_user_data_q6"
	  SID			  "1260:1709"
	  Ports			  [1, 1]
	  Position		  [430, 942, 510, 958]
	  ZOrder		  1376
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "80,16,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([37"
	  ".55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.979 0.895 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fon"
	  "tsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_adc5g_1_user_data_q7"
	  SID			  "1260:1711"
	  Ports			  [1, 1]
	  Position		  [430, 1002, 510, 1018]
	  ZOrder		  1378
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "80,16,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([37"
	  ".55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.979 0.895 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fon"
	  "tsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Gain
	  Name			  "gain_a"
	  SID			  "1260:55"
	  Position		  [90, 102, 120, 118]
	  ZOrder		  -36
	  Gain			  "128"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a0"
	  SID			  "1260:73"
	  Position		  [590, 102, 620, 118]
	  ZOrder		  -54
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a1"
	  SID			  "1260:74"
	  Position		  [590, 162, 620, 178]
	  ZOrder		  -55
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a2"
	  SID			  "1260:75"
	  Position		  [590, 222, 620, 238]
	  ZOrder		  -56
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a3"
	  SID			  "1260:76"
	  Position		  [590, 282, 620, 298]
	  ZOrder		  -57
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a4"
	  SID			  "1260:77"
	  Position		  [590, 342, 620, 358]
	  ZOrder		  -58
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a5"
	  SID			  "1260:78"
	  Position		  [590, 402, 620, 418]
	  ZOrder		  -59
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a6"
	  SID			  "1260:79"
	  Position		  [590, 462, 620, 478]
	  ZOrder		  -60
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a7"
	  SID			  "1260:80"
	  Position		  [590, 522, 620, 538]
	  ZOrder		  -61
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a8"
	  SID			  "1260:81"
	  Position		  [590, 582, 620, 598]
	  ZOrder		  -62
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a9"
	  SID			  "1260:82"
	  Position		  [590, 642, 620, 658]
	  ZOrder		  -63
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a10"
	  SID			  "1260:83"
	  Position		  [590, 702, 620, 718]
	  ZOrder		  -64
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a11"
	  SID			  "1260:84"
	  Position		  [590, 762, 620, 778]
	  ZOrder		  -65
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a12"
	  SID			  "1260:85"
	  Position		  [590, 822, 620, 838]
	  ZOrder		  -66
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a13"
	  SID			  "1260:86"
	  Position		  [590, 882, 620, 898]
	  ZOrder		  -67
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a14"
	  SID			  "1260:87"
	  Position		  [590, 942, 620, 958]
	  ZOrder		  -68
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a15"
	  SID			  "1260:88"
	  Position		  [590, 1002, 620, 1018]
	  ZOrder		  -69
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  "1260:89"
	  Position		  [250, 1062, 280, 1078]
	  ZOrder		  -70
	  Port			  "17"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "sim_a"
	  SrcPort		  1
	  DstBlock		  "gain_a"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gain_a"
	  SrcPort		  1
	  DstBlock		  "bias_a"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bias_a"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "downsample_a0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a6"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a7"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a8"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a9"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a10"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a11"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a12"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a13"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a14"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a15"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "downsample_a0"
	  SrcPort		  1
	  DstBlock		  "delay_a0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a0"
	  SrcPort		  1
	  DstBlock		  "dropletdet_full_adc5g_1_user_data_i0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dropletdet_full_adc5g_1_user_data_i0"
	  SrcPort		  1
	  DstBlock		  "a0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a1"
	  SrcPort		  1
	  DstBlock		  "delay_a1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a1"
	  SrcPort		  1
	  DstBlock		  "dropletdet_full_adc5g_1_user_data_i1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dropletdet_full_adc5g_1_user_data_i1"
	  SrcPort		  1
	  DstBlock		  "a1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a2"
	  SrcPort		  1
	  DstBlock		  "delay_a2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a2"
	  SrcPort		  1
	  DstBlock		  "dropletdet_full_adc5g_1_user_data_i2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dropletdet_full_adc5g_1_user_data_i2"
	  SrcPort		  1
	  DstBlock		  "a2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a3"
	  SrcPort		  1
	  DstBlock		  "delay_a3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a3"
	  SrcPort		  1
	  DstBlock		  "dropletdet_full_adc5g_1_user_data_i3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dropletdet_full_adc5g_1_user_data_i3"
	  SrcPort		  1
	  DstBlock		  "a3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a4"
	  SrcPort		  1
	  DstBlock		  "delay_a4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a4"
	  SrcPort		  1
	  DstBlock		  "dropletdet_full_adc5g_1_user_data_i4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dropletdet_full_adc5g_1_user_data_i4"
	  SrcPort		  1
	  DstBlock		  "a4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a5"
	  SrcPort		  1
	  DstBlock		  "delay_a5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a5"
	  SrcPort		  1
	  DstBlock		  "dropletdet_full_adc5g_1_user_data_i5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dropletdet_full_adc5g_1_user_data_i5"
	  SrcPort		  1
	  DstBlock		  "a5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a6"
	  SrcPort		  1
	  DstBlock		  "delay_a6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a6"
	  SrcPort		  1
	  DstBlock		  "dropletdet_full_adc5g_1_user_data_i6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dropletdet_full_adc5g_1_user_data_i6"
	  SrcPort		  1
	  DstBlock		  "a6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a7"
	  SrcPort		  1
	  DstBlock		  "delay_a7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a7"
	  SrcPort		  1
	  DstBlock		  "dropletdet_full_adc5g_1_user_data_i7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dropletdet_full_adc5g_1_user_data_i7"
	  SrcPort		  1
	  DstBlock		  "a7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a8"
	  SrcPort		  1
	  DstBlock		  "delay_a8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a8"
	  SrcPort		  1
	  DstBlock		  "dropletdet_full_adc5g_1_user_data_q0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dropletdet_full_adc5g_1_user_data_q0"
	  SrcPort		  1
	  DstBlock		  "a8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a9"
	  SrcPort		  1
	  DstBlock		  "delay_a9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a9"
	  SrcPort		  1
	  DstBlock		  "dropletdet_full_adc5g_1_user_data_q1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dropletdet_full_adc5g_1_user_data_q1"
	  SrcPort		  1
	  DstBlock		  "a9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a10"
	  SrcPort		  1
	  DstBlock		  "delay_a10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a10"
	  SrcPort		  1
	  DstBlock		  "dropletdet_full_adc5g_1_user_data_q2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dropletdet_full_adc5g_1_user_data_q2"
	  SrcPort		  1
	  DstBlock		  "a10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a11"
	  SrcPort		  1
	  DstBlock		  "delay_a11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a11"
	  SrcPort		  1
	  DstBlock		  "dropletdet_full_adc5g_1_user_data_q3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dropletdet_full_adc5g_1_user_data_q3"
	  SrcPort		  1
	  DstBlock		  "a11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a12"
	  SrcPort		  1
	  DstBlock		  "delay_a12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a12"
	  SrcPort		  1
	  DstBlock		  "dropletdet_full_adc5g_1_user_data_q4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dropletdet_full_adc5g_1_user_data_q4"
	  SrcPort		  1
	  DstBlock		  "a12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a13"
	  SrcPort		  1
	  DstBlock		  "delay_a13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a13"
	  SrcPort		  1
	  DstBlock		  "dropletdet_full_adc5g_1_user_data_q5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dropletdet_full_adc5g_1_user_data_q5"
	  SrcPort		  1
	  DstBlock		  "a13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a14"
	  SrcPort		  1
	  DstBlock		  "delay_a14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a14"
	  SrcPort		  1
	  DstBlock		  "dropletdet_full_adc5g_1_user_data_q6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dropletdet_full_adc5g_1_user_data_q6"
	  SrcPort		  1
	  DstBlock		  "a14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a15"
	  SrcPort		  1
	  DstBlock		  "delay_a15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a15"
	  SrcPort		  1
	  DstBlock		  "dropletdet_full_adc5g_1_user_data_q7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dropletdet_full_adc5g_1_user_data_q7"
	  SrcPort		  1
	  DstBlock		  "a15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_sync"
	  SrcPort		  1
	  DstBlock		  "dropletdet_full_adc5g_1_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dropletdet_full_adc5g_1_sync"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "asdf5"
      SID		      "2242"
      Ports		      [1, 1]
      Position		      [1985, 717, 2025, 733]
      ZOrder		      6985
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "16"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "654,202,537,482"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10."
      "22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10."
      "22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 "
      "1 ]);\npatch([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');por"
      "t_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "asdf6"
      SID		      "1651"
      Ports		      [1, 1]
      Position		      [3055, 802, 3095, 818]
      ZOrder		      6904
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "16"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "654,202,537,482"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10."
      "22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10."
      "22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 "
      "1 ]);\npatch([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');por"
      "t_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "asdf7"
      SID		      "1674"
      Ports		      [1, 1]
      Position		      [2135, 1357, 2175, 1373]
      ZOrder		      6927
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "16"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "654,202,537,482"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10."
      "22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10."
      "22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 "
      "1 ]);\npatch([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');por"
      "t_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "asdf8"
      SID		      "1697"
      Ports		      [1, 1]
      Position		      [3095, 1352, 3135, 1368]
      ZOrder		      6950
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "16"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "654,202,537,482"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10."
      "22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10."
      "22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 "
      "1 ]);\npatch([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');por"
      "t_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "conv_chg_msb1"
      SID		      "1261"
      Ports		      [16, 17]
      Position		      [1130, 1722, 1210, 2088]
      ZOrder		      6751
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"conv_chg_msb1"
	Location		[1, 24, 1281, 971]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "i0"
	  SID			  "1262"
	  Position		  [30, 18, 60, 32]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i1"
	  SID			  "1263"
	  Position		  [30, 68, 60, 82]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i2"
	  SID			  "1264"
	  Position		  [30, 118, 60, 132]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i3"
	  SID			  "1265"
	  Position		  [30, 173, 60, 187]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i4"
	  SID			  "1266"
	  Position		  [30, 218, 60, 232]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i5"
	  SID			  "1267"
	  Position		  [30, 273, 60, 287]
	  ZOrder		  -6
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i6"
	  SID			  "1268"
	  Position		  [30, 333, 60, 347]
	  ZOrder		  -7
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i7"
	  SID			  "1269"
	  Position		  [30, 388, 60, 402]
	  ZOrder		  -8
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i8"
	  SID			  "1270"
	  Position		  [30, 448, 60, 462]
	  ZOrder		  -9
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i9"
	  SID			  "1271"
	  Position		  [30, 503, 60, 517]
	  ZOrder		  -10
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i10"
	  SID			  "1272"
	  Position		  [30, 563, 60, 577]
	  ZOrder		  -11
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i11"
	  SID			  "1273"
	  Position		  [30, 623, 60, 637]
	  ZOrder		  -12
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i12"
	  SID			  "1274"
	  Position		  [30, 668, 60, 682]
	  ZOrder		  -13
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i13"
	  SID			  "1275"
	  Position		  [30, 718, 60, 732]
	  ZOrder		  -14
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i14"
	  SID			  "1276"
	  Position		  [30, 773, 60, 787]
	  ZOrder		  -15
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i15"
	  SID			  "1277"
	  Position		  [30, 828, 60, 842]
	  ZOrder		  -16
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat3"
	  SID			  "3953"
	  Ports			  [16, 1]
	  Position		  [725, 191, 810, 499]
	  ZOrder		  7868
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "16"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "13,37,368,221"
	  block_type		  "concat"
	  sg_icon_stat		  "85,308,16,1,white,blue,0,e51e01c8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 85 85 0 0 ],[0 0 308 308 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 85 85 0 0 ],[0 0 308 308 0 ]);\npatch([15.3 32.64 44.64 56.64 68.64 44.64 27.3 15.3 ],[167.32 167.3"
	  "2 179.32 167.32 179.32 179.32 179.32 167.32 ],[1 1 1 ]);\npatch([27.3 44.64 32.64 15.3 27.3 ],[155.32 155.32 167.32"
	  " 167.32 155.32 ],[0.931 0.946 0.973 ]);\npatch([15.3 32.64 44.64 27.3 15.3 ],[143.32 143.32 155.32 155.32 143.32 ],"
	  "[1 1 1 ]);\npatch([27.3 68.64 56.64 44.64 32.64 15.3 27.3 ],[131.32 131.32 143.32 131.32 143.32 143.32 131.32 ],[0."
	  "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bla"
	  "ck');port_label('input',1,'hi');\n\n\n\n\n\n\n\n\n\n\n\n\n\n\ncolor('black');port_label('input',16,'lo');\n\ncolor("
	  "'black');disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "2356"
	  Position		  [640, 469, 690, 481]
	  ZOrder		  7017
	  ShowName		  off
	  GotoTag		  "blk1"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  SID			  "2365"
	  Position		  [640, 269, 690, 281]
	  ZOrder		  7027
	  ShowName		  off
	  GotoTag		  "blk11"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  SID			  "2366"
	  Position		  [640, 329, 690, 341]
	  ZOrder		  7024
	  ShowName		  off
	  GotoTag		  "blk8"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  SID			  "2367"
	  Position		  [640, 189, 690, 201]
	  ZOrder		  7031
	  ShowName		  off
	  GotoTag		  "blk15"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  SID			  "2368"
	  Position		  [640, 249, 690, 261]
	  ZOrder		  7028
	  ShowName		  off
	  GotoTag		  "blk12"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From14"
	  SID			  "2369"
	  Position		  [640, 229, 690, 241]
	  ZOrder		  7029
	  ShowName		  off
	  GotoTag		  "blk13"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From15"
	  SID			  "2370"
	  Position		  [640, 209, 690, 221]
	  ZOrder		  7030
	  ShowName		  off
	  GotoTag		  "blk14"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "2357"
	  Position		  [640, 449, 690, 461]
	  ZOrder		  7018
	  ShowName		  off
	  GotoTag		  "blk2"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  "2358"
	  Position		  [640, 429, 690, 441]
	  ZOrder		  7019
	  ShowName		  off
	  GotoTag		  "blk3"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  SID			  "2359"
	  Position		  [640, 389, 690, 401]
	  ZOrder		  7021
	  ShowName		  off
	  GotoTag		  "blk5"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From40"
	  SID			  "2355"
	  Position		  [640, 489, 690, 501]
	  ZOrder		  7016
	  ShowName		  off
	  GotoTag		  "blk0"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  SID			  "2360"
	  Position		  [640, 369, 690, 381]
	  ZOrder		  7022
	  ShowName		  off
	  GotoTag		  "blk6"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  SID			  "2361"
	  Position		  [640, 349, 690, 361]
	  ZOrder		  7023
	  ShowName		  off
	  GotoTag		  "blk7"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  SID			  "2362"
	  Position		  [640, 409, 690, 421]
	  ZOrder		  7020
	  ShowName		  off
	  GotoTag		  "blk4"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  SID			  "2363"
	  Position		  [640, 309, 690, 321]
	  ZOrder		  7025
	  ShowName		  off
	  GotoTag		  "blk9"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  SID			  "2364"
	  Position		  [640, 289, 690, 301]
	  ZOrder		  7026
	  ShowName		  off
	  GotoTag		  "blk10"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "2326"
	  Position		  [485, 41, 530, 59]
	  ZOrder		  6759
	  ShowName		  off
	  GotoTag		  "blk0"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  SID			  "2340"
	  Position		  [485, 526, 530, 544]
	  ZOrder		  6774
	  ShowName		  off
	  GotoTag		  "blk9"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  SID			  "2342"
	  Position		  [485, 586, 530, 604]
	  ZOrder		  6776
	  ShowName		  off
	  GotoTag		  "blk10"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto12"
	  SID			  "2344"
	  Position		  [485, 646, 530, 664]
	  ZOrder		  6778
	  ShowName		  off
	  GotoTag		  "blk11"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto13"
	  SID			  "2346"
	  Position		  [485, 691, 530, 709]
	  ZOrder		  6780
	  ShowName		  off
	  GotoTag		  "blk12"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  SID			  "2348"
	  Position		  [485, 741, 530, 759]
	  ZOrder		  6782
	  ShowName		  off
	  GotoTag		  "blk13"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto15"
	  SID			  "2350"
	  Position		  [485, 796, 530, 814]
	  ZOrder		  6784
	  ShowName		  off
	  GotoTag		  "blk14"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto16"
	  SID			  "2352"
	  Position		  [485, 851, 530, 869]
	  ZOrder		  6786
	  ShowName		  off
	  GotoTag		  "blk15"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  "2327"
	  Position		  [485, 91, 530, 109]
	  ZOrder		  6760
	  ShowName		  off
	  GotoTag		  "blk1"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  SID			  "2328"
	  Position		  [485, 141, 530, 159]
	  ZOrder		  6761
	  ShowName		  off
	  GotoTag		  "blk2"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  SID			  "2329"
	  Position		  [485, 196, 530, 214]
	  ZOrder		  6762
	  ShowName		  off
	  GotoTag		  "blk3"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  SID			  "2330"
	  Position		  [485, 241, 530, 259]
	  ZOrder		  6764
	  ShowName		  off
	  GotoTag		  "blk4"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  SID			  "2332"
	  Position		  [485, 296, 530, 314]
	  ZOrder		  6766
	  ShowName		  off
	  GotoTag		  "blk5"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto7"
	  SID			  "2334"
	  Position		  [485, 356, 530, 374]
	  ZOrder		  6768
	  ShowName		  off
	  GotoTag		  "blk6"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  SID			  "2336"
	  Position		  [485, 411, 530, 429]
	  ZOrder		  6770
	  ShowName		  off
	  GotoTag		  "blk7"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  SID			  "2338"
	  Position		  [485, 471, 530, 489]
	  ZOrder		  6772
	  ShowName		  off
	  GotoTag		  "blk8"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  SID			  "2321"
	  Ports			  [1, 1]
	  Position		  [345, 39, 405, 61]
	  ZOrder		  3
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,416,401"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "60,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 22 22 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  SID			  "2322"
	  Ports			  [1, 1]
	  Position		  [345, 89, 405, 111]
	  ZOrder		  4
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,416,401"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "60,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 22 22 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret10"
	  SID			  "2343"
	  Ports			  [1, 1]
	  Position		  [345, 584, 405, 606]
	  ZOrder		  6775
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,416,401"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "60,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 22 22 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret11"
	  SID			  "2345"
	  Ports			  [1, 1]
	  Position		  [345, 644, 405, 666]
	  ZOrder		  6777
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,416,401"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "60,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 22 22 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret12"
	  SID			  "2347"
	  Ports			  [1, 1]
	  Position		  [345, 689, 405, 711]
	  ZOrder		  6779
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,416,401"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "60,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 22 22 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret13"
	  SID			  "2349"
	  Ports			  [1, 1]
	  Position		  [345, 739, 405, 761]
	  ZOrder		  6781
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,416,401"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "60,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 22 22 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret14"
	  SID			  "2351"
	  Ports			  [1, 1]
	  Position		  [345, 794, 405, 816]
	  ZOrder		  6783
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,416,401"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "60,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 22 22 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret15"
	  SID			  "2353"
	  Ports			  [1, 1]
	  Position		  [345, 849, 405, 871]
	  ZOrder		  6785
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,416,401"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "60,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 22 22 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  SID			  "2324"
	  Ports			  [1, 1]
	  Position		  [345, 139, 405, 161]
	  ZOrder		  6
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,416,401"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "60,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 22 22 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  SID			  "2325"
	  Ports			  [1, 1]
	  Position		  [345, 194, 405, 216]
	  ZOrder		  7
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,416,401"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "60,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 22 22 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  SID			  "2331"
	  Ports			  [1, 1]
	  Position		  [345, 239, 405, 261]
	  ZOrder		  6763
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,416,401"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "60,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 22 22 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret5"
	  SID			  "2333"
	  Ports			  [1, 1]
	  Position		  [345, 294, 405, 316]
	  ZOrder		  6765
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,416,401"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "60,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 22 22 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret6"
	  SID			  "2335"
	  Ports			  [1, 1]
	  Position		  [345, 354, 405, 376]
	  ZOrder		  6767
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,416,401"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "60,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 22 22 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret7"
	  SID			  "2337"
	  Ports			  [1, 1]
	  Position		  [345, 409, 405, 431]
	  ZOrder		  6769
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,416,401"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "60,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 22 22 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret8"
	  SID			  "2339"
	  Ports			  [1, 1]
	  Position		  [345, 469, 405, 491]
	  ZOrder		  6771
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,416,401"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "60,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 22 22 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret9"
	  SID			  "2341"
	  Ports			  [1, 1]
	  Position		  [345, 524, 405, 546]
	  ZOrder		  6773
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,416,401"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "60,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 22 22 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_ob0"
	  SID			  "1278"
	  Ports			  [1, 1]
	  Position		  [275, 18, 315, 32]
	  ZOrder		  -17
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv_ob0"
	    Location		    [0, 24, 1280, 808]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "1279"
	      Position		      [25, 33, 55, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1280"
	      Ports		      [2, 1]
	      Position		      [340, 27, 360, 78]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,44,368,221"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 51 51 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[27.22"
	      " 27.22 29.22 27.22 29.22 29.22 29.22 27.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[25.22 25.22 27.22 "
	      "27.22 25.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[23.22 23.22 25.22 25.22 23.22 ],[1 1 "
	      "1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[21.22 21.22 23.22 21.22 23.22 23.22 21.22 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1281"
	      Ports		      [1, 1]
	      Position		      [240, 30, 265, 50]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1282"
	      Ports		      [1, 1]
	      Position		      [465, 39, 565, 61]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,416,401"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "100,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 22 22 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 100 100 0 0 ],[0 0 22 22 0 ]);\npatch([43.325 47.66 50.66 53.66 56.66 50.66 46.325 43.3"
	      "25 ],[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([46.325 50.66 47.66 43.325 46.325 ],["
	      "11.33 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([43.325 47.66 50.66 46.325 43.325 ],[8.33 8.33 11"
	      ".33 11.33 8.33 ],[1 1 1 ]);\npatch([46.325 56.66 53.66 50.66 47.66 43.325 46.325 ],[5.33 5.33 8.33 5.33 8.33 8."
	      "33 5.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "1283"
	      Ports		      [1, 1]
	      Position		      [130, 30, 165, 50]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "1284"
	      Ports		      [1, 1]
	      Position		      [90, 55, 125, 75]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      SID		      "1285"
	      Position		      [655, 43, 685, 57]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [9, 0; 0, -5]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_ob1"
	  SID			  "1286"
	  Ports			  [1, 1]
	  Position		  [275, 68, 315, 82]
	  ZOrder		  -18
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv_ob1"
	    Location		    [3073, 700, 3485, 1038]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "1287"
	      Position		      [25, 33, 55, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1288"
	      Ports		      [2, 1]
	      Position		      [190, 27, 210, 78]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 51 51 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[27.22"
	      " 27.22 29.22 27.22 29.22 29.22 29.22 27.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[25.22 25.22 27.22 "
	      "27.22 25.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[23.22 23.22 25.22 25.22 23.22 ],[1 1 "
	      "1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[21.22 21.22 23.22 21.22 23.22 23.22 21.22 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1289"
	      Ports		      [1, 1]
	      Position		      [145, 30, 170, 50]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1290"
	      Ports		      [1, 1]
	      Position		      [235, 37, 265, 63]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,372,364"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 1"
	      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13."
	      "33 10.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "1291"
	      Ports		      [1, 1]
	      Position		      [90, 30, 125, 50]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "1292"
	      Ports		      [1, 1]
	      Position		      [90, 55, 125, 75]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      SID		      "1293"
	      Position		      [290, 43, 320, 57]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_ob10"
	  SID			  "1294"
	  Ports			  [1, 1]
	  Position		  [275, 563, 315, 577]
	  ZOrder		  -19
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv_ob10"
	    Location		    [3073, 700, 3485, 1038]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "1295"
	      Position		      [25, 33, 55, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1296"
	      Ports		      [2, 1]
	      Position		      [190, 27, 210, 78]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 51 51 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[27.22"
	      " 27.22 29.22 27.22 29.22 29.22 29.22 27.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[25.22 25.22 27.22 "
	      "27.22 25.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[23.22 23.22 25.22 25.22 23.22 ],[1 1 "
	      "1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[21.22 21.22 23.22 21.22 23.22 23.22 21.22 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1297"
	      Ports		      [1, 1]
	      Position		      [145, 30, 170, 50]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1298"
	      Ports		      [1, 1]
	      Position		      [235, 37, 265, 63]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,372,364"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 1"
	      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13."
	      "33 10.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "1299"
	      Ports		      [1, 1]
	      Position		      [90, 30, 125, 50]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "1300"
	      Ports		      [1, 1]
	      Position		      [90, 55, 125, 75]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      SID		      "1301"
	      Position		      [290, 43, 320, 57]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_ob11"
	  SID			  "1302"
	  Ports			  [1, 1]
	  Position		  [275, 623, 315, 637]
	  ZOrder		  -20
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv_ob11"
	    Location		    [3073, 700, 3485, 1038]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "1303"
	      Position		      [25, 33, 55, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1304"
	      Ports		      [2, 1]
	      Position		      [190, 27, 210, 78]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 51 51 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[27.22"
	      " 27.22 29.22 27.22 29.22 29.22 29.22 27.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[25.22 25.22 27.22 "
	      "27.22 25.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[23.22 23.22 25.22 25.22 23.22 ],[1 1 "
	      "1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[21.22 21.22 23.22 21.22 23.22 23.22 21.22 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1305"
	      Ports		      [1, 1]
	      Position		      [145, 30, 170, 50]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1306"
	      Ports		      [1, 1]
	      Position		      [235, 37, 265, 63]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,372,364"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 1"
	      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13."
	      "33 10.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "1307"
	      Ports		      [1, 1]
	      Position		      [90, 30, 125, 50]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "1308"
	      Ports		      [1, 1]
	      Position		      [90, 55, 125, 75]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      SID		      "1309"
	      Position		      [290, 43, 320, 57]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_ob12"
	  SID			  "1310"
	  Ports			  [1, 1]
	  Position		  [275, 668, 315, 682]
	  ZOrder		  -21
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv_ob12"
	    Location		    [3073, 700, 3485, 1038]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "1311"
	      Position		      [25, 33, 55, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1312"
	      Ports		      [2, 1]
	      Position		      [190, 27, 210, 78]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 51 51 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[27.22"
	      " 27.22 29.22 27.22 29.22 29.22 29.22 27.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[25.22 25.22 27.22 "
	      "27.22 25.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[23.22 23.22 25.22 25.22 23.22 ],[1 1 "
	      "1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[21.22 21.22 23.22 21.22 23.22 23.22 21.22 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1313"
	      Ports		      [1, 1]
	      Position		      [145, 30, 170, 50]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1314"
	      Ports		      [1, 1]
	      Position		      [235, 37, 265, 63]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,372,364"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 1"
	      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13."
	      "33 10.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "1315"
	      Ports		      [1, 1]
	      Position		      [90, 30, 125, 50]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "1316"
	      Ports		      [1, 1]
	      Position		      [90, 55, 125, 75]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      SID		      "1317"
	      Position		      [290, 43, 320, 57]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_ob13"
	  SID			  "1318"
	  Ports			  [1, 1]
	  Position		  [275, 718, 315, 732]
	  ZOrder		  -22
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv_ob13"
	    Location		    [3073, 700, 3485, 1038]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "1319"
	      Position		      [25, 33, 55, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1320"
	      Ports		      [2, 1]
	      Position		      [190, 27, 210, 78]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 51 51 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[27.22"
	      " 27.22 29.22 27.22 29.22 29.22 29.22 27.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[25.22 25.22 27.22 "
	      "27.22 25.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[23.22 23.22 25.22 25.22 23.22 ],[1 1 "
	      "1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[21.22 21.22 23.22 21.22 23.22 23.22 21.22 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1321"
	      Ports		      [1, 1]
	      Position		      [145, 30, 170, 50]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1322"
	      Ports		      [1, 1]
	      Position		      [235, 37, 265, 63]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,372,364"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 1"
	      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13."
	      "33 10.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "1323"
	      Ports		      [1, 1]
	      Position		      [90, 30, 125, 50]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "1324"
	      Ports		      [1, 1]
	      Position		      [90, 55, 125, 75]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      SID		      "1325"
	      Position		      [290, 43, 320, 57]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_ob14"
	  SID			  "1326"
	  Ports			  [1, 1]
	  Position		  [275, 773, 315, 787]
	  ZOrder		  -23
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv_ob14"
	    Location		    [3073, 700, 3485, 1038]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "1327"
	      Position		      [25, 33, 55, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1328"
	      Ports		      [2, 1]
	      Position		      [190, 27, 210, 78]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 51 51 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[27.22"
	      " 27.22 29.22 27.22 29.22 29.22 29.22 27.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[25.22 25.22 27.22 "
	      "27.22 25.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[23.22 23.22 25.22 25.22 23.22 ],[1 1 "
	      "1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[21.22 21.22 23.22 21.22 23.22 23.22 21.22 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1329"
	      Ports		      [1, 1]
	      Position		      [145, 30, 170, 50]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1330"
	      Ports		      [1, 1]
	      Position		      [235, 37, 265, 63]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,372,364"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 1"
	      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13."
	      "33 10.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "1331"
	      Ports		      [1, 1]
	      Position		      [90, 30, 125, 50]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "1332"
	      Ports		      [1, 1]
	      Position		      [90, 55, 125, 75]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      SID		      "1333"
	      Position		      [290, 43, 320, 57]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_ob15"
	  SID			  "1334"
	  Ports			  [1, 1]
	  Position		  [275, 828, 315, 842]
	  ZOrder		  -24
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv_ob15"
	    Location		    [3073, 700, 3485, 1038]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "1335"
	      Position		      [25, 33, 55, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1336"
	      Ports		      [2, 1]
	      Position		      [190, 27, 210, 78]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 51 51 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[27.22"
	      " 27.22 29.22 27.22 29.22 29.22 29.22 27.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[25.22 25.22 27.22 "
	      "27.22 25.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[23.22 23.22 25.22 25.22 23.22 ],[1 1 "
	      "1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[21.22 21.22 23.22 21.22 23.22 23.22 21.22 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1337"
	      Ports		      [1, 1]
	      Position		      [145, 30, 170, 50]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1338"
	      Ports		      [1, 1]
	      Position		      [235, 37, 265, 63]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,372,364"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 1"
	      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13."
	      "33 10.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "1339"
	      Ports		      [1, 1]
	      Position		      [90, 30, 125, 50]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "1340"
	      Ports		      [1, 1]
	      Position		      [90, 55, 125, 75]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      SID		      "1341"
	      Position		      [290, 43, 320, 57]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_ob2"
	  SID			  "1342"
	  Ports			  [1, 1]
	  Position		  [275, 118, 315, 132]
	  ZOrder		  -25
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv_ob2"
	    Location		    [3073, 700, 3485, 1038]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "1343"
	      Position		      [25, 33, 55, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1344"
	      Ports		      [2, 1]
	      Position		      [190, 27, 210, 78]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 51 51 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[27.22"
	      " 27.22 29.22 27.22 29.22 29.22 29.22 27.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[25.22 25.22 27.22 "
	      "27.22 25.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[23.22 23.22 25.22 25.22 23.22 ],[1 1 "
	      "1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[21.22 21.22 23.22 21.22 23.22 23.22 21.22 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1345"
	      Ports		      [1, 1]
	      Position		      [145, 30, 170, 50]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1346"
	      Ports		      [1, 1]
	      Position		      [235, 37, 265, 63]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,372,364"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 1"
	      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13."
	      "33 10.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "1347"
	      Ports		      [1, 1]
	      Position		      [90, 30, 125, 50]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "1348"
	      Ports		      [1, 1]
	      Position		      [90, 55, 125, 75]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      SID		      "1349"
	      Position		      [290, 43, 320, 57]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_ob3"
	  SID			  "1350"
	  Ports			  [1, 1]
	  Position		  [275, 173, 315, 187]
	  ZOrder		  -26
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv_ob3"
	    Location		    [3073, 700, 3485, 1038]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "1351"
	      Position		      [25, 33, 55, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1352"
	      Ports		      [2, 1]
	      Position		      [190, 27, 210, 78]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 51 51 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[27.22"
	      " 27.22 29.22 27.22 29.22 29.22 29.22 27.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[25.22 25.22 27.22 "
	      "27.22 25.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[23.22 23.22 25.22 25.22 23.22 ],[1 1 "
	      "1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[21.22 21.22 23.22 21.22 23.22 23.22 21.22 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1353"
	      Ports		      [1, 1]
	      Position		      [145, 30, 170, 50]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1354"
	      Ports		      [1, 1]
	      Position		      [235, 37, 265, 63]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,372,364"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 1"
	      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13."
	      "33 10.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "1355"
	      Ports		      [1, 1]
	      Position		      [90, 30, 125, 50]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "1356"
	      Ports		      [1, 1]
	      Position		      [90, 55, 125, 75]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      SID		      "1357"
	      Position		      [290, 43, 320, 57]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_ob4"
	  SID			  "1358"
	  Ports			  [1, 1]
	  Position		  [275, 218, 315, 232]
	  ZOrder		  -27
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv_ob4"
	    Location		    [3073, 700, 3485, 1038]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "1359"
	      Position		      [25, 33, 55, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1360"
	      Ports		      [2, 1]
	      Position		      [190, 27, 210, 78]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 51 51 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[27.22"
	      " 27.22 29.22 27.22 29.22 29.22 29.22 27.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[25.22 25.22 27.22 "
	      "27.22 25.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[23.22 23.22 25.22 25.22 23.22 ],[1 1 "
	      "1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[21.22 21.22 23.22 21.22 23.22 23.22 21.22 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1361"
	      Ports		      [1, 1]
	      Position		      [145, 30, 170, 50]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1362"
	      Ports		      [1, 1]
	      Position		      [235, 37, 265, 63]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,372,364"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 1"
	      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13."
	      "33 10.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "1363"
	      Ports		      [1, 1]
	      Position		      [90, 30, 125, 50]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "1364"
	      Ports		      [1, 1]
	      Position		      [90, 55, 125, 75]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      SID		      "1365"
	      Position		      [290, 43, 320, 57]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_ob5"
	  SID			  "1366"
	  Ports			  [1, 1]
	  Position		  [275, 273, 315, 287]
	  ZOrder		  -28
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv_ob5"
	    Location		    [3073, 700, 3485, 1038]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "1367"
	      Position		      [25, 33, 55, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1368"
	      Ports		      [2, 1]
	      Position		      [190, 27, 210, 78]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 51 51 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[27.22"
	      " 27.22 29.22 27.22 29.22 29.22 29.22 27.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[25.22 25.22 27.22 "
	      "27.22 25.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[23.22 23.22 25.22 25.22 23.22 ],[1 1 "
	      "1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[21.22 21.22 23.22 21.22 23.22 23.22 21.22 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1369"
	      Ports		      [1, 1]
	      Position		      [145, 30, 170, 50]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1370"
	      Ports		      [1, 1]
	      Position		      [235, 37, 265, 63]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,372,364"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 1"
	      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13."
	      "33 10.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "1371"
	      Ports		      [1, 1]
	      Position		      [90, 30, 125, 50]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "1372"
	      Ports		      [1, 1]
	      Position		      [90, 55, 125, 75]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      SID		      "1373"
	      Position		      [290, 43, 320, 57]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_ob6"
	  SID			  "1374"
	  Ports			  [1, 1]
	  Position		  [275, 333, 315, 347]
	  ZOrder		  -29
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv_ob6"
	    Location		    [3073, 700, 3485, 1038]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "1375"
	      Position		      [25, 33, 55, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1376"
	      Ports		      [2, 1]
	      Position		      [190, 27, 210, 78]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 51 51 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[27.22"
	      " 27.22 29.22 27.22 29.22 29.22 29.22 27.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[25.22 25.22 27.22 "
	      "27.22 25.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[23.22 23.22 25.22 25.22 23.22 ],[1 1 "
	      "1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[21.22 21.22 23.22 21.22 23.22 23.22 21.22 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1377"
	      Ports		      [1, 1]
	      Position		      [145, 30, 170, 50]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1378"
	      Ports		      [1, 1]
	      Position		      [235, 37, 265, 63]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,372,364"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 1"
	      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13."
	      "33 10.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "1379"
	      Ports		      [1, 1]
	      Position		      [90, 30, 125, 50]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "1380"
	      Ports		      [1, 1]
	      Position		      [90, 55, 125, 75]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      SID		      "1381"
	      Position		      [290, 43, 320, 57]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_ob7"
	  SID			  "1382"
	  Ports			  [1, 1]
	  Position		  [275, 388, 315, 402]
	  ZOrder		  -30
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv_ob7"
	    Location		    [1, 24, 1435, 808]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "1383"
	      Position		      [25, 33, 55, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1384"
	      Ports		      [2, 1]
	      Position		      [190, 27, 210, 78]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 51 51 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[27.22"
	      " 27.22 29.22 27.22 29.22 29.22 29.22 27.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[25.22 25.22 27.22 "
	      "27.22 25.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[23.22 23.22 25.22 25.22 23.22 ],[1 1 "
	      "1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[21.22 21.22 23.22 21.22 23.22 23.22 21.22 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1385"
	      Ports		      [1, 1]
	      Position		      [145, 30, 170, 50]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1386"
	      Ports		      [1, 1]
	      Position		      [235, 37, 265, 63]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,372,364"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 1"
	      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13."
	      "33 10.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "1387"
	      Ports		      [1, 1]
	      Position		      [90, 30, 125, 50]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "1388"
	      Ports		      [1, 1]
	      Position		      [90, 55, 125, 75]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      SID		      "1389"
	      Position		      [290, 43, 320, 57]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_ob8"
	  SID			  "1390"
	  Ports			  [1, 1]
	  Position		  [275, 448, 315, 462]
	  ZOrder		  -31
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv_ob8"
	    Location		    [3073, 700, 3485, 1038]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "1391"
	      Position		      [25, 33, 55, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1392"
	      Ports		      [2, 1]
	      Position		      [190, 27, 210, 78]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 51 51 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[27.22"
	      " 27.22 29.22 27.22 29.22 29.22 29.22 27.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[25.22 25.22 27.22 "
	      "27.22 25.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[23.22 23.22 25.22 25.22 23.22 ],[1 1 "
	      "1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[21.22 21.22 23.22 21.22 23.22 23.22 21.22 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1393"
	      Ports		      [1, 1]
	      Position		      [145, 30, 170, 50]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1394"
	      Ports		      [1, 1]
	      Position		      [235, 37, 265, 63]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,372,364"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 1"
	      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13."
	      "33 10.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "1395"
	      Ports		      [1, 1]
	      Position		      [90, 30, 125, 50]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "1396"
	      Ports		      [1, 1]
	      Position		      [90, 55, 125, 75]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      SID		      "1397"
	      Position		      [290, 43, 320, 57]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_ob9"
	  SID			  "1398"
	  Ports			  [1, 1]
	  Position		  [275, 503, 315, 517]
	  ZOrder		  -32
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv_ob9"
	    Location		    [3073, 700, 3485, 1038]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "1399"
	      Position		      [25, 33, 55, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1400"
	      Ports		      [2, 1]
	      Position		      [190, 27, 210, 78]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 51 51 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[27.22"
	      " 27.22 29.22 27.22 29.22 29.22 29.22 27.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[25.22 25.22 27.22 "
	      "27.22 25.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[23.22 23.22 25.22 25.22 23.22 ],[1 1 "
	      "1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[21.22 21.22 23.22 21.22 23.22 23.22 21.22 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1401"
	      Ports		      [1, 1]
	      Position		      [145, 30, 170, 50]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1402"
	      Ports		      [1, 1]
	      Position		      [235, 37, 265, 63]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,372,364"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 1"
	      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13."
	      "33 10.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "1403"
	      Ports		      [1, 1]
	      Position		      [90, 30, 125, 50]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "1404"
	      Ports		      [1, 1]
	      Position		      [90, 55, 125, 75]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,46,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      SID		      "1405"
	      Position		      [290, 43, 320, 57]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "q0"
	  SID			  "1406"
	  Position		  [425, 18, 455, 32]
	  ZOrder		  -33
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q1"
	  SID			  "1407"
	  Position		  [425, 68, 455, 82]
	  ZOrder		  -34
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q2"
	  SID			  "1408"
	  Position		  [425, 118, 455, 132]
	  ZOrder		  -35
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q3"
	  SID			  "1409"
	  Position		  [425, 173, 455, 187]
	  ZOrder		  -36
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q4"
	  SID			  "1410"
	  Position		  [425, 218, 455, 232]
	  ZOrder		  -37
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q5"
	  SID			  "1411"
	  Position		  [425, 273, 455, 287]
	  ZOrder		  -38
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q6"
	  SID			  "1412"
	  Position		  [425, 333, 455, 347]
	  ZOrder		  -39
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q7"
	  SID			  "1413"
	  Position		  [425, 388, 455, 402]
	  ZOrder		  -40
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q8"
	  SID			  "1414"
	  Position		  [425, 448, 455, 462]
	  ZOrder		  -41
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q9"
	  SID			  "1415"
	  Position		  [425, 503, 455, 517]
	  ZOrder		  -42
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q10"
	  SID			  "1416"
	  Position		  [425, 563, 455, 577]
	  ZOrder		  -43
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q11"
	  SID			  "1417"
	  Position		  [425, 623, 455, 637]
	  ZOrder		  -44
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q12"
	  SID			  "1418"
	  Position		  [425, 668, 455, 682]
	  ZOrder		  -45
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q13"
	  SID			  "1419"
	  Position		  [425, 718, 455, 732]
	  ZOrder		  -46
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q14"
	  SID			  "1420"
	  Position		  [425, 773, 455, 787]
	  ZOrder		  -47
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q15"
	  SID			  "1421"
	  Position		  [425, 828, 455, 842]
	  ZOrder		  -48
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "blk"
	  SID			  "2387"
	  Position		  [885, 338, 915, 352]
	  ZOrder		  7048
	  Port			  "17"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "conv_ob15"
	  SrcPort		  1
	  DstBlock		  "q15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_ob14"
	  SrcPort		  1
	  DstBlock		  "q14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_ob13"
	  SrcPort		  1
	  DstBlock		  "q13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_ob12"
	  SrcPort		  1
	  DstBlock		  "q12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_ob11"
	  SrcPort		  1
	  DstBlock		  "q11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_ob10"
	  SrcPort		  1
	  DstBlock		  "q10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_ob9"
	  SrcPort		  1
	  DstBlock		  "q9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_ob8"
	  SrcPort		  1
	  DstBlock		  "q8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_ob7"
	  SrcPort		  1
	  DstBlock		  "q7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_ob6"
	  SrcPort		  1
	  DstBlock		  "q6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_ob5"
	  SrcPort		  1
	  DstBlock		  "q5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_ob4"
	  SrcPort		  1
	  DstBlock		  "q4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_ob3"
	  SrcPort		  1
	  DstBlock		  "q3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_ob2"
	  SrcPort		  1
	  DstBlock		  "q2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_ob1"
	  SrcPort		  1
	  DstBlock		  "q1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_ob0"
	  SrcPort		  1
	  DstBlock		  "q0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i0"
	  SrcPort		  1
	  Points		  [157, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Reinterpret"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "conv_ob0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "i1"
	  SrcPort		  1
	  Points		  [157, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Reinterpret1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "conv_ob1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "i2"
	  SrcPort		  1
	  Points		  [157, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Reinterpret2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "conv_ob2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "i3"
	  SrcPort		  1
	  Points		  [156, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Reinterpret3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "conv_ob3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "Goto4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i4"
	  SrcPort		  1
	  Points		  [155, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Reinterpret4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "conv_ob4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  DstBlock		  "Goto5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i5"
	  SrcPort		  1
	  Points		  [155, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Reinterpret5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "conv_ob5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret5"
	  SrcPort		  1
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i6"
	  SrcPort		  1
	  Points		  [157, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Reinterpret6"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "conv_ob6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret6"
	  SrcPort		  1
	  DstBlock		  "Goto7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i7"
	  SrcPort		  1
	  Points		  [157, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Reinterpret7"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "conv_ob7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret7"
	  SrcPort		  1
	  DstBlock		  "Goto8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i8"
	  SrcPort		  1
	  Points		  [157, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Reinterpret8"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "conv_ob8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret8"
	  SrcPort		  1
	  DstBlock		  "Goto9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i9"
	  SrcPort		  1
	  Points		  [157, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Reinterpret9"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "conv_ob9"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret9"
	  SrcPort		  1
	  DstBlock		  "Goto10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i10"
	  SrcPort		  1
	  Points		  [157, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Reinterpret10"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "conv_ob10"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret10"
	  SrcPort		  1
	  DstBlock		  "Goto11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i11"
	  SrcPort		  1
	  Points		  [156, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Reinterpret11"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "conv_ob11"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret11"
	  SrcPort		  1
	  DstBlock		  "Goto12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i12"
	  SrcPort		  1
	  Points		  [156, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Reinterpret12"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "conv_ob12"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret12"
	  SrcPort		  1
	  DstBlock		  "Goto13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i13"
	  SrcPort		  1
	  Points		  [155, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Reinterpret13"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "conv_ob13"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret13"
	  SrcPort		  1
	  DstBlock		  "Goto14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i14"
	  SrcPort		  1
	  Points		  [153, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Reinterpret14"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "conv_ob14"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret14"
	  SrcPort		  1
	  DstBlock		  "Goto15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i15"
	  SrcPort		  1
	  Points		  [153, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Reinterpret15"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "conv_ob15"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret15"
	  SrcPort		  1
	  DstBlock		  "Goto16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "From14"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From15"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "From40"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "Concat3"
	  SrcPort		  1
	  DstBlock		  "blk"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "conv_unsigned1"
      SID		      "1422"
      Ports		      [16, 16]
      Position		      [1305, 1735, 1380, 2055]
      ZOrder		      6753
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"conv_unsigned1"
	Location		[0, 24, 1280, 808]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"80"
	Block {
	  BlockType		  Inport
	  Name			  "i0"
	  SID			  "1423"
	  Position		  [30, 23, 60, 37]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i1"
	  SID			  "1424"
	  Position		  [30, 58, 60, 72]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i2"
	  SID			  "1425"
	  Position		  [30, 98, 60, 112]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i3"
	  SID			  "1426"
	  Position		  [30, 138, 60, 152]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i4"
	  SID			  "1427"
	  Position		  [30, 178, 60, 192]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i5"
	  SID			  "1428"
	  Position		  [30, 218, 60, 232]
	  ZOrder		  -6
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i6"
	  SID			  "1429"
	  Position		  [30, 258, 60, 272]
	  ZOrder		  -7
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i7"
	  SID			  "1430"
	  Position		  [30, 298, 60, 312]
	  ZOrder		  -8
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i8"
	  SID			  "1431"
	  Position		  [30, 343, 60, 357]
	  ZOrder		  -9
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i9"
	  SID			  "1432"
	  Position		  [30, 383, 60, 397]
	  ZOrder		  -10
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i10"
	  SID			  "1433"
	  Position		  [30, 428, 60, 442]
	  ZOrder		  -11
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i11"
	  SID			  "1434"
	  Position		  [30, 473, 60, 487]
	  ZOrder		  -12
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i12"
	  SID			  "1435"
	  Position		  [30, 523, 60, 537]
	  ZOrder		  -13
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i13"
	  SID			  "1436"
	  Position		  [30, 558, 60, 572]
	  ZOrder		  -14
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i14"
	  SID			  "1437"
	  Position		  [30, 598, 60, 612]
	  ZOrder		  -15
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i15"
	  SID			  "1438"
	  Position		  [30, 633, 60, 647]
	  ZOrder		  -16
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  SID			  "1439"
	  Ports			  [1, 1]
	  Position		  [120, 19, 220, 41]
	  ZOrder		  1
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,416,401"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "100,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 100 100 0 0 ],[0 0 22 22 0 ]);\npatch([43.325 47.66 50.66 53.66 56.66 50.66 46.325 43.325 ],[14.33 "
	  "14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([46.325 50.66 47.66 43.325 46.325 ],[11.33 11.33 14.3"
	  "3 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([43.325 47.66 50.66 46.325 43.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
	  "1 1 ]);\npatch([46.325 56.66 53.66 50.66 47.66 43.325 46.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	  "sp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  SID			  "1440"
	  Ports			  [1, 1]
	  Position		  [120, 54, 220, 76]
	  ZOrder		  2
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,416,401"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "100,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 100 100 0 0 ],[0 0 22 22 0 ]);\npatch([43.325 47.66 50.66 53.66 56.66 50.66 46.325 43.325 ],[14.33 "
	  "14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([46.325 50.66 47.66 43.325 46.325 ],[11.33 11.33 14.3"
	  "3 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([43.325 47.66 50.66 46.325 43.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
	  "1 1 ]);\npatch([46.325 56.66 53.66 50.66 47.66 43.325 46.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	  "sp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret10"
	  SID			  "1441"
	  Ports			  [1, 1]
	  Position		  [120, 424, 220, 446]
	  ZOrder		  24
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,416,401"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "100,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 100 100 0 0 ],[0 0 22 22 0 ]);\npatch([43.325 47.66 50.66 53.66 56.66 50.66 46.325 43.325 ],[14.33 "
	  "14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([46.325 50.66 47.66 43.325 46.325 ],[11.33 11.33 14.3"
	  "3 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([43.325 47.66 50.66 46.325 43.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
	  "1 1 ]);\npatch([46.325 56.66 53.66 50.66 47.66 43.325 46.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	  "sp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret11"
	  SID			  "1442"
	  Ports			  [1, 1]
	  Position		  [120, 469, 220, 491]
	  ZOrder		  25
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,416,401"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "100,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 100 100 0 0 ],[0 0 22 22 0 ]);\npatch([43.325 47.66 50.66 53.66 56.66 50.66 46.325 43.325 ],[14.33 "
	  "14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([46.325 50.66 47.66 43.325 46.325 ],[11.33 11.33 14.3"
	  "3 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([43.325 47.66 50.66 46.325 43.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
	  "1 1 ]);\npatch([46.325 56.66 53.66 50.66 47.66 43.325 46.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	  "sp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret12"
	  SID			  "1443"
	  Ports			  [1, 1]
	  Position		  [120, 519, 220, 541]
	  ZOrder		  26
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,416,401"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "100,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 100 100 0 0 ],[0 0 22 22 0 ]);\npatch([43.325 47.66 50.66 53.66 56.66 50.66 46.325 43.325 ],[14.33 "
	  "14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([46.325 50.66 47.66 43.325 46.325 ],[11.33 11.33 14.3"
	  "3 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([43.325 47.66 50.66 46.325 43.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
	  "1 1 ]);\npatch([46.325 56.66 53.66 50.66 47.66 43.325 46.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	  "sp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret13"
	  SID			  "1444"
	  Ports			  [1, 1]
	  Position		  [120, 554, 220, 576]
	  ZOrder		  27
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,416,401"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "100,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 100 100 0 0 ],[0 0 22 22 0 ]);\npatch([43.325 47.66 50.66 53.66 56.66 50.66 46.325 43.325 ],[14.33 "
	  "14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([46.325 50.66 47.66 43.325 46.325 ],[11.33 11.33 14.3"
	  "3 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([43.325 47.66 50.66 46.325 43.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
	  "1 1 ]);\npatch([46.325 56.66 53.66 50.66 47.66 43.325 46.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	  "sp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret14"
	  SID			  "1445"
	  Ports			  [1, 1]
	  Position		  [120, 594, 220, 616]
	  ZOrder		  28
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,416,401"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "100,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 100 100 0 0 ],[0 0 22 22 0 ]);\npatch([43.325 47.66 50.66 53.66 56.66 50.66 46.325 43.325 ],[14.33 "
	  "14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([46.325 50.66 47.66 43.325 46.325 ],[11.33 11.33 14.3"
	  "3 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([43.325 47.66 50.66 46.325 43.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
	  "1 1 ]);\npatch([46.325 56.66 53.66 50.66 47.66 43.325 46.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	  "sp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret15"
	  SID			  "1446"
	  Ports			  [1, 1]
	  Position		  [120, 629, 220, 651]
	  ZOrder		  29
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,416,401"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "100,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 100 100 0 0 ],[0 0 22 22 0 ]);\npatch([43.325 47.66 50.66 53.66 56.66 50.66 46.325 43.325 ],[14.33 "
	  "14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([46.325 50.66 47.66 43.325 46.325 ],[11.33 11.33 14.3"
	  "3 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([43.325 47.66 50.66 46.325 43.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
	  "1 1 ]);\npatch([46.325 56.66 53.66 50.66 47.66 43.325 46.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	  "sp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  SID			  "1447"
	  Ports			  [1, 1]
	  Position		  [120, 94, 220, 116]
	  ZOrder		  3
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,416,401"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "100,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 100 100 0 0 ],[0 0 22 22 0 ]);\npatch([43.325 47.66 50.66 53.66 56.66 50.66 46.325 43.325 ],[14.33 "
	  "14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([46.325 50.66 47.66 43.325 46.325 ],[11.33 11.33 14.3"
	  "3 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([43.325 47.66 50.66 46.325 43.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
	  "1 1 ]);\npatch([46.325 56.66 53.66 50.66 47.66 43.325 46.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	  "sp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  SID			  "1448"
	  Ports			  [1, 1]
	  Position		  [120, 134, 220, 156]
	  ZOrder		  4
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,416,401"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "100,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 100 100 0 0 ],[0 0 22 22 0 ]);\npatch([43.325 47.66 50.66 53.66 56.66 50.66 46.325 43.325 ],[14.33 "
	  "14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([46.325 50.66 47.66 43.325 46.325 ],[11.33 11.33 14.3"
	  "3 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([43.325 47.66 50.66 46.325 43.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
	  "1 1 ]);\npatch([46.325 56.66 53.66 50.66 47.66 43.325 46.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	  "sp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  SID			  "1449"
	  Ports			  [1, 1]
	  Position		  [120, 174, 220, 196]
	  ZOrder		  6
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,416,401"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "100,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 100 100 0 0 ],[0 0 22 22 0 ]);\npatch([43.325 47.66 50.66 53.66 56.66 50.66 46.325 43.325 ],[14.33 "
	  "14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([46.325 50.66 47.66 43.325 46.325 ],[11.33 11.33 14.3"
	  "3 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([43.325 47.66 50.66 46.325 43.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
	  "1 1 ]);\npatch([46.325 56.66 53.66 50.66 47.66 43.325 46.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	  "sp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret5"
	  SID			  "1450"
	  Ports			  [1, 1]
	  Position		  [120, 214, 220, 236]
	  ZOrder		  7
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,416,401"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "100,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 100 100 0 0 ],[0 0 22 22 0 ]);\npatch([43.325 47.66 50.66 53.66 56.66 50.66 46.325 43.325 ],[14.33 "
	  "14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([46.325 50.66 47.66 43.325 46.325 ],[11.33 11.33 14.3"
	  "3 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([43.325 47.66 50.66 46.325 43.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
	  "1 1 ]);\npatch([46.325 56.66 53.66 50.66 47.66 43.325 46.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	  "sp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret6"
	  SID			  "1451"
	  Ports			  [1, 1]
	  Position		  [120, 254, 220, 276]
	  ZOrder		  20
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,416,401"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "100,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 100 100 0 0 ],[0 0 22 22 0 ]);\npatch([43.325 47.66 50.66 53.66 56.66 50.66 46.325 43.325 ],[14.33 "
	  "14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([46.325 50.66 47.66 43.325 46.325 ],[11.33 11.33 14.3"
	  "3 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([43.325 47.66 50.66 46.325 43.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
	  "1 1 ]);\npatch([46.325 56.66 53.66 50.66 47.66 43.325 46.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	  "sp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret7"
	  SID			  "1452"
	  Ports			  [1, 1]
	  Position		  [120, 294, 220, 316]
	  ZOrder		  21
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,416,401"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "100,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 100 100 0 0 ],[0 0 22 22 0 ]);\npatch([43.325 47.66 50.66 53.66 56.66 50.66 46.325 43.325 ],[14.33 "
	  "14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([46.325 50.66 47.66 43.325 46.325 ],[11.33 11.33 14.3"
	  "3 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([43.325 47.66 50.66 46.325 43.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
	  "1 1 ]);\npatch([46.325 56.66 53.66 50.66 47.66 43.325 46.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	  "sp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret8"
	  SID			  "1453"
	  Ports			  [1, 1]
	  Position		  [120, 339, 220, 361]
	  ZOrder		  22
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,416,401"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "100,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 100 100 0 0 ],[0 0 22 22 0 ]);\npatch([43.325 47.66 50.66 53.66 56.66 50.66 46.325 43.325 ],[14.33 "
	  "14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([46.325 50.66 47.66 43.325 46.325 ],[11.33 11.33 14.3"
	  "3 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([43.325 47.66 50.66 46.325 43.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
	  "1 1 ]);\npatch([46.325 56.66 53.66 50.66 47.66 43.325 46.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	  "sp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret9"
	  SID			  "1454"
	  Ports			  [1, 1]
	  Position		  [120, 379, 220, 401]
	  ZOrder		  23
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,416,401"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "100,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 100 100 0 0 ],[0 0 22 22 0 ]);\npatch([43.325 47.66 50.66 53.66 56.66 50.66 46.325 43.325 ],[14.33 "
	  "14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([46.325 50.66 47.66 43.325 46.325 ],[11.33 11.33 14.3"
	  "3 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([43.325 47.66 50.66 46.325 43.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
	  "1 1 ]);\npatch([46.325 56.66 53.66 50.66 47.66 43.325 46.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	  "sp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q0"
	  SID			  "1455"
	  Position		  [425, 23, 455, 37]
	  ZOrder		  -33
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q1"
	  SID			  "1456"
	  Position		  [425, 58, 455, 72]
	  ZOrder		  -34
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q2"
	  SID			  "1457"
	  Position		  [425, 98, 455, 112]
	  ZOrder		  -35
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q3"
	  SID			  "1458"
	  Position		  [425, 138, 455, 152]
	  ZOrder		  -36
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q4"
	  SID			  "1459"
	  Position		  [425, 178, 455, 192]
	  ZOrder		  -37
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q5"
	  SID			  "1460"
	  Position		  [425, 218, 455, 232]
	  ZOrder		  -38
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q6"
	  SID			  "1461"
	  Position		  [425, 258, 455, 272]
	  ZOrder		  -39
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q7"
	  SID			  "1462"
	  Position		  [425, 298, 455, 312]
	  ZOrder		  -40
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q8"
	  SID			  "1463"
	  Position		  [425, 343, 455, 357]
	  ZOrder		  -41
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q9"
	  SID			  "1464"
	  Position		  [425, 383, 455, 397]
	  ZOrder		  -42
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q10"
	  SID			  "1465"
	  Position		  [425, 428, 455, 442]
	  ZOrder		  -43
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q11"
	  SID			  "1466"
	  Position		  [425, 473, 455, 487]
	  ZOrder		  -44
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q12"
	  SID			  "1467"
	  Position		  [425, 523, 455, 537]
	  ZOrder		  -45
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q13"
	  SID			  "1468"
	  Position		  [425, 558, 455, 572]
	  ZOrder		  -46
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q14"
	  SID			  "1469"
	  Position		  [425, 598, 455, 612]
	  ZOrder		  -47
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q15"
	  SID			  "1470"
	  Position		  [425, 633, 455, 647]
	  ZOrder		  -48
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "i0"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "q0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "q1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "q2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i3"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i4"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i5"
	  SrcPort		  1
	  DstBlock		  "Reinterpret5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i6"
	  SrcPort		  1
	  DstBlock		  "Reinterpret6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i7"
	  SrcPort		  1
	  DstBlock		  "Reinterpret7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i8"
	  SrcPort		  1
	  DstBlock		  "Reinterpret8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i9"
	  SrcPort		  1
	  DstBlock		  "Reinterpret9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i10"
	  SrcPort		  1
	  DstBlock		  "Reinterpret10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "q3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  DstBlock		  "q4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret5"
	  SrcPort		  1
	  DstBlock		  "q5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret6"
	  SrcPort		  1
	  DstBlock		  "q6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret7"
	  SrcPort		  1
	  DstBlock		  "q7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret8"
	  SrcPort		  1
	  DstBlock		  "q8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret9"
	  SrcPort		  1
	  DstBlock		  "q9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret10"
	  SrcPort		  1
	  DstBlock		  "q10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i11"
	  SrcPort		  1
	  DstBlock		  "Reinterpret11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret11"
	  SrcPort		  1
	  DstBlock		  "q11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i12"
	  SrcPort		  1
	  DstBlock		  "Reinterpret12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret12"
	  SrcPort		  1
	  DstBlock		  "q12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i13"
	  SrcPort		  1
	  DstBlock		  "Reinterpret13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret13"
	  SrcPort		  1
	  DstBlock		  "q13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i14"
	  SrcPort		  1
	  DstBlock		  "Reinterpret14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret14"
	  SrcPort		  1
	  DstBlock		  "q14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i15"
	  SrcPort		  1
	  DstBlock		  "Reinterpret15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret15"
	  SrcPort		  1
	  DstBlock		  "q15"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "convert1"
      SID		      "2253"
      Ports		      [1, 1]
      Position		      [1030, 2356, 1060, 2374]
      ZOrder		      6995
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Convert"
      SourceType	      "Xilinx Type Converter Block"
      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do "
      "not."
      gui_display_data_type   "Boolean"
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "14"
      float_type	      "Single"
      exp_bits		      "8"
      fraction_bits	      "24"
      quantization	      "Truncate"
      overflow		      "Wrap"
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      pipeline		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "559,176,608,659"
      block_type	      "convert"
      block_version	      "11.4"
      sg_icon_stat	      "30,18,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11."
      "22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11."
      "22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 "
      "1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');por"
      "t_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "core_rst"
      SID		      "441"
      Ports		      [1, 1]
      Position		      [925, 2140, 980, 2160]
      ZOrder		      6499
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,44,617,509"
      block_type	      "slice"
      sg_icon_stat	      "55,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.94"
      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Constant
      Name		      "d_ip5"
      SID		      "2243"
      Position		      [1815, 680, 1845, 710]
      ZOrder		      6984
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "d_ip6"
      SID		      "1652"
      Position		      [2885, 765, 2915, 795]
      ZOrder		      6903
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "d_ip7"
      SID		      "1675"
      Position		      [1965, 1320, 1995, 1350]
      ZOrder		      6926
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "d_ip8"
      SID		      "1698"
      Position		      [2925, 1315, 2955, 1345]
      ZOrder		      6949
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "d_port5"
      SID		      "2244"
      Position		      [1815, 735, 1845, 765]
      ZOrder		      6983
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "d_port6"
      SID		      "1653"
      Position		      [2885, 820, 2915, 850]
      ZOrder		      6902
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "d_port7"
      SID		      "1676"
      Position		      [1965, 1375, 1995, 1405]
      ZOrder		      6925
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "d_port8"
      SID		      "1699"
      Position		      [2925, 1370, 2955, 1400]
      ZOrder		      6948
      Value		      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "dealy3pipe"
      SID		      "2273"
      Ports		      [1, 1]
      Position		      [2110, 1939, 2165, 1971]
      ZOrder		      7007
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"dealy3pipe"
	Location		[0, 24, 1920, 1056]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "d"
	  SID			  "2276"
	  Position		  [190, 243, 220, 257]
	  ZOrder		  5
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register0"
	  SID			  "2277"
	  Ports			  [1, 1]
	  Position		  [290, 222, 350, 278]
	  ZOrder		  4
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d'"
	  ");\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT:"
	  " end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  SID			  "2278"
	  Ports			  [1, 1]
	  Position		  [390, 222, 450, 278]
	  ZOrder		  3
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d'"
	  ");\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT:"
	  " end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  SID			  "2279"
	  Ports			  [1, 1]
	  Position		  [490, 222, 550, 278]
	  ZOrder		  2
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d'"
	  ");\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT:"
	  " end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q"
	  SID			  "2280"
	  Position		  [590, 243, 620, 257]
	  ZOrder		  1
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Register0"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Register2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "d"
	  SrcPort		  1
	  DstBlock		  "Register0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  DstBlock		  "q"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dealy3pipe1"
      SID		      "2281"
      Ports		      [1, 1]
      Position		      [2225, 1939, 2280, 1971]
      ZOrder		      7008
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"dealy3pipe1"
	Location		[0, 24, 1920, 1056]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "d"
	  SID			  "2282"
	  Position		  [190, 243, 220, 257]
	  ZOrder		  5
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register0"
	  SID			  "2283"
	  Ports			  [1, 1]
	  Position		  [290, 222, 350, 278]
	  ZOrder		  4
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d'"
	  ");\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT:"
	  " end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  SID			  "2284"
	  Ports			  [1, 1]
	  Position		  [390, 222, 450, 278]
	  ZOrder		  3
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d'"
	  ");\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT:"
	  " end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  SID			  "2285"
	  Ports			  [1, 1]
	  Position		  [490, 222, 550, 278]
	  ZOrder		  2
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d'"
	  ");\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT:"
	  " end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q"
	  SID			  "2286"
	  Position		  [590, 243, 620, 257]
	  ZOrder		  1
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Register0"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Register2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "d"
	  SrcPort		  1
	  DstBlock		  "Register0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  DstBlock		  "q"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dealy3pipe2"
      SID		      "2287"
      Ports		      [1, 1]
      Position		      [2225, 2004, 2280, 2036]
      ZOrder		      7009
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"dealy3pipe2"
	Location		[0, 24, 1920, 1056]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "d"
	  SID			  "2288"
	  Position		  [190, 243, 220, 257]
	  ZOrder		  5
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register0"
	  SID			  "2289"
	  Ports			  [1, 1]
	  Position		  [290, 222, 350, 278]
	  ZOrder		  4
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d'"
	  ");\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT:"
	  " end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  SID			  "2290"
	  Ports			  [1, 1]
	  Position		  [390, 222, 450, 278]
	  ZOrder		  3
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d'"
	  ");\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT:"
	  " end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  SID			  "2291"
	  Ports			  [1, 1]
	  Position		  [490, 222, 550, 278]
	  ZOrder		  2
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d'"
	  ");\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT:"
	  " end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q"
	  SID			  "2292"
	  Position		  [590, 243, 620, 257]
	  ZOrder		  1
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Register0"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Register2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "d"
	  SrcPort		  1
	  DstBlock		  "Register0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  DstBlock		  "q"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "delay10"
      SID		      "1474"
      Ports		      [1, 1]
      Position		      [1620, 1854, 1645, 1876]
      ZOrder		      6761
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      rst		      off
      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "12,383,419,315"
      block_type	      "delay"
      block_version	      "11.4"
      sg_icon_stat	      "25,22,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14.3"
      "3 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 14."
      "33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
      "1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0."
      "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
      "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "delay4"
      SID		      "3515"
      Ports		      [1, 1]
      Position		      [1700, 2269, 1725, 2291]
      ZOrder		      7833
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      rst		      off
      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "12,383,419,315"
      block_type	      "delay"
      block_version	      "11.4"
      sg_icon_stat	      "25,22,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14.3"
      "3 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 14."
      "33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
      "1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0."
      "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
      "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "delay5"
      SID		      "3516"
      Ports		      [1, 1]
      Position		      [1700, 2229, 1725, 2251]
      ZOrder		      7832
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      rst		      off
      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "12,383,419,315"
      block_type	      "delay"
      block_version	      "11.4"
      sg_icon_stat	      "25,22,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14.3"
      "3 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 14."
      "33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
      "1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0."
      "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
      "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "delay8"
      SID		      "1471"
      Ports		      [1, 1]
      Position		      [1620, 1799, 1645, 1821]
      ZOrder		      6759
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      rst		      off
      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "12,383,419,315"
      block_type	      "delay"
      block_version	      "11.4"
      sg_icon_stat	      "25,22,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14.3"
      "3 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 14."
      "33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
      "1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0."
      "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
      "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "dest_ip0"
      SID		      "2245"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1865, 679, 1965, 711]
      ZOrder		      6986
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AttributesFormatString  "1input"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.516"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		28
	$ClassName		"Simulink.Mask"
	Type			"swreg"
	Initialization		"swreg_init(gcb)"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  10
	  Object {
	    $ObjectID		    29
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "one value"
	      Cell		      "fields of equal size"
	      Cell		      "fields of arbitrary size"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Mode:"
	    Value		    "one value"
	    Evaluate		    "off"
	    Callback		    "swreg_cb(gcb);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    30
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "From Processor"
	    Callback		    "mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcm"
	    "p(get_param(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\ne"
	    "lse\n    mask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_ena"
	    "bles);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    31
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    32
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    33
	    Type		    "edit"
	    Name		    "names"
	    Prompt		    "Name:"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    34
	    Type		    "edit"
	    Name		    "bitwidths"
	    Prompt		    "Bitwidth:"
	    Value		    "32"
	    Enabled		    "off"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_widths = eval(get"
	    "_param(blk, 'bitwidths'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(c"
	    "urrent_widths) > 1),\n%     error('Only one width may be specified for this mode.');\n% elseif strcmp(mode, 'fiel"
	    "ds of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '"
	    "[', '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length"
	    "(current_widths) ~= numios,\n%         error('%d field names specified, but %d widths?', numios, length(current_w"
	    "idths));\n%     end\n% end\n% total_width = 0;\n% for ctr = 1 : length(current_widths),\n%     total_width = tota"
	    "l_width + current_widths(ctr);\n% end\n% if total_width > 32,\n%     error('Total width must be 32 or less, set t"
	    "o %d.', total_width);\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    35
	    Type		    "edit"
	    Name		    "arith_types"
	    Prompt		    "Type (ufix=0, fix=1, bool=2):"
	    Value		    "0"
	    Callback		    "[numios, ~, ~, ~, current_types] = swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'm"
	    "ode');\n% current_types = eval(get_param(blk, 'arith_types'));\n% numios = length(current_types);\n% if (strcmp(m"
	    "ode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_types) > 1),\n%     error('Only one"
	    " type may be specified for this mode.');\n% elseif strcmp(mode, 'fields of arbitrary size')\n%     current_names "
	    "= textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n%     current_names = curr"
	    "ent_names{1};\n%     numios = length(current_names);\n%     if length(current_types) ~= numios,\n%         error("
	    "'%d field names specified, but %d types?', numios, length(current_types));\n%     end\n% end\nproblem = 0;\nfor c"
	    "tr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = nu"
	    "mios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    36
	    Type		    "edit"
	    Name		    "bin_pts"
	    Prompt		    "Binary pt:"
	    Value		    "0"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_bins = eval(get_p"
	    "aram(blk, 'bin_pts'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(curre"
	    "nt_bins) > 1),\n%     error('Only one binary pt may be specified for this mode.');\n% elseif strcmp(mode, 'fields"
	    " of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '['"
	    ", '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length(c"
	    "urrent_bins) ~= numios,\n%         error('%d field names specified, but %d binary pts?', numios, length(current_b"
	    "ins));\n%     end\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    37
	    Type		    "checkbox"
	    Name		    "sim_port"
	    Prompt		    "Provide sim input/output?"
	    Value		    "on"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    38
	    Type		    "checkbox"
	    Name		    "show_format"
	    Prompt		    "Print format string?"
	    Value		    "off"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"dest_ip0"
	Location		[1920, 0, 3200, 1024]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"11054"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "2245:6808"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  6760
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_dest_ip0_user_data_out"
	  SID			  "2245:11048"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  10343
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "2245:11049"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  ZOrder		  10344
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "2245:11054"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  10349
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_reg"
	  SID			  "2245:11053"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  ZOrder		  10348
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_reg"
	  SID			  "2245:6814"
	  Position		  [1500, 100, 1550, 120]
	  ZOrder		  6766
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dropletdet_full_dest_ip0_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dropletdet_full_dest_ip0_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_reg"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_reg"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dest_ip1"
      SID		      "1654"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2935, 764, 3035, 796]
      ZOrder		      6905
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AttributesFormatString  "1input"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.516"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		39
	$ClassName		"Simulink.Mask"
	Type			"swreg"
	Initialization		"swreg_init(gcb)"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  10
	  Object {
	    $ObjectID		    40
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "one value"
	      Cell		      "fields of equal size"
	      Cell		      "fields of arbitrary size"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Mode:"
	    Value		    "one value"
	    Evaluate		    "off"
	    Callback		    "swreg_cb(gcb);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    41
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "From Processor"
	    Callback		    "mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcm"
	    "p(get_param(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\ne"
	    "lse\n    mask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_ena"
	    "bles);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    42
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    43
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    44
	    Type		    "edit"
	    Name		    "names"
	    Prompt		    "Name:"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    45
	    Type		    "edit"
	    Name		    "bitwidths"
	    Prompt		    "Bitwidth:"
	    Value		    "32"
	    Enabled		    "off"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_widths = eval(get"
	    "_param(blk, 'bitwidths'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(c"
	    "urrent_widths) > 1),\n%     error('Only one width may be specified for this mode.');\n% elseif strcmp(mode, 'fiel"
	    "ds of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '"
	    "[', '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length"
	    "(current_widths) ~= numios,\n%         error('%d field names specified, but %d widths?', numios, length(current_w"
	    "idths));\n%     end\n% end\n% total_width = 0;\n% for ctr = 1 : length(current_widths),\n%     total_width = tota"
	    "l_width + current_widths(ctr);\n% end\n% if total_width > 32,\n%     error('Total width must be 32 or less, set t"
	    "o %d.', total_width);\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    46
	    Type		    "edit"
	    Name		    "arith_types"
	    Prompt		    "Type (ufix=0, fix=1, bool=2):"
	    Value		    "0"
	    Callback		    "[numios, ~, ~, ~, current_types] = swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'm"
	    "ode');\n% current_types = eval(get_param(blk, 'arith_types'));\n% numios = length(current_types);\n% if (strcmp(m"
	    "ode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_types) > 1),\n%     error('Only one"
	    " type may be specified for this mode.');\n% elseif strcmp(mode, 'fields of arbitrary size')\n%     current_names "
	    "= textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n%     current_names = curr"
	    "ent_names{1};\n%     numios = length(current_names);\n%     if length(current_types) ~= numios,\n%         error("
	    "'%d field names specified, but %d types?', numios, length(current_types));\n%     end\n% end\nproblem = 0;\nfor c"
	    "tr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = nu"
	    "mios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    47
	    Type		    "edit"
	    Name		    "bin_pts"
	    Prompt		    "Binary pt:"
	    Value		    "0"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_bins = eval(get_p"
	    "aram(blk, 'bin_pts'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(curre"
	    "nt_bins) > 1),\n%     error('Only one binary pt may be specified for this mode.');\n% elseif strcmp(mode, 'fields"
	    " of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '['"
	    ", '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length(c"
	    "urrent_bins) ~= numios,\n%         error('%d field names specified, but %d binary pts?', numios, length(current_b"
	    "ins));\n%     end\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    48
	    Type		    "checkbox"
	    Name		    "sim_port"
	    Prompt		    "Provide sim input/output?"
	    Value		    "on"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    49
	    Type		    "checkbox"
	    Name		    "show_format"
	    Prompt		    "Print format string?"
	    Value		    "off"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"dest_ip1"
	Location		[1920, 0, 3200, 1024]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"11047"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "1654:6808"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  6760
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_dest_ip1_user_data_out"
	  SID			  "1654:11041"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  10336
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "1654:11042"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  ZOrder		  10337
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "1654:11047"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  10342
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_reg"
	  SID			  "1654:11046"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  ZOrder		  10341
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_reg"
	  SID			  "1654:6814"
	  Position		  [1500, 100, 1550, 120]
	  ZOrder		  6766
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dropletdet_full_dest_ip1_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dropletdet_full_dest_ip1_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_reg"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_reg"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dest_ip2"
      SID		      "1677"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2015, 1319, 2115, 1351]
      ZOrder		      6928
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AttributesFormatString  "1input"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.516"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		50
	$ClassName		"Simulink.Mask"
	Type			"swreg"
	Initialization		"swreg_init(gcb)"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  10
	  Object {
	    $ObjectID		    51
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "one value"
	      Cell		      "fields of equal size"
	      Cell		      "fields of arbitrary size"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Mode:"
	    Value		    "one value"
	    Evaluate		    "off"
	    Callback		    "swreg_cb(gcb);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    52
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "From Processor"
	    Callback		    "mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcm"
	    "p(get_param(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\ne"
	    "lse\n    mask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_ena"
	    "bles);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    53
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    54
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    55
	    Type		    "edit"
	    Name		    "names"
	    Prompt		    "Name:"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    56
	    Type		    "edit"
	    Name		    "bitwidths"
	    Prompt		    "Bitwidth:"
	    Value		    "32"
	    Enabled		    "off"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_widths = eval(get"
	    "_param(blk, 'bitwidths'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(c"
	    "urrent_widths) > 1),\n%     error('Only one width may be specified for this mode.');\n% elseif strcmp(mode, 'fiel"
	    "ds of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '"
	    "[', '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length"
	    "(current_widths) ~= numios,\n%         error('%d field names specified, but %d widths?', numios, length(current_w"
	    "idths));\n%     end\n% end\n% total_width = 0;\n% for ctr = 1 : length(current_widths),\n%     total_width = tota"
	    "l_width + current_widths(ctr);\n% end\n% if total_width > 32,\n%     error('Total width must be 32 or less, set t"
	    "o %d.', total_width);\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    57
	    Type		    "edit"
	    Name		    "arith_types"
	    Prompt		    "Type (ufix=0, fix=1, bool=2):"
	    Value		    "0"
	    Callback		    "[numios, ~, ~, ~, current_types] = swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'm"
	    "ode');\n% current_types = eval(get_param(blk, 'arith_types'));\n% numios = length(current_types);\n% if (strcmp(m"
	    "ode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_types) > 1),\n%     error('Only one"
	    " type may be specified for this mode.');\n% elseif strcmp(mode, 'fields of arbitrary size')\n%     current_names "
	    "= textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n%     current_names = curr"
	    "ent_names{1};\n%     numios = length(current_names);\n%     if length(current_types) ~= numios,\n%         error("
	    "'%d field names specified, but %d types?', numios, length(current_types));\n%     end\n% end\nproblem = 0;\nfor c"
	    "tr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = nu"
	    "mios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    58
	    Type		    "edit"
	    Name		    "bin_pts"
	    Prompt		    "Binary pt:"
	    Value		    "0"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_bins = eval(get_p"
	    "aram(blk, 'bin_pts'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(curre"
	    "nt_bins) > 1),\n%     error('Only one binary pt may be specified for this mode.');\n% elseif strcmp(mode, 'fields"
	    " of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '['"
	    ", '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length(c"
	    "urrent_bins) ~= numios,\n%         error('%d field names specified, but %d binary pts?', numios, length(current_b"
	    "ins));\n%     end\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    59
	    Type		    "checkbox"
	    Name		    "sim_port"
	    Prompt		    "Provide sim input/output?"
	    Value		    "on"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    60
	    Type		    "checkbox"
	    Name		    "show_format"
	    Prompt		    "Print format string?"
	    Value		    "off"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"dest_ip2"
	Location		[1920, 0, 3200, 1024]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"11047"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "1677:6808"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  6760
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_dest_ip2_user_data_out"
	  SID			  "1677:11041"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  10336
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "1677:11042"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  ZOrder		  10337
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "1677:11047"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  10342
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_reg"
	  SID			  "1677:11046"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  ZOrder		  10341
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_reg"
	  SID			  "1677:6814"
	  Position		  [1500, 100, 1550, 120]
	  ZOrder		  6766
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dropletdet_full_dest_ip2_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dropletdet_full_dest_ip2_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_reg"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_reg"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dest_ip3"
      SID		      "1700"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2975, 1314, 3075, 1346]
      ZOrder		      6951
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AttributesFormatString  "1input"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.516"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		61
	$ClassName		"Simulink.Mask"
	Type			"swreg"
	Initialization		"swreg_init(gcb)"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  10
	  Object {
	    $ObjectID		    62
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "one value"
	      Cell		      "fields of equal size"
	      Cell		      "fields of arbitrary size"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Mode:"
	    Value		    "one value"
	    Evaluate		    "off"
	    Callback		    "swreg_cb(gcb);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    63
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "From Processor"
	    Callback		    "mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcm"
	    "p(get_param(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\ne"
	    "lse\n    mask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_ena"
	    "bles);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    64
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    65
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    66
	    Type		    "edit"
	    Name		    "names"
	    Prompt		    "Name:"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    67
	    Type		    "edit"
	    Name		    "bitwidths"
	    Prompt		    "Bitwidth:"
	    Value		    "32"
	    Enabled		    "off"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_widths = eval(get"
	    "_param(blk, 'bitwidths'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(c"
	    "urrent_widths) > 1),\n%     error('Only one width may be specified for this mode.');\n% elseif strcmp(mode, 'fiel"
	    "ds of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '"
	    "[', '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length"
	    "(current_widths) ~= numios,\n%         error('%d field names specified, but %d widths?', numios, length(current_w"
	    "idths));\n%     end\n% end\n% total_width = 0;\n% for ctr = 1 : length(current_widths),\n%     total_width = tota"
	    "l_width + current_widths(ctr);\n% end\n% if total_width > 32,\n%     error('Total width must be 32 or less, set t"
	    "o %d.', total_width);\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    68
	    Type		    "edit"
	    Name		    "arith_types"
	    Prompt		    "Type (ufix=0, fix=1, bool=2):"
	    Value		    "0"
	    Callback		    "[numios, ~, ~, ~, current_types] = swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'm"
	    "ode');\n% current_types = eval(get_param(blk, 'arith_types'));\n% numios = length(current_types);\n% if (strcmp(m"
	    "ode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_types) > 1),\n%     error('Only one"
	    " type may be specified for this mode.');\n% elseif strcmp(mode, 'fields of arbitrary size')\n%     current_names "
	    "= textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n%     current_names = curr"
	    "ent_names{1};\n%     numios = length(current_names);\n%     if length(current_types) ~= numios,\n%         error("
	    "'%d field names specified, but %d types?', numios, length(current_types));\n%     end\n% end\nproblem = 0;\nfor c"
	    "tr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = nu"
	    "mios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    69
	    Type		    "edit"
	    Name		    "bin_pts"
	    Prompt		    "Binary pt:"
	    Value		    "0"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_bins = eval(get_p"
	    "aram(blk, 'bin_pts'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(curre"
	    "nt_bins) > 1),\n%     error('Only one binary pt may be specified for this mode.');\n% elseif strcmp(mode, 'fields"
	    " of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '['"
	    ", '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length(c"
	    "urrent_bins) ~= numios,\n%         error('%d field names specified, but %d binary pts?', numios, length(current_b"
	    "ins));\n%     end\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    70
	    Type		    "checkbox"
	    Name		    "sim_port"
	    Prompt		    "Provide sim input/output?"
	    Value		    "on"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    71
	    Type		    "checkbox"
	    Name		    "show_format"
	    Prompt		    "Print format string?"
	    Value		    "off"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"dest_ip3"
	Location		[1920, 0, 3200, 1024]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"11047"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "1700:6808"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  6760
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_dest_ip3_user_data_out"
	  SID			  "1700:11041"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  10336
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "1700:11042"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  ZOrder		  10337
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "1700:11047"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  10342
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_reg"
	  SID			  "1700:11046"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  ZOrder		  10341
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_reg"
	  SID			  "1700:6814"
	  Position		  [1500, 100, 1550, 120]
	  ZOrder		  6766
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dropletdet_full_dest_ip3_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dropletdet_full_dest_ip3_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_reg"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_reg"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dest_port0"
      SID		      "2246"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1865, 734, 1965, 766]
      ZOrder		      6987
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AttributesFormatString  "1input"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.516"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		72
	$ClassName		"Simulink.Mask"
	Type			"swreg"
	Initialization		"swreg_init(gcb)"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  10
	  Object {
	    $ObjectID		    73
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "one value"
	      Cell		      "fields of equal size"
	      Cell		      "fields of arbitrary size"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Mode:"
	    Value		    "one value"
	    Evaluate		    "off"
	    Callback		    "swreg_cb(gcb);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    74
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "From Processor"
	    Callback		    "mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcm"
	    "p(get_param(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\ne"
	    "lse\n    mask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_ena"
	    "bles);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    75
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    76
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    77
	    Type		    "edit"
	    Name		    "names"
	    Prompt		    "Name:"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    78
	    Type		    "edit"
	    Name		    "bitwidths"
	    Prompt		    "Bitwidth:"
	    Value		    "32"
	    Enabled		    "off"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_widths = eval(get"
	    "_param(blk, 'bitwidths'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(c"
	    "urrent_widths) > 1),\n%     error('Only one width may be specified for this mode.');\n% elseif strcmp(mode, 'fiel"
	    "ds of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '"
	    "[', '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length"
	    "(current_widths) ~= numios,\n%         error('%d field names specified, but %d widths?', numios, length(current_w"
	    "idths));\n%     end\n% end\n% total_width = 0;\n% for ctr = 1 : length(current_widths),\n%     total_width = tota"
	    "l_width + current_widths(ctr);\n% end\n% if total_width > 32,\n%     error('Total width must be 32 or less, set t"
	    "o %d.', total_width);\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    79
	    Type		    "edit"
	    Name		    "arith_types"
	    Prompt		    "Type (ufix=0, fix=1, bool=2):"
	    Value		    "0"
	    Callback		    "[numios, ~, ~, ~, current_types] = swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'm"
	    "ode');\n% current_types = eval(get_param(blk, 'arith_types'));\n% numios = length(current_types);\n% if (strcmp(m"
	    "ode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_types) > 1),\n%     error('Only one"
	    " type may be specified for this mode.');\n% elseif strcmp(mode, 'fields of arbitrary size')\n%     current_names "
	    "= textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n%     current_names = curr"
	    "ent_names{1};\n%     numios = length(current_names);\n%     if length(current_types) ~= numios,\n%         error("
	    "'%d field names specified, but %d types?', numios, length(current_types));\n%     end\n% end\nproblem = 0;\nfor c"
	    "tr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = nu"
	    "mios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    80
	    Type		    "edit"
	    Name		    "bin_pts"
	    Prompt		    "Binary pt:"
	    Value		    "0"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_bins = eval(get_p"
	    "aram(blk, 'bin_pts'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(curre"
	    "nt_bins) > 1),\n%     error('Only one binary pt may be specified for this mode.');\n% elseif strcmp(mode, 'fields"
	    " of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '['"
	    ", '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length(c"
	    "urrent_bins) ~= numios,\n%         error('%d field names specified, but %d binary pts?', numios, length(current_b"
	    "ins));\n%     end\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    81
	    Type		    "checkbox"
	    Name		    "sim_port"
	    Prompt		    "Provide sim input/output?"
	    Value		    "on"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    82
	    Type		    "checkbox"
	    Name		    "show_format"
	    Prompt		    "Print format string?"
	    Value		    "off"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"dest_port0"
	Location		[1920, 0, 3200, 1024]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"11054"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "2246:6808"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  6760
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_dest_port0_user_data_out"
	  SID			  "2246:11048"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  10343
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "2246:11049"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  ZOrder		  10344
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "2246:11054"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  10349
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_reg"
	  SID			  "2246:11053"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  ZOrder		  10348
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_reg"
	  SID			  "2246:6814"
	  Position		  [1500, 100, 1550, 120]
	  ZOrder		  6766
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dropletdet_full_dest_port0_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dropletdet_full_dest_port0_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_reg"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_reg"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dest_port1"
      SID		      "1655"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2935, 819, 3035, 851]
      ZOrder		      6906
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AttributesFormatString  "1input"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.516"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		83
	$ClassName		"Simulink.Mask"
	Type			"swreg"
	Initialization		"swreg_init(gcb)"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  10
	  Object {
	    $ObjectID		    84
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "one value"
	      Cell		      "fields of equal size"
	      Cell		      "fields of arbitrary size"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Mode:"
	    Value		    "one value"
	    Evaluate		    "off"
	    Callback		    "swreg_cb(gcb);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    85
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "From Processor"
	    Callback		    "mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcm"
	    "p(get_param(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\ne"
	    "lse\n    mask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_ena"
	    "bles);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    86
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    87
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    88
	    Type		    "edit"
	    Name		    "names"
	    Prompt		    "Name:"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    89
	    Type		    "edit"
	    Name		    "bitwidths"
	    Prompt		    "Bitwidth:"
	    Value		    "32"
	    Enabled		    "off"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_widths = eval(get"
	    "_param(blk, 'bitwidths'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(c"
	    "urrent_widths) > 1),\n%     error('Only one width may be specified for this mode.');\n% elseif strcmp(mode, 'fiel"
	    "ds of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '"
	    "[', '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length"
	    "(current_widths) ~= numios,\n%         error('%d field names specified, but %d widths?', numios, length(current_w"
	    "idths));\n%     end\n% end\n% total_width = 0;\n% for ctr = 1 : length(current_widths),\n%     total_width = tota"
	    "l_width + current_widths(ctr);\n% end\n% if total_width > 32,\n%     error('Total width must be 32 or less, set t"
	    "o %d.', total_width);\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    90
	    Type		    "edit"
	    Name		    "arith_types"
	    Prompt		    "Type (ufix=0, fix=1, bool=2):"
	    Value		    "0"
	    Callback		    "[numios, ~, ~, ~, current_types] = swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'm"
	    "ode');\n% current_types = eval(get_param(blk, 'arith_types'));\n% numios = length(current_types);\n% if (strcmp(m"
	    "ode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_types) > 1),\n%     error('Only one"
	    " type may be specified for this mode.');\n% elseif strcmp(mode, 'fields of arbitrary size')\n%     current_names "
	    "= textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n%     current_names = curr"
	    "ent_names{1};\n%     numios = length(current_names);\n%     if length(current_types) ~= numios,\n%         error("
	    "'%d field names specified, but %d types?', numios, length(current_types));\n%     end\n% end\nproblem = 0;\nfor c"
	    "tr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = nu"
	    "mios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    91
	    Type		    "edit"
	    Name		    "bin_pts"
	    Prompt		    "Binary pt:"
	    Value		    "0"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_bins = eval(get_p"
	    "aram(blk, 'bin_pts'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(curre"
	    "nt_bins) > 1),\n%     error('Only one binary pt may be specified for this mode.');\n% elseif strcmp(mode, 'fields"
	    " of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '['"
	    ", '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length(c"
	    "urrent_bins) ~= numios,\n%         error('%d field names specified, but %d binary pts?', numios, length(current_b"
	    "ins));\n%     end\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    92
	    Type		    "checkbox"
	    Name		    "sim_port"
	    Prompt		    "Provide sim input/output?"
	    Value		    "on"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    93
	    Type		    "checkbox"
	    Name		    "show_format"
	    Prompt		    "Print format string?"
	    Value		    "off"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"dest_port1"
	Location		[1920, 0, 3200, 1024]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"11047"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "1655:6808"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  6760
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_dest_port1_user_data_out"
	  SID			  "1655:11041"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  10336
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "1655:11042"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  ZOrder		  10337
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "1655:11047"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  10342
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_reg"
	  SID			  "1655:11046"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  ZOrder		  10341
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_reg"
	  SID			  "1655:6814"
	  Position		  [1500, 100, 1550, 120]
	  ZOrder		  6766
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dropletdet_full_dest_port1_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dropletdet_full_dest_port1_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_reg"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_reg"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dest_port2"
      SID		      "1678"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2015, 1374, 2115, 1406]
      ZOrder		      6929
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AttributesFormatString  "1input"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.516"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		94
	$ClassName		"Simulink.Mask"
	Type			"swreg"
	Initialization		"swreg_init(gcb)"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  10
	  Object {
	    $ObjectID		    95
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "one value"
	      Cell		      "fields of equal size"
	      Cell		      "fields of arbitrary size"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Mode:"
	    Value		    "one value"
	    Evaluate		    "off"
	    Callback		    "swreg_cb(gcb);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    96
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "From Processor"
	    Callback		    "mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcm"
	    "p(get_param(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\ne"
	    "lse\n    mask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_ena"
	    "bles);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    97
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    98
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    99
	    Type		    "edit"
	    Name		    "names"
	    Prompt		    "Name:"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    100
	    Type		    "edit"
	    Name		    "bitwidths"
	    Prompt		    "Bitwidth:"
	    Value		    "32"
	    Enabled		    "off"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_widths = eval(get"
	    "_param(blk, 'bitwidths'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(c"
	    "urrent_widths) > 1),\n%     error('Only one width may be specified for this mode.');\n% elseif strcmp(mode, 'fiel"
	    "ds of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '"
	    "[', '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length"
	    "(current_widths) ~= numios,\n%         error('%d field names specified, but %d widths?', numios, length(current_w"
	    "idths));\n%     end\n% end\n% total_width = 0;\n% for ctr = 1 : length(current_widths),\n%     total_width = tota"
	    "l_width + current_widths(ctr);\n% end\n% if total_width > 32,\n%     error('Total width must be 32 or less, set t"
	    "o %d.', total_width);\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    101
	    Type		    "edit"
	    Name		    "arith_types"
	    Prompt		    "Type (ufix=0, fix=1, bool=2):"
	    Value		    "0"
	    Callback		    "[numios, ~, ~, ~, current_types] = swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'm"
	    "ode');\n% current_types = eval(get_param(blk, 'arith_types'));\n% numios = length(current_types);\n% if (strcmp(m"
	    "ode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_types) > 1),\n%     error('Only one"
	    " type may be specified for this mode.');\n% elseif strcmp(mode, 'fields of arbitrary size')\n%     current_names "
	    "= textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n%     current_names = curr"
	    "ent_names{1};\n%     numios = length(current_names);\n%     if length(current_types) ~= numios,\n%         error("
	    "'%d field names specified, but %d types?', numios, length(current_types));\n%     end\n% end\nproblem = 0;\nfor c"
	    "tr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = nu"
	    "mios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    102
	    Type		    "edit"
	    Name		    "bin_pts"
	    Prompt		    "Binary pt:"
	    Value		    "0"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_bins = eval(get_p"
	    "aram(blk, 'bin_pts'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(curre"
	    "nt_bins) > 1),\n%     error('Only one binary pt may be specified for this mode.');\n% elseif strcmp(mode, 'fields"
	    " of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '['"
	    ", '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length(c"
	    "urrent_bins) ~= numios,\n%         error('%d field names specified, but %d binary pts?', numios, length(current_b"
	    "ins));\n%     end\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    103
	    Type		    "checkbox"
	    Name		    "sim_port"
	    Prompt		    "Provide sim input/output?"
	    Value		    "on"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    104
	    Type		    "checkbox"
	    Name		    "show_format"
	    Prompt		    "Print format string?"
	    Value		    "off"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"dest_port2"
	Location		[1920, 0, 3200, 1024]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"11061"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "1678:6808"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  6760
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_dest_port2_user_data_out"
	  SID			  "1678:11055"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  10350
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "1678:11056"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  ZOrder		  10351
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "1678:11061"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  10356
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_reg"
	  SID			  "1678:11060"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  ZOrder		  10355
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_reg"
	  SID			  "1678:6814"
	  Position		  [1500, 100, 1550, 120]
	  ZOrder		  6766
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dropletdet_full_dest_port2_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dropletdet_full_dest_port2_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_reg"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_reg"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dest_port3"
      SID		      "1701"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2975, 1369, 3075, 1401]
      ZOrder		      6952
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AttributesFormatString  "1input"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.516"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		105
	$ClassName		"Simulink.Mask"
	Type			"swreg"
	Initialization		"swreg_init(gcb)"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  10
	  Object {
	    $ObjectID		    106
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "one value"
	      Cell		      "fields of equal size"
	      Cell		      "fields of arbitrary size"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Mode:"
	    Value		    "one value"
	    Evaluate		    "off"
	    Callback		    "swreg_cb(gcb);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    107
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "From Processor"
	    Callback		    "mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcm"
	    "p(get_param(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\ne"
	    "lse\n    mask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_ena"
	    "bles);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    108
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    109
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    110
	    Type		    "edit"
	    Name		    "names"
	    Prompt		    "Name:"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    111
	    Type		    "edit"
	    Name		    "bitwidths"
	    Prompt		    "Bitwidth:"
	    Value		    "32"
	    Enabled		    "off"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_widths = eval(get"
	    "_param(blk, 'bitwidths'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(c"
	    "urrent_widths) > 1),\n%     error('Only one width may be specified for this mode.');\n% elseif strcmp(mode, 'fiel"
	    "ds of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '"
	    "[', '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length"
	    "(current_widths) ~= numios,\n%         error('%d field names specified, but %d widths?', numios, length(current_w"
	    "idths));\n%     end\n% end\n% total_width = 0;\n% for ctr = 1 : length(current_widths),\n%     total_width = tota"
	    "l_width + current_widths(ctr);\n% end\n% if total_width > 32,\n%     error('Total width must be 32 or less, set t"
	    "o %d.', total_width);\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    112
	    Type		    "edit"
	    Name		    "arith_types"
	    Prompt		    "Type (ufix=0, fix=1, bool=2):"
	    Value		    "0"
	    Callback		    "[numios, ~, ~, ~, current_types] = swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'm"
	    "ode');\n% current_types = eval(get_param(blk, 'arith_types'));\n% numios = length(current_types);\n% if (strcmp(m"
	    "ode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_types) > 1),\n%     error('Only one"
	    " type may be specified for this mode.');\n% elseif strcmp(mode, 'fields of arbitrary size')\n%     current_names "
	    "= textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n%     current_names = curr"
	    "ent_names{1};\n%     numios = length(current_names);\n%     if length(current_types) ~= numios,\n%         error("
	    "'%d field names specified, but %d types?', numios, length(current_types));\n%     end\n% end\nproblem = 0;\nfor c"
	    "tr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = nu"
	    "mios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    113
	    Type		    "edit"
	    Name		    "bin_pts"
	    Prompt		    "Binary pt:"
	    Value		    "0"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_bins = eval(get_p"
	    "aram(blk, 'bin_pts'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(curre"
	    "nt_bins) > 1),\n%     error('Only one binary pt may be specified for this mode.');\n% elseif strcmp(mode, 'fields"
	    " of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '['"
	    ", '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length(c"
	    "urrent_bins) ~= numios,\n%         error('%d field names specified, but %d binary pts?', numios, length(current_b"
	    "ins));\n%     end\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    114
	    Type		    "checkbox"
	    Name		    "sim_port"
	    Prompt		    "Provide sim input/output?"
	    Value		    "on"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    115
	    Type		    "checkbox"
	    Name		    "show_format"
	    Prompt		    "Print format string?"
	    Value		    "off"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"dest_port3"
	Location		[1920, 0, 3200, 1024]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"11047"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "1701:6808"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  6760
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_dest_port3_user_data_out"
	  SID			  "1701:11041"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  10336
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "1701:11042"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  ZOrder		  10337
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "1701:11047"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  10342
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_reg"
	  SID			  "1701:11046"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  ZOrder		  10341
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_reg"
	  SID			  "1701:6814"
	  Position		  [1500, 100, 1550, 120]
	  ZOrder		  6766
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dropletdet_full_dest_port3_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dropletdet_full_dest_port3_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_reg"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_reg"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Constant
      Name		      "eConst1"
      SID		      "2130"
      Position		      [730, 2350, 760, 2380]
      ZOrder		      6990
    }
    Block {
      BlockType		      SubSystem
      Name		      "enable"
      SID		      "2132"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [810, 2349, 910, 2381]
      ZOrder		      6991
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AttributesFormatString  "1input"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.516"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		116
	$ClassName		"Simulink.Mask"
	Type			"swreg"
	Initialization		"swreg_init(gcb)"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  10
	  Object {
	    $ObjectID		    117
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "one value"
	      Cell		      "fields of equal size"
	      Cell		      "fields of arbitrary size"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Mode:"
	    Value		    "one value"
	    Evaluate		    "off"
	    Callback		    "swreg_cb(gcb);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    118
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "From Processor"
	    Callback		    "mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcm"
	    "p(get_param(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\ne"
	    "lse\n    mask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_ena"
	    "bles);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    119
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    120
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    121
	    Type		    "edit"
	    Name		    "names"
	    Prompt		    "Name:"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    122
	    Type		    "edit"
	    Name		    "bitwidths"
	    Prompt		    "Bitwidth:"
	    Value		    "32"
	    Enabled		    "off"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_widths = eval(get"
	    "_param(blk, 'bitwidths'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(c"
	    "urrent_widths) > 1),\n%     error('Only one width may be specified for this mode.');\n% elseif strcmp(mode, 'fiel"
	    "ds of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '"
	    "[', '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length"
	    "(current_widths) ~= numios,\n%         error('%d field names specified, but %d widths?', numios, length(current_w"
	    "idths));\n%     end\n% end\n% total_width = 0;\n% for ctr = 1 : length(current_widths),\n%     total_width = tota"
	    "l_width + current_widths(ctr);\n% end\n% if total_width > 32,\n%     error('Total width must be 32 or less, set t"
	    "o %d.', total_width);\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    123
	    Type		    "edit"
	    Name		    "arith_types"
	    Prompt		    "Type (ufix=0, fix=1, bool=2):"
	    Value		    "0"
	    Callback		    "[numios, ~, ~, ~, current_types] = swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'm"
	    "ode');\n% current_types = eval(get_param(blk, 'arith_types'));\n% numios = length(current_types);\n% if (strcmp(m"
	    "ode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_types) > 1),\n%     error('Only one"
	    " type may be specified for this mode.');\n% elseif strcmp(mode, 'fields of arbitrary size')\n%     current_names "
	    "= textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n%     current_names = curr"
	    "ent_names{1};\n%     numios = length(current_names);\n%     if length(current_types) ~= numios,\n%         error("
	    "'%d field names specified, but %d types?', numios, length(current_types));\n%     end\n% end\nproblem = 0;\nfor c"
	    "tr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = nu"
	    "mios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    124
	    Type		    "edit"
	    Name		    "bin_pts"
	    Prompt		    "Binary pt:"
	    Value		    "0"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_bins = eval(get_p"
	    "aram(blk, 'bin_pts'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(curre"
	    "nt_bins) > 1),\n%     error('Only one binary pt may be specified for this mode.');\n% elseif strcmp(mode, 'fields"
	    " of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '['"
	    ", '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length(c"
	    "urrent_bins) ~= numios,\n%         error('%d field names specified, but %d binary pts?', numios, length(current_b"
	    "ins));\n%     end\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    125
	    Type		    "checkbox"
	    Name		    "sim_port"
	    Prompt		    "Provide sim input/output?"
	    Value		    "on"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    126
	    Type		    "checkbox"
	    Name		    "show_format"
	    Prompt		    "Print format string?"
	    Value		    "off"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"enable"
	Location		[1920, 0, 3200, 1024]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"12294"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "2132:6808"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  6760
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_enable_user_data_out"
	  SID			  "2132:12288"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  12238
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "2132:12289"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  ZOrder		  12239
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "2132:12294"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  12244
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_reg"
	  SID			  "2132:12293"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  ZOrder		  12243
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_reg"
	  SID			  "2132:6814"
	  Position		  [1500, 100, 1550, 120]
	  ZOrder		  6766
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dropletdet_full_enable_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dropletdet_full_enable_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_reg"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_reg"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "enabler1"
      SID		      "2133"
      Ports		      [1, 1]
      Position		      [930, 2357, 970, 2373]
      ZOrder		      6989
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "377,200,633,509"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10."
      "22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10."
      "22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 "
      "1 ]);\npatch([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');por"
      "t_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Goto
      Name		      "goto"
      SID		      "442"
      Position		      [1075, 2140, 1155, 2160]
      ZOrder		      6501
      GotoTag		      "core_rst"
    }
    Block {
      BlockType		      Goto
      Name		      "goto1"
      SID		      "882"
      Position		      [1105, 865, 1185, 885]
      ZOrder		      6546
      GotoTag		      "dout1"
    }
    Block {
      BlockType		      Goto
      Name		      "goto10"
      SID		      "957"
      Position		      [1200, 1200, 1280, 1220]
      ZOrder		      6612
      GotoTag		      "dout4"
    }
    Block {
      BlockType		      Goto
      Name		      "goto11"
      SID		      "958"
      Position		      [1200, 1235, 1280, 1255]
      ZOrder		      6613
      GotoTag		      "valid4"
    }
    Block {
      BlockType		      Goto
      Name		      "goto12"
      SID		      "959"
      Position		      [1220, 1290, 1300, 1310]
      ZOrder		      6614
      GotoTag		      "eof4"
    }
    Block {
      BlockType		      Goto
      Name		      "goto2"
      SID		      "883"
      Position		      [1115, 910, 1195, 930]
      ZOrder		      6547
      GotoTag		      "valid1"
    }
    Block {
      BlockType		      Goto
      Name		      "goto25"
      SID		      "2249"
      Position		      [1095, 2355, 1175, 2375]
      ZOrder		      6992
      GotoTag		      "capture_en"
    }
    Block {
      BlockType		      Goto
      Name		      "goto3"
      SID		      "884"
      Position		      [1140, 960, 1220, 980]
      ZOrder		      6548
      GotoTag		      "eof1"
    }
    Block {
      BlockType		      Goto
      Name		      "goto4"
      SID		      "885"
      Position		      [1345, 985, 1425, 1005]
      ZOrder		      6549
      GotoTag		      "dout2"
    }
    Block {
      BlockType		      Goto
      Name		      "goto5"
      SID		      "886"
      Position		      [1360, 1020, 1440, 1040]
      ZOrder		      6550
      GotoTag		      "valid2"
    }
    Block {
      BlockType		      Goto
      Name		      "goto6"
      SID		      "887"
      Position		      [1360, 1095, 1440, 1115]
      ZOrder		      6551
      GotoTag		      "eof2"
    }
    Block {
      BlockType		      Goto
      Name		      "goto7"
      SID		      "954"
      Position		      [1175, 1080, 1255, 1100]
      ZOrder		      6609
      GotoTag		      "dout3"
    }
    Block {
      BlockType		      Goto
      Name		      "goto8"
      SID		      "955"
      Position		      [1190, 1115, 1270, 1135]
      ZOrder		      6610
      GotoTag		      "valid3"
    }
    Block {
      BlockType		      Goto
      Name		      "goto9"
      SID		      "956"
      Position		      [1190, 1155, 1270, 1175]
      ZOrder		      6611
      GotoTag		      "eof3"
    }
    Block {
      BlockType		      Reference
      Name		      "outdelay"
      SID		      "3964"
      Ports		      [1, 1]
      Position		      [1700, 2179, 1725, 2201]
      ZOrder		      7965
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      rst		      off
      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "12,383,419,315"
      block_type	      "delay"
      block_version	      "11.4"
      sg_icon_stat	      "25,22,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14.3"
      "3 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 14."
      "33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
      "1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0."
      "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
      "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "period"
      SID		      "3966"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1220, 2227, 1320, 2263]
      ZOrder		      7967
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AttributesFormatString  "1input"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.507"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		127
	$ClassName		"Simulink.Mask"
	Type			"swreg"
	Initialization		"swreg_init(gcb)"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  9
	  Object {
	    $ObjectID		    128
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "one value"
	      Cell		      "fields of equal size"
	      Cell		      "fields of arbitrary size"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Mode:"
	    Value		    "fields of equal size"
	    Evaluate		    "off"
	    Callback		    "swreg_cb(gcb);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    129
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "From Processor"
	    Callback		    "mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcm"
	    "p(get_param(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\ne"
	    "lse\n    mask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_ena"
	    "bles);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    130
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    131
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    132
	    Type		    "edit"
	    Name		    "names"
	    Prompt		    "Names [msb ... lsb]:"
	    Value		    "[period]"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    133
	    Type		    "edit"
	    Name		    "bitwidths"
	    Prompt		    "Bitwidth:"
	    Value		    "32"
	    Callback		    "blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_widths = eval(get_param(blk, 'bitwidths'));\ni"
	    "f (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_widths) > 1),\n    error"
	    "('Only one width may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary size')\n    current"
	    "_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n    current_names ="
	    " current_names{1};\n    numios = length(current_names);\n    if length(current_widths) ~= numios,\n        error("
	    "'%d field names specified, but %d widths?', numios, length(current_widths));\n    end\nend\ntotal_width = 0;\nfor"
	    " ctr = 1 : length(current_widths),\n    total_width = total_width + current_widths(ctr);\nend\nif total_width > 3"
	    "2,\n    error('Total width must be 32 or less, set to %d.', total_width);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    134
	    Type		    "edit"
	    Name		    "arith_types"
	    Prompt		    "Type (ufix=0, fix=1, bool=2):"
	    Value		    "1"
	    Callback		    "blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_types = eval(get_param(blk, 'arith_types'));\n"
	    "numios = length(current_types);\nif (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (lengt"
	    "h(current_types) > 1),\n    error('Only one type may be specified for this mode.');\nelseif strcmp(mode, 'fields "
	    "of arbitrary size')\n    current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '"
	    "')), '%s');\n    current_names = current_names{1};\n    numios = length(current_names);\n    if length(current_ty"
	    "pes) ~= numios,\n        error('%d field names specified, but %d types?', numios, length(current_types));\n    en"
	    "d\nend\nproblem = 0;\nfor ctr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        pro"
	    "blem = t;\n        ctr = numios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 "
	    "or 2.', problem);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    135
	    Type		    "edit"
	    Name		    "bin_pts"
	    Prompt		    "Binary pt:"
	    Value		    "20"
	    Callback		    "blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_bins = eval(get_param(blk, 'bin_pts'));\nif (s"
	    "trcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_bins) > 1),\n    error('Only"
	    " one binary pt may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary size')\n    current_n"
	    "ames = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n    current_names = c"
	    "urrent_names{1};\n    numios = length(current_names);\n    if length(current_bins) ~= numios,\n        error('%d "
	    "field names specified, but %d binary pts?', numios, length(current_bins));\n    end\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    136
	    Type		    "checkbox"
	    Name		    "show_format"
	    Prompt		    "Print format string?"
	    Value		    "off"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"period"
	Location		[1920, 0, 3200, 1024]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"19564"
	SIDPrevWatermark	"6537"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "3966:6524"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  6476
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_period_user_data_out"
	  SID			  "3966:19558"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  11482
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "50,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "3966:19559"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  ZOrder		  11483
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "3966:19564"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  11488
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "20"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_period"
	  SID			  "3966:19563"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  ZOrder		  11487
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_period"
	  SID			  "3966:19542"
	  Position		  [1500, 100, 1550, 120]
	  ZOrder		  11466
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dropletdet_full_period_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dropletdet_full_period_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_period"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_period"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_period"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "pktsim"
      SID		      "575"
      Ports		      [5, 12]
      Position		      [695, 928, 780, 1117]
      ZOrder		      6504
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"pktsim"
	Location		[1, 24, 1281, 971]
	Open			on
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"80"
	Block {
	  BlockType		  Inport
	  Name			  "reset"
	  SID			  "576"
	  Position		  [90, 1148, 120, 1162]
	  ZOrder		  6133
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "adcop1"
	  SID			  "577"
	  Position		  [90, 1223, 120, 1237]
	  ZOrder		  6266
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "adcop2"
	  SID			  "1477"
	  Position		  [90, 1278, 120, 1292]
	  ZOrder		  6536
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "enable"
	  SID			  "2252"
	  Position		  [90, 1078, 120, 1092]
	  ZOrder		  6576
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "blk_rdy"
	  SID			  "2317"
	  Position		  [90, 933, 120, 947]
	  ZOrder		  6586
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Black Box"
	  SID			  "2316"
	  Ports			  [4, 4]
	  Position		  [945, 831, 1045, 959]
	  ZOrder		  6585
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Black Box"
	  SourceType		  "Xilinx Black Box Block"
	  infoedit		  " Incorporates black box HDL and simulation model into a System Generator design.<br><br>You must suppl"
	  "y a Black Box with certain information about the HDL component you would like to bring into System Generator. This "
	  "information is provided through a Matlab function.<br><br>When \"Simulation mode\" is set to \"Inactive\", you will"
	  " typically want to provide a separate simulation model by using a Simulation Multiplexer.<br>When \"Simulation mode"
	  "\" is set to \"External co-simulator\", you must include a ModelSim block in the design."
	  init_code		  "pre_filter_config"
	  sim_method		  "Inactive"
	  verbose		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "blackbox2"
	  sg_icon_stat		  "100,128,3,4,white,blue,0,d4a9dd63,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 100 100 0 0 ],[0 0 128 128 0 ],[0.77 0.82 "
	  "0.91 ]);\nplot([0 100 100 0 0 ],[0 0 128 128 0 ]);\npatch([18.85 39.08 53.08 67.08 81.08 53.08 32.85 18.85 ],[79.54"
	  " 79.54 93.54 79.54 93.54 93.54 93.54 79.54 ],[1 1 1 ]);\npatch([32.85 53.08 39.08 18.85 32.85 ],[65.54 65.54 79.54 "
	  "79.54 65.54 ],[0.931 0.946 0.973 ]);\npatch([18.85 39.08 53.08 32.85 18.85 ],[51.54 51.54 65.54 65.54 51.54 ],[1 1 "
	  "1 ]);\npatch([32.85 81.08 67.08 53.08 39.08 18.85 32.85 ],[37.54 37.54 51.54 37.54 51.54 51.54 37.54 ],[0.931 0.946"
	  " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
	  "_label('input',1,'reset');\ncolor('black');port_label('input',2,'packer_len');\ncolor('black');port_label('input',3"
	  ",'enable');\ncolor('black');port_label('output',1,'fifo_wr1');\ncolor('black');port_label('output',2,'fifo_wr2');\n"
	  "color('black');port_label('output',3,'fifo_wr3');\ncolor('black');port_label('output',4,'fifo_wr4');\nfprintf('','C"
	  "OMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  SID			  "762"
	  Ports			  [0, 1]
	  Position		  [2150, 1177, 2270, 1223]
	  ZOrder		  6477
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "400"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "6,30,421,478"
	  block_type		  "constant"
	  sg_icon_stat		  "120,46,0,1,white,blue,0,2c33a16c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 46 46 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 120 120 0 0 ],[0 0 46 46 0 ]);\npatch([46.65 55.32 61.32 67.32 73.32 61.32 52.65 46.65 ],[29.66 29."
	  "66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([52.65 61.32 55.32 46.65 52.65 ],[23.66 23.66 29.66 29.6"
	  "6 23.66 ],[0.931 0.946 0.973 ]);\npatch([46.65 55.32 61.32 52.65 46.65 ],[17.66 17.66 23.66 23.66 17.66 ],[1 1 1 ])"
	  ";\npatch([52.65 73.32 67.32 61.32 55.32 46.65 52.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0.931 0.946 0.9"
	  "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_lab"
	  "el('output',1,'400');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  SID			  "790"
	  Ports			  [0, 1]
	  Position		  [1860, 1792, 1980, 1838]
	  ZOrder		  6504
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "400"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "6,30,421,478"
	  block_type		  "constant"
	  sg_icon_stat		  "120,46,0,1,white,blue,0,2c33a16c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 46 46 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 120 120 0 0 ],[0 0 46 46 0 ]);\npatch([46.65 55.32 61.32 67.32 73.32 61.32 52.65 46.65 ],[29.66 29."
	  "66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([52.65 61.32 55.32 46.65 52.65 ],[23.66 23.66 29.66 29.6"
	  "6 23.66 ],[0.931 0.946 0.973 ]);\npatch([46.65 55.32 61.32 52.65 46.65 ],[17.66 17.66 23.66 23.66 17.66 ],[1 1 1 ])"
	  ";\npatch([52.65 73.32 67.32 61.32 55.32 46.65 52.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0.931 0.946 0.9"
	  "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_lab"
	  "el('output',1,'400');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  SID			  "818"
	  Ports			  [0, 1]
	  Position		  [1860, 2447, 1980, 2493]
	  ZOrder		  6531
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "400"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "6,30,421,478"
	  block_type		  "constant"
	  sg_icon_stat		  "120,46,0,1,white,blue,0,2c33a16c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 46 46 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 120 120 0 0 ],[0 0 46 46 0 ]);\npatch([46.65 55.32 61.32 67.32 73.32 61.32 52.65 46.65 ],[29.66 29."
	  "66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([52.65 61.32 55.32 46.65 52.65 ],[23.66 23.66 29.66 29.6"
	  "6 23.66 ],[0.931 0.946 0.973 ]);\npatch([46.65 55.32 61.32 52.65 46.65 ],[17.66 17.66 23.66 23.66 17.66 ],[1 1 1 ])"
	  ";\npatch([52.65 73.32 67.32 61.32 55.32 46.65 52.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0.931 0.946 0.9"
	  "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_lab"
	  "el('output',1,'400');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  SID			  "2198"
	  Ports			  [0, 1]
	  Position		  [2245, 422, 2365, 468]
	  ZOrder		  6573
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "400"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "6,30,421,478"
	  block_type		  "constant"
	  sg_icon_stat		  "120,46,0,1,white,blue,0,2c33a16c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 46 46 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 120 120 0 0 ],[0 0 46 46 0 ]);\npatch([46.65 55.32 61.32 67.32 73.32 61.32 52.65 46.65 ],[29.66 29."
	  "66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([52.65 61.32 55.32 46.65 52.65 ],[23.66 23.66 29.66 29.6"
	  "6 23.66 ],[0.931 0.946 0.973 ]);\npatch([46.65 55.32 61.32 52.65 46.65 ],[17.66 17.66 23.66 23.66 17.66 ],[1 1 1 ])"
	  ";\npatch([52.65 73.32 67.32 61.32 55.32 46.65 52.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0.931 0.946 0.9"
	  "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_lab"
	  "el('output',1,'400');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  SID			  "578"
	  Ports			  [1, 1]
	  Position		  [1135, 840, 1160, 860]
	  ZOrder		  6429
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,30,608,659"
	  block_type		  "convert"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14.2"
	  "2 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22 ],"
	  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9.55 1"
	  "6.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cast');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  SID			  "579"
	  Ports			  [1, 1]
	  Position		  [1135, 870, 1160, 890]
	  ZOrder		  6431
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,30,608,659"
	  block_type		  "convert"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14.2"
	  "2 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22 ],"
	  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9.55 1"
	  "6.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cast');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  SID			  "580"
	  Ports			  [1, 1]
	  Position		  [1135, 900, 1160, 920]
	  ZOrder		  6432
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,30,608,659"
	  block_type		  "convert"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14.2"
	  "2 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22 ],"
	  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9.55 1"
	  "6.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cast');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  SID			  "581"
	  Ports			  [1, 1]
	  Position		  [1135, 930, 1160, 950]
	  ZOrder		  6433
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,30,608,659"
	  block_type		  "convert"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14.2"
	  "2 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22 ],"
	  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9.55 1"
	  "6.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cast');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "763"
	  Ports			  [1, 1]
	  Position		  [2520, 906, 2545, 924]
	  ZOrder		  6469
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,24,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  SID			  "791"
	  Ports			  [1, 1]
	  Position		  [2230, 1521, 2255, 1539]
	  ZOrder		  6496
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,24,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  SID			  "819"
	  Ports			  [1, 1]
	  Position		  [2230, 2176, 2255, 2194]
	  ZOrder		  6523
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,24,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  SID			  "2199"
	  Ports			  [1, 1]
	  Position		  [2495, 196, 2520, 214]
	  ZOrder		  6566
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,24,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "582"
	  Position		  [890, 718, 945, 732]
	  ZOrder		  6132
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "core_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  SID			  "769"
	  Position		  [1650, 1070, 1755, 1080]
	  ZOrder		  6459
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "paylen"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  SID			  "2203"
	  Position		  [1370, 140, 1475, 150]
	  ZOrder		  6558
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "cntr"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  SID			  "770"
	  Position		  [1650, 1005, 1755, 1015]
	  ZOrder		  6458
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "period"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  SID			  "585"
	  Position		  [835, 843, 890, 857]
	  ZOrder		  6367
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "core_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From14"
	  SID			  "2204"
	  Position		  [1645, 70, 1750, 80]
	  ZOrder		  6559
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "internal_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From15"
	  SID			  "2205"
	  Position		  [1625, 220, 1730, 230]
	  ZOrder		  6560
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "fifowr2"
	}
	Block {
	  BlockType		  From
	  Name			  "From16"
	  SID			  "792"
	  Position		  [1095, 1430, 1200, 1440]
	  ZOrder		  6487
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "testadc"
	}
	Block {
	  BlockType		  From
	  Name			  "From17"
	  SID			  "793"
	  Position		  [1105, 1465, 1210, 1475]
	  ZOrder		  6488
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "cntr"
	}
	Block {
	  BlockType		  From
	  Name			  "From18"
	  SID			  "794"
	  Position		  [1380, 1395, 1485, 1405]
	  ZOrder		  6489
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "internal_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From19"
	  SID			  "795"
	  Position		  [1360, 1545, 1465, 1555]
	  ZOrder		  6490
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "fifowr3"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "764"
	  Position		  [1385, 815, 1490, 825]
	  ZOrder		  6460
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "testadc"
	}
	Block {
	  BlockType		  From
	  Name			  "From20"
	  SID			  "796"
	  Position		  [1115, 1495, 1200, 1515]
	  ZOrder		  6483
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "adcout1"
	}
	Block {
	  BlockType		  From
	  Name			  "From21"
	  SID			  "797"
	  Position		  [1360, 1685, 1465, 1695]
	  ZOrder		  6486
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "paylen"
	}
	Block {
	  BlockType		  From
	  Name			  "From22"
	  SID			  "798"
	  Position		  [1360, 1620, 1465, 1630]
	  ZOrder		  6485
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "period"
	}
	Block {
	  BlockType		  From
	  Name			  "From23"
	  SID			  "820"
	  Position		  [1095, 2085, 1200, 2095]
	  ZOrder		  6514
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "testadc"
	}
	Block {
	  BlockType		  From
	  Name			  "From24"
	  SID			  "821"
	  Position		  [1105, 2120, 1210, 2130]
	  ZOrder		  6515
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "cntr"
	}
	Block {
	  BlockType		  From
	  Name			  "From25"
	  SID			  "822"
	  Position		  [1380, 2050, 1485, 2060]
	  ZOrder		  6516
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "internal_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From26"
	  SID			  "823"
	  Position		  [1360, 2200, 1465, 2210]
	  ZOrder		  6517
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "fifowr4"
	}
	Block {
	  BlockType		  From
	  Name			  "From27"
	  SID			  "824"
	  Position		  [1115, 2150, 1200, 2170]
	  ZOrder		  6510
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "adcout2"
	}
	Block {
	  BlockType		  From
	  Name			  "From28"
	  SID			  "2206"
	  Position		  [1380, 170, 1465, 190]
	  ZOrder		  6553
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "adcout1"
	}
	Block {
	  BlockType		  From
	  Name			  "From29"
	  SID			  "825"
	  Position		  [1360, 2340, 1465, 2350]
	  ZOrder		  6513
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "paylen"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  "2200"
	  Position		  [1625, 360, 1730, 370]
	  ZOrder		  6556
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "paylen"
	}
	Block {
	  BlockType		  From
	  Name			  "From30"
	  SID			  "826"
	  Position		  [1360, 2275, 1465, 2285]
	  ZOrder		  6512
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "period"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  SID			  "765"
	  Position		  [1395, 850, 1500, 860]
	  ZOrder		  6461
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "cntr"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  SID			  "766"
	  Position		  [1670, 780, 1775, 790]
	  ZOrder		  6462
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "internal_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  SID			  "767"
	  Position		  [1650, 930, 1755, 940]
	  ZOrder		  6463
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "fifowr2"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  SID			  "2201"
	  Position		  [1625, 295, 1730, 305]
	  ZOrder		  6555
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "period"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  SID			  "2202"
	  Position		  [1360, 105, 1465, 115]
	  ZOrder		  6557
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "testadc"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  SID			  "768"
	  Position		  [1405, 880, 1490, 900]
	  ZOrder		  6456
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "adcout2"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "612"
	  Position		  [185, 1148, 230, 1162]
	  ZOrder		  6130
	  ShowName		  off
	  GotoTag		  "core_rst"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  SID			  "613"
	  Position		  [1210, 873, 1255, 887]
	  ZOrder		  6386
	  ShowName		  off
	  GotoTag		  "fifowr2"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  SID			  "614"
	  Position		  [1210, 903, 1255, 917]
	  ZOrder		  6387
	  ShowName		  off
	  GotoTag		  "fifowr3"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto12"
	  SID			  "615"
	  Position		  [1210, 933, 1255, 947]
	  ZOrder		  6388
	  ShowName		  off
	  GotoTag		  "fifowr4"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  "616"
	  Position		  [185, 1223, 270, 1237]
	  ZOrder		  6268
	  ShowName		  off
	  GotoTag		  "adcout1"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  SID			  "617"
	  Position		  [260, 1573, 350, 1587]
	  ZOrder		  6335
	  ShowName		  off
	  GotoTag		  "paylen"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  SID			  "618"
	  Position		  [375, 1483, 465, 1497]
	  ZOrder		  6327
	  ShowName		  off
	  GotoTag		  "period"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  SID			  "1478"
	  Position		  [185, 1278, 270, 1292]
	  ZOrder		  6537
	  ShowName		  off
	  GotoTag		  "adcout2"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  SID			  "619"
	  Position		  [385, 1408, 475, 1422]
	  ZOrder		  6357
	  ShowName		  off
	  GotoTag		  "testadc"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto7"
	  SID			  "620"
	  Position		  [1115, 713, 1160, 727]
	  ZOrder		  6372
	  ShowName		  off
	  GotoTag		  "cntr"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  SID			  "621"
	  Position		  [590, 1035, 680, 1055]
	  ZOrder		  6373
	  ShowName		  off
	  GotoTag		  "internal_rst"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  SID			  "622"
	  Position		  [1210, 843, 1255, 857]
	  ZOrder		  6385
	  ShowName		  off
	  GotoTag		  "fifowr1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  SID			  "623"
	  Ports			  [1, 1]
	  Position		  [485, 1037, 520, 1053]
	  ZOrder		  6120
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,45,419,325"
	  block_type		  "inv"
	  block_version		  "11.4"
	  sg_icon_stat		  "35,16,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 16 16 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([14"
	  ".55 21.44 19.44 17.44 15.44 12.55 14.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf('"
	  "','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  SID			  "771"
	  Ports			  [3, 1]
	  Position		  [1555, 803, 1600, 907]
	  ZOrder		  6457
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,23,481,373"
	  block_type		  "mux"
	  sg_icon_stat		  "45,104,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ],[0."
	  "77 0.82 0.91 ]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65"
	  " 8.65 ],[58.66 58.66 64.66 58.66 64.66 64.66 64.66 58.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[52.66"
	  " 52.66 58.66 58.66 52.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[46.66 46.66 52.66 52.66 46"
	  ".66 ],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[40.66 40.66 46.66 40.66 46.66 46.66 40.66 ],[0"
	  ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	  "ack');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3"
	  ",'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  SID			  "799"
	  Ports			  [3, 1]
	  Position		  [1265, 1418, 1310, 1522]
	  ZOrder		  6484
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,23,481,373"
	  block_type		  "mux"
	  sg_icon_stat		  "45,104,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ],[0."
	  "77 0.82 0.91 ]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65"
	  " 8.65 ],[58.66 58.66 64.66 58.66 64.66 64.66 64.66 58.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[52.66"
	  " 52.66 58.66 58.66 52.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[46.66 46.66 52.66 52.66 46"
	  ".66 ],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[40.66 40.66 46.66 40.66 46.66 46.66 40.66 ],[0"
	  ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	  "ack');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3"
	  ",'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  SID			  "827"
	  Ports			  [3, 1]
	  Position		  [1265, 2073, 1310, 2177]
	  ZOrder		  6511
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,23,481,373"
	  block_type		  "mux"
	  sg_icon_stat		  "45,104,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ],[0."
	  "77 0.82 0.91 ]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65"
	  " 8.65 ],[58.66 58.66 64.66 58.66 64.66 64.66 64.66 58.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[52.66"
	  " 52.66 58.66 58.66 52.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[46.66 46.66 52.66 52.66 46"
	  ".66 ],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[40.66 40.66 46.66 40.66 46.66 46.66 40.66 ],[0"
	  ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	  "ack');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3"
	  ",'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux4"
	  SID			  "2207"
	  Ports			  [3, 1]
	  Position		  [1530, 93, 1575, 197]
	  ZOrder		  6554
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,23,481,373"
	  block_type		  "mux"
	  sg_icon_stat		  "45,104,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ],[0."
	  "77 0.82 0.91 ]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65"
	  " 8.65 ],[58.66 58.66 64.66 58.66 64.66 64.66 64.66 58.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[52.66"
	  " 52.66 58.66 58.66 52.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[46.66 46.66 52.66 52.66 46"
	  ".66 ],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[40.66 40.66 46.66 40.66 46.66 46.66 40.66 ],[0"
	  ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	  "ack');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3"
	  ",'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  SID			  "2208"
	  Ports			  [2, 1]
	  Position		  [2395, 382, 2450, 438]
	  ZOrder		  6571
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "13,37,481,211"
	  block_type		  "relational"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,56,2,1,white,blue,0,b5131c97,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[35.77 35.7"
	  "7 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.77 28.77 35.77 35"
	  ".77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.77 28.77 21.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.77 21.77 14.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa "
	  "> b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational2"
	  SID			  "772"
	  Ports			  [2, 1]
	  Position		  [2160, 1092, 2215, 1148]
	  ZOrder		  6475
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "13,37,481,211"
	  block_type		  "relational"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,56,2,1,white,blue,0,b5131c97,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[35.77 35.7"
	  "7 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.77 28.77 35.77 35"
	  ".77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.77 28.77 21.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.77 21.77 14.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa "
	  "> b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational3"
	  SID			  "800"
	  Ports			  [2, 1]
	  Position		  [1870, 1707, 1925, 1763]
	  ZOrder		  6502
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "13,37,481,211"
	  block_type		  "relational"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,56,2,1,white,blue,0,b5131c97,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[35.77 35.7"
	  "7 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.77 28.77 35.77 35"
	  ".77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.77 28.77 21.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.77 21.77 14.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa "
	  "> b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational4"
	  SID			  "828"
	  Ports			  [2, 1]
	  Position		  [1870, 2362, 1925, 2418]
	  ZOrder		  6529
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "13,37,481,211"
	  block_type		  "relational"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,56,2,1,white,blue,0,b5131c97,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[35.77 35.7"
	  "7 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.77 28.77 35.77 35"
	  ".77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.77 28.77 21.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.77 21.77 14.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa "
	  "> b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "asdf1"
	  SID			  "2209"
	  Ports			  [1, 1]
	  Position		  [2545, 242, 2585, 258]
	  ZOrder		  6568
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "14"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "612,160,633,509"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "asdf2"
	  SID			  "773"
	  Ports			  [1, 1]
	  Position		  [2570, 952, 2610, 968]
	  ZOrder		  6471
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "14"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "612,160,633,509"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "asdf3"
	  SID			  "774"
	  Ports			  [1, 1]
	  Position		  [2570, 907, 2610, 923]
	  ZOrder		  6472
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "14"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "612,160,633,509"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "asdf4"
	  SID			  "801"
	  Ports			  [1, 1]
	  Position		  [2280, 1567, 2320, 1583]
	  ZOrder		  6498
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "14"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "612,160,633,509"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "asdf5"
	  SID			  "802"
	  Ports			  [1, 1]
	  Position		  [2280, 1522, 2320, 1538]
	  ZOrder		  6499
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "14"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "612,160,633,509"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "asdf6"
	  SID			  "829"
	  Ports			  [1, 1]
	  Position		  [2280, 2222, 2320, 2238]
	  ZOrder		  6525
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "14"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "612,160,633,509"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "asdf7"
	  SID			  "830"
	  Ports			  [1, 1]
	  Position		  [2280, 2177, 2320, 2193]
	  ZOrder		  6526
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "14"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "612,160,633,509"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "asdf8"
	  SID			  "2210"
	  Ports			  [1, 1]
	  Position		  [2545, 197, 2585, 213]
	  ZOrder		  6569
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "14"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "612,160,633,509"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert1"
	  SID			  "628"
	  Ports			  [1, 1]
	  Position		  [315, 1406, 345, 1424]
	  ZOrder		  6355
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "559,176,608,659"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,18,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22 1"
	  "3.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'ca"
	  "st');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert10"
	  SID			  "804"
	  Ports			  [1, 1]
	  Position		  [2495, 1561, 2545, 1599]
	  ZOrder		  6494
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "552,169,608,659"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,38,1,1,white,blue,0,b61d041b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 38 38 0 ]);\npatch([13.875 21.1 26.1 31.1 36.1 26.1 18.875 13.875 ],[24.55 24.55 29."
	  "55 24.55 29.55 29.55 29.55 24.55 ],[1 1 1 ]);\npatch([18.875 26.1 21.1 13.875 18.875 ],[19.55 19.55 24.55 24.55 19."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([13.875 21.1 26.1 18.875 13.875 ],[14.55 14.55 19.55 19.55 14.55 ],[1 1 1 ]);\np"
	  "atch([18.875 36.1 31.1 26.1 21.1 13.875 18.875 ],[9.55 9.55 14.55 9.55 14.55 14.55 9.55 ],[0.931 0.946 0.973 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
	  "put',1,'cast');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf(''"
	  ",'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert11"
	  SID			  "805"
	  Ports			  [1, 1]
	  Position		  [2505, 1498, 2545, 1542]
	  ZOrder		  6495
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "545,162,608,659"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,44,1,1,white,blue,0,b61d041b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 44 44 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[27.55 27.55 32.55"
	  " 27.55 32.55 32.55 32.55 27.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[22.55 22.55 27.55 27.55 22.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[17.55 17.55 22.55 22.55 17.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[12.55 12.55 17.55 12.55 17.55 17.55 12.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('outpu"
	  "t',1,'cast');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','"
	  "COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert12"
	  SID			  "831"
	  Ports			  [1, 1]
	  Position		  [1905, 2196, 1935, 2214]
	  ZOrder		  6520
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "566,183,608,659"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,18,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22 1"
	  "3.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'ca"
	  "st');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert13"
	  SID			  "832"
	  Ports			  [1, 1]
	  Position		  [2495, 2216, 2545, 2254]
	  ZOrder		  6521
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "552,169,608,659"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,38,1,1,white,blue,0,b61d041b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 38 38 0 ]);\npatch([13.875 21.1 26.1 31.1 36.1 26.1 18.875 13.875 ],[24.55 24.55 29."
	  "55 24.55 29.55 29.55 29.55 24.55 ],[1 1 1 ]);\npatch([18.875 26.1 21.1 13.875 18.875 ],[19.55 19.55 24.55 24.55 19."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([13.875 21.1 26.1 18.875 13.875 ],[14.55 14.55 19.55 19.55 14.55 ],[1 1 1 ]);\np"
	  "atch([18.875 36.1 31.1 26.1 21.1 13.875 18.875 ],[9.55 9.55 14.55 9.55 14.55 14.55 9.55 ],[0.931 0.946 0.973 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
	  "put',1,'cast');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf(''"
	  ",'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert14"
	  SID			  "833"
	  Ports			  [1, 1]
	  Position		  [2505, 2153, 2545, 2197]
	  ZOrder		  6522
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "545,162,608,659"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,44,1,1,white,blue,0,b61d041b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 44 44 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[27.55 27.55 32.55"
	  " 27.55 32.55 32.55 32.55 27.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[22.55 22.55 27.55 27.55 22.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[17.55 17.55 22.55 22.55 17.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[12.55 12.55 17.55 12.55 17.55 17.55 12.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('outpu"
	  "t',1,'cast');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','"
	  "COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert3"
	  SID			  "2211"
	  Ports			  [1, 1]
	  Position		  [2205, 196, 2235, 214]
	  ZOrder		  6563
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "566,183,608,659"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,18,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22 1"
	  "3.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'ca"
	  "st');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert4"
	  SID			  "2212"
	  Ports			  [1, 1]
	  Position		  [2760, 236, 2810, 274]
	  ZOrder		  6564
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "552,169,608,659"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,38,1,1,white,blue,0,b61d041b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 38 38 0 ]);\npatch([13.875 21.1 26.1 31.1 36.1 26.1 18.875 13.875 ],[24.55 24.55 29."
	  "55 24.55 29.55 29.55 29.55 24.55 ],[1 1 1 ]);\npatch([18.875 26.1 21.1 13.875 18.875 ],[19.55 19.55 24.55 24.55 19."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([13.875 21.1 26.1 18.875 13.875 ],[14.55 14.55 19.55 19.55 14.55 ],[1 1 1 ]);\np"
	  "atch([18.875 36.1 31.1 26.1 21.1 13.875 18.875 ],[9.55 9.55 14.55 9.55 14.55 14.55 9.55 ],[0.931 0.946 0.973 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
	  "put',1,'cast');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf(''"
	  ",'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert5"
	  SID			  "2213"
	  Ports			  [1, 1]
	  Position		  [2770, 173, 2810, 217]
	  ZOrder		  6565
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,155,608,659"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,44,1,1,white,blue,0,b61d041b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 44 44 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[27.55 27.55 32.55"
	  " 27.55 32.55 32.55 32.55 27.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[22.55 22.55 27.55 27.55 22.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[17.55 17.55 22.55 22.55 17.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[12.55 12.55 17.55 12.55 17.55 17.55 12.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('outpu"
	  "t',1,'cast');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','"
	  "COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert6"
	  SID			  "775"
	  Ports			  [1, 1]
	  Position		  [2195, 926, 2225, 944]
	  ZOrder		  6466
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "566,183,608,659"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,18,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22 1"
	  "3.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'ca"
	  "st');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert7"
	  SID			  "776"
	  Ports			  [1, 1]
	  Position		  [2785, 946, 2835, 984]
	  ZOrder		  6467
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "552,169,608,659"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,38,1,1,white,blue,0,b61d041b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 38 38 0 ]);\npatch([13.875 21.1 26.1 31.1 36.1 26.1 18.875 13.875 ],[24.55 24.55 29."
	  "55 24.55 29.55 29.55 29.55 24.55 ],[1 1 1 ]);\npatch([18.875 26.1 21.1 13.875 18.875 ],[19.55 19.55 24.55 24.55 19."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([13.875 21.1 26.1 18.875 13.875 ],[14.55 14.55 19.55 19.55 14.55 ],[1 1 1 ]);\np"
	  "atch([18.875 36.1 31.1 26.1 21.1 13.875 18.875 ],[9.55 9.55 14.55 9.55 14.55 14.55 9.55 ],[0.931 0.946 0.973 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
	  "put',1,'cast');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf(''"
	  ",'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert8"
	  SID			  "777"
	  Ports			  [1, 1]
	  Position		  [2795, 883, 2835, 927]
	  ZOrder		  6468
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,155,608,659"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,44,1,1,white,blue,0,b61d041b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 44 44 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[27.55 27.55 32.55"
	  " 27.55 32.55 32.55 32.55 27.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[22.55 22.55 27.55 27.55 22.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[17.55 17.55 22.55 22.55 17.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[12.55 12.55 17.55 12.55 17.55 17.55 12.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('outpu"
	  "t',1,'cast');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','"
	  "COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert9"
	  SID			  "803"
	  Ports			  [1, 1]
	  Position		  [1905, 1541, 1935, 1559]
	  ZOrder		  6493
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "566,183,608,659"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,18,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22 1"
	  "3.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'ca"
	  "st');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "data_gen"
	  SID			  "630"
	  Ports			  [2, 1]
	  Position		  [985, 690, 1045, 750]
	  ZOrder		  6131
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  on
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "1119,45,481,773"
	  block_type		  "counter"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,60,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46.8"
	  "8 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rs"
	  "t');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{\\fontsize{14}\\bf++}','texmode','on');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay1"
	  SID			  "2214"
	  Ports			  [1, 1]
	  Position		  [2495, 241, 2520, 259]
	  ZOrder		  6567
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay10"
	  SID			  "782"
	  Ports			  [1, 1]
	  Position		  [2520, 951, 2545, 969]
	  ZOrder		  6470
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay11"
	  SID			  "806"
	  Ports			  [1, 1]
	  Position		  [1895, 1616, 1920, 1634]
	  ZOrder		  6503
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay12"
	  SID			  "807"
	  Ports			  [1, 1]
	  Position		  [2000, 1521, 2025, 1539]
	  ZOrder		  6505
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay13"
	  SID			  "2307"
	  Ports			  [1, 1]
	  Position		  [1955, 1481, 1980, 1499]
	  ZOrder		  6582
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay14"
	  SID			  "809"
	  Ports			  [1, 1]
	  Position		  [2000, 1441, 2025, 1459]
	  ZOrder		  6501
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay15"
	  SID			  "810"
	  Ports			  [1, 1]
	  Position		  [2230, 1566, 2255, 1584]
	  ZOrder		  6497
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay16"
	  SID			  "834"
	  Ports			  [1, 1]
	  Position		  [1895, 2271, 1920, 2289]
	  ZOrder		  6530
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay17"
	  SID			  "835"
	  Ports			  [1, 1]
	  Position		  [2000, 2176, 2025, 2194]
	  ZOrder		  6532
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay18"
	  SID			  "2308"
	  Ports			  [1, 1]
	  Position		  [1940, 2136, 1965, 2154]
	  ZOrder		  6583
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay19"
	  SID			  "837"
	  Ports			  [1, 1]
	  Position		  [2000, 2096, 2025, 2114]
	  ZOrder		  6528
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay2"
	  SID			  "2215"
	  Ports			  [1, 1]
	  Position		  [2355, 386, 2380, 404]
	  ZOrder		  6572
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay20"
	  SID			  "838"
	  Ports			  [1, 1]
	  Position		  [2230, 2221, 2255, 2239]
	  ZOrder		  6524
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay3"
	  SID			  "778"
	  Ports			  [1, 1]
	  Position		  [2305, 996, 2330, 1014]
	  ZOrder		  6476
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay4"
	  SID			  "779"
	  Ports			  [1, 1]
	  Position		  [2290, 906, 2315, 924]
	  ZOrder		  6478
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay5"
	  SID			  "2216"
	  Ports			  [1, 1]
	  Position		  [2265, 196, 2290, 214]
	  ZOrder		  6574
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay6"
	  SID			  "2217"
	  Ports			  [1, 1]
	  Position		  [2265, 116, 2290, 134]
	  ZOrder		  6570
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay7"
	  SID			  "2302"
	  Ports			  [1, 1]
	  Position		  [2150, 861, 2175, 879]
	  ZOrder		  6577
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay8"
	  SID			  "2306"
	  Ports			  [1, 1]
	  Position		  [2125, 156, 2150, 174]
	  ZOrder		  6581
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay9"
	  SID			  "781"
	  Ports			  [1, 1]
	  Position		  [2290, 826, 2315, 844]
	  ZOrder		  6474
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "6,31,481,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Constant
	  Name			  "eConst3"
	  SID			  "632"
	  Position		  [20, 1400, 50, 1430]
	  ZOrder		  6354
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "enabler2"
	  SID			  "635"
	  Ports			  [1, 1]
	  Position		  [240, 1407, 280, 1423]
	  ZOrder		  6356
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "647,195,633,509"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "enabler3"
	  SID			  "636"
	  Ports			  [1, 1]
	  Position		  [270, 1622, 310, 1638]
	  ZOrder		  6428
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "13"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "758,249,633,509"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo1"
	  SID			  "783"
	  Ports			  [3, 4]
	  Position		  [2370, 793, 2450, 907]
	  ZOrder		  6465
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  mem_type		  "Block RAM"
	  performance_options	  "First_Word_Fall_Through"
	  infoedit1		  "Available only for V4, V5, V6, V7, K7, A7 and Zynq devices."
	  embedded_registers	  off
	  depth			  "2K"
	  percent_nbits		  "1"
	  rst			  off
	  en			  off
	  use_dcount		  on
	  use_percent_full_port	  off
	  use_almost_empty	  off
	  almost_empty_thresh	  "2"
	  use_almost_full	  off
	  almost_full_thresh	  "14"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-7,17,582,785"
	  block_type		  "fifo"
	  sg_icon_stat		  "80,114,3,4,white,blue,0,afd465cb,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 114 114 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 80 80 0 0 ],[0 0 114 114 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.525 ],[69.21 "
	  "69.21 80.21 69.21 80.21 80.21 80.21 69.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],[58.21 58.21 69.2"
	  "1 69.21 58.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[47.21 47.21 58.21 58.21 47.21 ],"
	  "[1 1 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[36.21 36.21 47.21 36.21 47.21 47.21 36.21 ],[0.9"
	  "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	  "k');port_label('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'"
	  "re');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label('output',2,'empty');\ncolor('black'"
	  ");port_label('output',3,'full');\ncolor('black');port_label('output',4,'dcount');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo2"
	  SID			  "811"
	  Ports			  [3, 4]
	  Position		  [2080, 1408, 2160, 1522]
	  ZOrder		  6492
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  mem_type		  "Block RAM"
	  performance_options	  "First_Word_Fall_Through"
	  infoedit1		  "Available only for V4, V5, V6, V7, K7, A7 and Zynq devices."
	  embedded_registers	  off
	  depth			  "2K"
	  percent_nbits		  "1"
	  rst			  off
	  en			  off
	  use_dcount		  on
	  use_percent_full_port	  off
	  use_almost_empty	  off
	  almost_empty_thresh	  "2"
	  use_almost_full	  off
	  almost_full_thresh	  "14"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-7,17,582,785"
	  block_type		  "fifo"
	  sg_icon_stat		  "80,114,3,4,white,blue,0,afd465cb,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 114 114 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 80 80 0 0 ],[0 0 114 114 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.525 ],[69.21 "
	  "69.21 80.21 69.21 80.21 80.21 80.21 69.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],[58.21 58.21 69.2"
	  "1 69.21 58.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[47.21 47.21 58.21 58.21 47.21 ],"
	  "[1 1 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[36.21 36.21 47.21 36.21 47.21 47.21 36.21 ],[0.9"
	  "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	  "k');port_label('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'"
	  "re');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label('output',2,'empty');\ncolor('black'"
	  ");port_label('output',3,'full');\ncolor('black');port_label('output',4,'dcount');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo3"
	  SID			  "839"
	  Ports			  [3, 4]
	  Position		  [2080, 2063, 2160, 2177]
	  ZOrder		  6519
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  mem_type		  "Block RAM"
	  performance_options	  "First_Word_Fall_Through"
	  infoedit1		  "Available only for V4, V5, V6, V7, K7, A7 and Zynq devices."
	  embedded_registers	  off
	  depth			  "2K"
	  percent_nbits		  "1"
	  rst			  off
	  en			  off
	  use_dcount		  on
	  use_percent_full_port	  off
	  use_almost_empty	  off
	  almost_empty_thresh	  "2"
	  use_almost_full	  off
	  almost_full_thresh	  "14"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,24,582,785"
	  block_type		  "fifo"
	  sg_icon_stat		  "80,114,3,4,white,blue,0,afd465cb,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 114 114 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 80 80 0 0 ],[0 0 114 114 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.525 ],[69.21 "
	  "69.21 80.21 69.21 80.21 80.21 80.21 69.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],[58.21 58.21 69.2"
	  "1 69.21 58.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[47.21 47.21 58.21 58.21 47.21 ],"
	  "[1 1 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[36.21 36.21 47.21 36.21 47.21 47.21 36.21 ],[0.9"
	  "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	  "k');port_label('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'"
	  "re');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label('output',2,'empty');\ncolor('black'"
	  ");port_label('output',3,'full');\ncolor('black');port_label('output',4,'dcount');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo4"
	  SID			  "2218"
	  Ports			  [3, 4]
	  Position		  [2345, 83, 2425, 197]
	  ZOrder		  6562
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  mem_type		  "Block RAM"
	  performance_options	  "First_Word_Fall_Through"
	  infoedit1		  "Available only for V4, V5, V6, V7, K7, A7 and Zynq devices."
	  embedded_registers	  off
	  depth			  "2K"
	  percent_nbits		  "1"
	  rst			  off
	  en			  off
	  use_dcount		  on
	  use_percent_full_port	  off
	  use_almost_empty	  off
	  almost_empty_thresh	  "2"
	  use_almost_full	  off
	  almost_full_thresh	  "14"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-7,17,582,785"
	  block_type		  "fifo"
	  sg_icon_stat		  "80,114,3,4,white,blue,0,afd465cb,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 114 114 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 80 80 0 0 ],[0 0 114 114 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.525 ],[69.21 "
	  "69.21 80.21 69.21 80.21 80.21 80.21 69.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],[58.21 58.21 69.2"
	  "1 69.21 58.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[47.21 47.21 58.21 58.21 47.21 ],"
	  "[1 1 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[36.21 36.21 47.21 36.21 47.21 47.21 36.21 ],[0.9"
	  "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	  "k');port_label('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'"
	  "re');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label('output',2,'empty');\ncolor('black'"
	  ");port_label('output',3,'full');\ncolor('black');port_label('output',4,'dcount');\nfprintf('','COMMENT: end icon te"
	  "xt');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "packeter1"
	  SID			  "2219"
	  Ports			  [6, 4]
	  Position		  [2645, 89, 2725, 281]
	  ZOrder		  6575
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Black Box"
	  SourceType		  "Xilinx Black Box Block"
	  infoedit		  " Incorporates black box HDL and simulation model into a System Generator design.<br><br>You must suppl"
	  "y a Black Box with certain information about the HDL component you would like to bring into System Generator. This "
	  "information is provided through a Matlab function.<br><br>When \"Simulation mode\" is set to \"Inactive\", you will"
	  " typically want to provide a separate simulation model by using a Simulation Multiplexer.<br>When \"Simulation mode"
	  "\" is set to \"External co-simulator\", you must include a ModelSim block in the design."
	  init_code		  "packeter2_config"
	  sim_method		  "Inactive"
	  verbose		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "blackbox2"
	  sg_icon_stat		  "80,192,6,4,white,blue,0,c9c33dfc,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 192 192 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 80 80 0 0 ],[0 0 192 192 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.525 ],[108.21"
	  " 108.21 119.21 108.21 119.21 119.21 119.21 108.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],[97.21 97"
	  ".21 108.21 108.21 97.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[86.21 86.21 97.21 97.2"
	  "1 86.21 ],[1 1 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[75.21 75.21 86.21 75.21 86.21 86.21 75"
	  ".21 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
	  "olor('black');port_label('input',1,'reset');\ncolor('black');port_label('input',2,'fifo_empty');\ncolor('black');po"
	  "rt_label('input',3,'data_in');\ncolor('black');port_label('input',4,'payload_len');\ncolor('black');port_label('inp"
	  "ut',5,'period');\ncolor('black');port_label('input',6,'ready');\ncolor('black');port_label('output',1,'fifo_rd');\n"
	  "color('black');port_label('output',2,'dout');\ncolor('black');port_label('output',3,'valid');\ncolor('black');port_"
	  "label('output',4,'eof');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "packeter2"
	  SID			  "1727"
	  Ports			  [6, 4]
	  Position		  [2670, 799, 2750, 991]
	  ZOrder		  6547
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Black Box"
	  SourceType		  "Xilinx Black Box Block"
	  infoedit		  " Incorporates black box HDL and simulation model into a System Generator design.<br><br>You must suppl"
	  "y a Black Box with certain information about the HDL component you would like to bring into System Generator. This "
	  "information is provided through a Matlab function.<br><br>When \"Simulation mode\" is set to \"Inactive\", you will"
	  " typically want to provide a separate simulation model by using a Simulation Multiplexer.<br>When \"Simulation mode"
	  "\" is set to \"External co-simulator\", you must include a ModelSim block in the design."
	  init_code		  "packeter2_config"
	  sim_method		  "Inactive"
	  verbose		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "blackbox2"
	  sg_icon_stat		  "80,192,6,4,white,blue,0,c9c33dfc,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 192 192 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 80 80 0 0 ],[0 0 192 192 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.525 ],[108.21"
	  " 108.21 119.21 108.21 119.21 119.21 119.21 108.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],[97.21 97"
	  ".21 108.21 108.21 97.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[86.21 86.21 97.21 97.2"
	  "1 86.21 ],[1 1 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[75.21 75.21 86.21 75.21 86.21 86.21 75"
	  ".21 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
	  "olor('black');port_label('input',1,'reset');\ncolor('black');port_label('input',2,'fifo_empty');\ncolor('black');po"
	  "rt_label('input',3,'data_in');\ncolor('black');port_label('input',4,'payload_len');\ncolor('black');port_label('inp"
	  "ut',5,'period');\ncolor('black');port_label('input',6,'ready');\ncolor('black');port_label('output',1,'fifo_rd');\n"
	  "color('black');port_label('output',2,'dout');\ncolor('black');port_label('output',3,'valid');\ncolor('black');port_"
	  "label('output',4,'eof');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "packeter3"
	  SID			  "1728"
	  Ports			  [6, 4]
	  Position		  [2375, 1429, 2455, 1621]
	  ZOrder		  6548
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Black Box"
	  SourceType		  "Xilinx Black Box Block"
	  infoedit		  " Incorporates black box HDL and simulation model into a System Generator design.<br><br>You must suppl"
	  "y a Black Box with certain information about the HDL component you would like to bring into System Generator. This "
	  "information is provided through a Matlab function.<br><br>When \"Simulation mode\" is set to \"Inactive\", you will"
	  " typically want to provide a separate simulation model by using a Simulation Multiplexer.<br>When \"Simulation mode"
	  "\" is set to \"External co-simulator\", you must include a ModelSim block in the design."
	  init_code		  "packeter2_config"
	  sim_method		  "Inactive"
	  verbose		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "blackbox2"
	  sg_icon_stat		  "80,192,6,4,white,blue,0,c9c33dfc,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 192 192 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 80 80 0 0 ],[0 0 192 192 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.525 ],[108.21"
	  " 108.21 119.21 108.21 119.21 119.21 119.21 108.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],[97.21 97"
	  ".21 108.21 108.21 97.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[86.21 86.21 97.21 97.2"
	  "1 86.21 ],[1 1 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[75.21 75.21 86.21 75.21 86.21 86.21 75"
	  ".21 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
	  "olor('black');port_label('input',1,'reset');\ncolor('black');port_label('input',2,'fifo_empty');\ncolor('black');po"
	  "rt_label('input',3,'data_in');\ncolor('black');port_label('input',4,'payload_len');\ncolor('black');port_label('inp"
	  "ut',5,'period');\ncolor('black');port_label('input',6,'ready');\ncolor('black');port_label('output',1,'fifo_rd');\n"
	  "color('black');port_label('output',2,'dout');\ncolor('black');port_label('output',3,'valid');\ncolor('black');port_"
	  "label('output',4,'eof');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "packeter4"
	  SID			  "1729"
	  Ports			  [6, 4]
	  Position		  [2375, 2069, 2455, 2261]
	  ZOrder		  6549
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Black Box"
	  SourceType		  "Xilinx Black Box Block"
	  infoedit		  " Incorporates black box HDL and simulation model into a System Generator design.<br><br>You must suppl"
	  "y a Black Box with certain information about the HDL component you would like to bring into System Generator. This "
	  "information is provided through a Matlab function.<br><br>When \"Simulation mode\" is set to \"Inactive\", you will"
	  " typically want to provide a separate simulation model by using a Simulation Multiplexer.<br>When \"Simulation mode"
	  "\" is set to \"External co-simulator\", you must include a ModelSim block in the design."
	  init_code		  "packeter2_config"
	  sim_method		  "Inactive"
	  verbose		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "blackbox2"
	  sg_icon_stat		  "80,192,6,4,white,blue,0,c9c33dfc,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 192 192 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 80 80 0 0 ],[0 0 192 192 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.525 ],[108.21"
	  " 108.21 119.21 108.21 119.21 119.21 119.21 108.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],[97.21 97"
	  ".21 108.21 108.21 97.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[86.21 86.21 97.21 97.2"
	  "1 86.21 ],[1 1 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[75.21 75.21 86.21 75.21 86.21 86.21 75"
	  ".21 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
	  "olor('black');port_label('input',1,'reset');\ncolor('black');port_label('input',2,'fifo_empty');\ncolor('black');po"
	  "rt_label('input',3,'data_in');\ncolor('black');port_label('input',4,'payload_len');\ncolor('black');port_label('inp"
	  "ut',5,'period');\ncolor('black');port_label('input',6,'ready');\ncolor('black');port_label('output',1,'fifo_rd');\n"
	  "color('black');port_label('output',2,'dout');\ncolor('black');port_label('output',3,'valid');\ncolor('black');port_"
	  "label('output',4,'eof');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "payload_len"
	  SID			  "742"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [120, 1564, 220, 1596]
	  ZOrder		  6334
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  AttributesFormatString  "1input"
	  AncestorBlock		  "xps_library/software register"
	  LibraryVersion	  "*1.516"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    137
	    $ClassName		    "Simulink.Mask"
	    Type		    "swreg"
	    Initialization	    "swreg_init(gcb)"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      10
	      Object {
		$ObjectID		138
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "one value"
		  Cell			  "fields of equal size"
		  Cell			  "fields of arbitrary size"
		  PropName		  "TypeOptions"
		}
		Name			"mode"
		Prompt			"Mode:"
		Value			"one value"
		Evaluate		"off"
		Callback		"swreg_cb(gcb);"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		139
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "To Processor"
		  Cell			  "From Processor"
		  PropName		  "TypeOptions"
		}
		Name			"io_dir"
		Prompt			"I/O direction"
		Value			"From Processor"
		Callback		"mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcmp(get_p"
		"aram(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\nelse\n    m"
		"ask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_enables);"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		140
		Type			"edit"
		Name			"io_delay"
		Prompt			"I/O delay"
		Value			"0"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		141
		Type			"edit"
		Name			"sample_period"
		Prompt			"Sample period"
		Value			"1"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		142
		Type			"edit"
		Name			"names"
		Prompt			"Name:"
		Value			"reg"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		143
		Type			"edit"
		Name			"bitwidths"
		Prompt			"Bitwidth:"
		Value			"32"
		Enabled			"off"
		Callback		"swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_widths = eval(get_param("
		"blk, 'bitwidths'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_wid"
		"ths) > 1),\n%     error('Only one width may be specified for this mode.');\n% elseif strcmp(mode, 'fields of arbitra"
		"ry size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');"
		"\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length(current_widths) ~="
		" numios,\n%         error('%d field names specified, but %d widths?', numios, length(current_widths));\n%     end\n%"
		" end\n% total_width = 0;\n% for ctr = 1 : length(current_widths),\n%     total_width = total_width + current_widths("
		"ctr);\n% end\n% if total_width > 32,\n%     error('Total width must be 32 or less, set to %d.', total_width);\n% end"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		144
		Type			"edit"
		Name			"arith_types"
		Prompt			"Type (ufix=0, fix=1, bool=2):"
		Value			"0"
		Callback		"[numios, ~, ~, ~, current_types] = swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n"
		"% current_types = eval(get_param(blk, 'arith_types'));\n% numios = length(current_types);\n% if (strcmp(mode, 'one v"
		"alue') || strcmp(mode, 'fields of equal size')) && (length(current_types) > 1),\n%     error('Only one type may be s"
		"pecified for this mode.');\n% elseif strcmp(mode, 'fields of arbitrary size')\n%     current_names = textscan(strtri"
		"m(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n%     current_names = current_names{1};\n%    "
		" numios = length(current_names);\n%     if length(current_types) ~= numios,\n%         error('%d field names specifi"
		"ed, but %d types?', numios, length(current_types));\n%     end\n% end\nproblem = 0;\nfor ctr = 1 : numios,\n    t = "
		"current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = numios + 1;\n    end\nend\nif p"
		"roblem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		145
		Type			"edit"
		Name			"bin_pts"
		Prompt			"Binary pt:"
		Value			"0"
		Callback		"swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_bins = eval(get_param(bl"
		"k, 'bin_pts'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_bins) >"
		" 1),\n%     error('Only one binary pt may be specified for this mode.');\n% elseif strcmp(mode, 'fields of arbitrary"
		" size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n"
		"%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length(current_bins) ~= num"
		"ios,\n%         error('%d field names specified, but %d binary pts?', numios, length(current_bins));\n%     end\n% e"
		"nd"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		146
		Type			"checkbox"
		Name			"sim_port"
		Prompt			"Provide sim input/output?"
		Value			"on"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		147
		Type			"checkbox"
		Name			"show_format"
		Prompt			"Print format string?"
		Value			"off"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "payload_len"
	    Location		    [513, 43, 2142, 945]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "125"
	    SIDHighWatermark	    "11237"
	    Block {
	      BlockType		      Inport
	      Name		      "sim_1"
	      SID		      "742:6808"
	      Position		      [100, 100, 150, 120]
	      ZOrder		      6760
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dropletdet_full_pktsim_payload_len_user_data_out"
	      SID		      "742:11231"
	      Ports		      [1, 1]
	      Position		      [900, 100, 950, 120]
	      ZOrder		      11181
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to"
	      "  Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top l"
	      "evel input ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "1"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsADC		      off
	      ADCChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      inherit_from_input      off
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "io_delay"
	      SID		      "742:11232"
	      Ports		      [1, 1]
	      Position		      [1000, 100, 1050, 120]
	      ZOrder		      11182
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reint1"
	      SID		      "742:11237"
	      Ports		      [1, 1]
	      Position		      [1300, 100, 1350, 120]
	      ZOrder		      11187
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice_reg"
	      SID		      "742:11236"
	      Ports		      [1, 1]
	      Position		      [1100, 100, 1150, 120]
	      ZOrder		      11186
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "32"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "in_reg"
	      SID		      "742:6814"
	      Position		      [1500, 100, 1550, 120]
	      ZOrder		      6766
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "dropletdet_full_pktsim_payload_len_user_data_out"
	      SrcPort		      1
	      DstBlock		      "io_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_1"
	      SrcPort		      1
	      Points		      [135, 0; 0, -15; 595, 0]
	      DstBlock		      "dropletdet_full_pktsim_payload_len_user_data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "io_delay"
	      SrcPort		      1
	      DstBlock		      "slice_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice_reg"
	      SrcPort		      1
	      DstBlock		      "reint1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reint1"
	      SrcPort		      1
	      DstBlock		      "in_reg"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "period"
	  SID			  "743"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [130, 1479, 230, 1511]
	  ZOrder		  6326
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  AttributesFormatString  "1input"
	  AncestorBlock		  "xps_library/software register"
	  LibraryVersion	  "*1.516"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    148
	    $ClassName		    "Simulink.Mask"
	    Type		    "swreg"
	    Initialization	    "swreg_init(gcb)"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      10
	      Object {
		$ObjectID		149
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "one value"
		  Cell			  "fields of equal size"
		  Cell			  "fields of arbitrary size"
		  PropName		  "TypeOptions"
		}
		Name			"mode"
		Prompt			"Mode:"
		Value			"one value"
		Evaluate		"off"
		Callback		"swreg_cb(gcb);"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		150
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "To Processor"
		  Cell			  "From Processor"
		  PropName		  "TypeOptions"
		}
		Name			"io_dir"
		Prompt			"I/O direction"
		Value			"From Processor"
		Callback		"mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcmp(get_p"
		"aram(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\nelse\n    m"
		"ask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_enables);"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		151
		Type			"edit"
		Name			"io_delay"
		Prompt			"I/O delay"
		Value			"0"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		152
		Type			"edit"
		Name			"sample_period"
		Prompt			"Sample period"
		Value			"1"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		153
		Type			"edit"
		Name			"names"
		Prompt			"Name:"
		Value			"reg"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		154
		Type			"edit"
		Name			"bitwidths"
		Prompt			"Bitwidth:"
		Value			"32"
		Enabled			"off"
		Callback		"swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_widths = eval(get_param("
		"blk, 'bitwidths'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_wid"
		"ths) > 1),\n%     error('Only one width may be specified for this mode.');\n% elseif strcmp(mode, 'fields of arbitra"
		"ry size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');"
		"\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length(current_widths) ~="
		" numios,\n%         error('%d field names specified, but %d widths?', numios, length(current_widths));\n%     end\n%"
		" end\n% total_width = 0;\n% for ctr = 1 : length(current_widths),\n%     total_width = total_width + current_widths("
		"ctr);\n% end\n% if total_width > 32,\n%     error('Total width must be 32 or less, set to %d.', total_width);\n% end"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		155
		Type			"edit"
		Name			"arith_types"
		Prompt			"Type (ufix=0, fix=1, bool=2):"
		Value			"0"
		Callback		"[numios, ~, ~, ~, current_types] = swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n"
		"% current_types = eval(get_param(blk, 'arith_types'));\n% numios = length(current_types);\n% if (strcmp(mode, 'one v"
		"alue') || strcmp(mode, 'fields of equal size')) && (length(current_types) > 1),\n%     error('Only one type may be s"
		"pecified for this mode.');\n% elseif strcmp(mode, 'fields of arbitrary size')\n%     current_names = textscan(strtri"
		"m(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n%     current_names = current_names{1};\n%    "
		" numios = length(current_names);\n%     if length(current_types) ~= numios,\n%         error('%d field names specifi"
		"ed, but %d types?', numios, length(current_types));\n%     end\n% end\nproblem = 0;\nfor ctr = 1 : numios,\n    t = "
		"current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = numios + 1;\n    end\nend\nif p"
		"roblem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		156
		Type			"edit"
		Name			"bin_pts"
		Prompt			"Binary pt:"
		Value			"0"
		Callback		"swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_bins = eval(get_param(bl"
		"k, 'bin_pts'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_bins) >"
		" 1),\n%     error('Only one binary pt may be specified for this mode.');\n% elseif strcmp(mode, 'fields of arbitrary"
		" size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n"
		"%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length(current_bins) ~= num"
		"ios,\n%         error('%d field names specified, but %d binary pts?', numios, length(current_bins));\n%     end\n% e"
		"nd"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		157
		Type			"checkbox"
		Name			"sim_port"
		Prompt			"Provide sim input/output?"
		Value			"on"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		158
		Type			"checkbox"
		Name			"show_format"
		Prompt			"Print format string?"
		Value			"off"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "period"
	    Location		    [1920, 0, 3200, 1024]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "11237"
	    Block {
	      BlockType		      Inport
	      Name		      "sim_1"
	      SID		      "743:6808"
	      Position		      [100, 100, 150, 120]
	      ZOrder		      6760
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dropletdet_full_pktsim_period_user_data_out"
	      SID		      "743:11231"
	      Ports		      [1, 1]
	      Position		      [900, 100, 950, 120]
	      ZOrder		      11181
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to"
	      "  Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top l"
	      "evel input ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "1"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsADC		      off
	      ADCChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      inherit_from_input      off
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "io_delay"
	      SID		      "743:11232"
	      Ports		      [1, 1]
	      Position		      [1000, 100, 1050, 120]
	      ZOrder		      11182
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reint1"
	      SID		      "743:11237"
	      Ports		      [1, 1]
	      Position		      [1300, 100, 1350, 120]
	      ZOrder		      11187
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice_reg"
	      SID		      "743:11236"
	      Ports		      [1, 1]
	      Position		      [1100, 100, 1150, 120]
	      ZOrder		      11186
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "32"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "in_reg"
	      SID		      "743:6814"
	      Position		      [1500, 100, 1550, 120]
	      ZOrder		      6766
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "dropletdet_full_pktsim_period_user_data_out"
	      SrcPort		      1
	      DstBlock		      "io_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_1"
	      SrcPort		      1
	      Points		      [135, 0; 0, -15; 595, 0]
	      DstBlock		      "dropletdet_full_pktsim_period_user_data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "io_delay"
	      SrcPort		      1
	      DstBlock		      "slice_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice_reg"
	      SrcPort		      1
	      DstBlock		      "reint1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reint1"
	      SrcPort		      1
	      DstBlock		      "in_reg"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "sim_freq1"
	  SID			  "745"
	  Position		  [25, 1465, 55, 1495]
	  ZOrder		  6325
	  Value			  "4000"
	}
	Block {
	  BlockType		  Constant
	  Name			  "sim_length1"
	  SID			  "746"
	  Position		  [40, 1565, 70, 1595]
	  ZOrder		  6333
	  Value			  "1024"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator1"
	  SID			  "785"
	  Position		  [2480, 880, 2500, 900]
	  ZOrder		  6464
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator2"
	  SID			  "2220"
	  Position		  [2455, 170, 2475, 190]
	  ZOrder		  6561
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator3"
	  SID			  "813"
	  Position		  [2190, 1495, 2210, 1515]
	  ZOrder		  6491
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator4"
	  SID			  "841"
	  Position		  [2190, 2150, 2210, 2170]
	  ZOrder		  6518
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "test_or_adc"
	  SID			  "747"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [110, 1399, 210, 1431]
	  ZOrder		  6353
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  AttributesFormatString  "1input"
	  AncestorBlock		  "xps_library/software register"
	  LibraryVersion	  "*1.516"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    159
	    $ClassName		    "Simulink.Mask"
	    Type		    "swreg"
	    Initialization	    "swreg_init(gcb)"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      10
	      Object {
		$ObjectID		160
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "one value"
		  Cell			  "fields of equal size"
		  Cell			  "fields of arbitrary size"
		  PropName		  "TypeOptions"
		}
		Name			"mode"
		Prompt			"Mode:"
		Value			"one value"
		Evaluate		"off"
		Callback		"swreg_cb(gcb);"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		161
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "To Processor"
		  Cell			  "From Processor"
		  PropName		  "TypeOptions"
		}
		Name			"io_dir"
		Prompt			"I/O direction"
		Value			"From Processor"
		Callback		"mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcmp(get_p"
		"aram(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\nelse\n    m"
		"ask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_enables);"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		162
		Type			"edit"
		Name			"io_delay"
		Prompt			"I/O delay"
		Value			"0"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		163
		Type			"edit"
		Name			"sample_period"
		Prompt			"Sample period"
		Value			"1"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		164
		Type			"edit"
		Name			"names"
		Prompt			"Name:"
		Value			"reg"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		165
		Type			"edit"
		Name			"bitwidths"
		Prompt			"Bitwidth:"
		Value			"32"
		Enabled			"off"
		Callback		"swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_widths = eval(get_param("
		"blk, 'bitwidths'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_wid"
		"ths) > 1),\n%     error('Only one width may be specified for this mode.');\n% elseif strcmp(mode, 'fields of arbitra"
		"ry size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');"
		"\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length(current_widths) ~="
		" numios,\n%         error('%d field names specified, but %d widths?', numios, length(current_widths));\n%     end\n%"
		" end\n% total_width = 0;\n% for ctr = 1 : length(current_widths),\n%     total_width = total_width + current_widths("
		"ctr);\n% end\n% if total_width > 32,\n%     error('Total width must be 32 or less, set to %d.', total_width);\n% end"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		166
		Type			"edit"
		Name			"arith_types"
		Prompt			"Type (ufix=0, fix=1, bool=2):"
		Value			"0"
		Callback		"[numios, ~, ~, ~, current_types] = swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n"
		"% current_types = eval(get_param(blk, 'arith_types'));\n% numios = length(current_types);\n% if (strcmp(mode, 'one v"
		"alue') || strcmp(mode, 'fields of equal size')) && (length(current_types) > 1),\n%     error('Only one type may be s"
		"pecified for this mode.');\n% elseif strcmp(mode, 'fields of arbitrary size')\n%     current_names = textscan(strtri"
		"m(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n%     current_names = current_names{1};\n%    "
		" numios = length(current_names);\n%     if length(current_types) ~= numios,\n%         error('%d field names specifi"
		"ed, but %d types?', numios, length(current_types));\n%     end\n% end\nproblem = 0;\nfor ctr = 1 : numios,\n    t = "
		"current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = numios + 1;\n    end\nend\nif p"
		"roblem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		167
		Type			"edit"
		Name			"bin_pts"
		Prompt			"Binary pt:"
		Value			"0"
		Callback		"swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_bins = eval(get_param(bl"
		"k, 'bin_pts'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_bins) >"
		" 1),\n%     error('Only one binary pt may be specified for this mode.');\n% elseif strcmp(mode, 'fields of arbitrary"
		" size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n"
		"%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length(current_bins) ~= num"
		"ios,\n%         error('%d field names specified, but %d binary pts?', numios, length(current_bins));\n%     end\n% e"
		"nd"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		168
		Type			"checkbox"
		Name			"sim_port"
		Prompt			"Provide sim input/output?"
		Value			"on"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		169
		Type			"checkbox"
		Name			"show_format"
		Prompt			"Print format string?"
		Value			"off"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "test_or_adc"
	    Location		    [1920, 0, 3200, 1024]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "11279"
	    Block {
	      BlockType		      Inport
	      Name		      "sim_1"
	      SID		      "747:6808"
	      Position		      [100, 100, 150, 120]
	      ZOrder		      6760
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dropletdet_full_pktsim_test_or_adc_user_data_out"
	      SID		      "747:11273"
	      Ports		      [1, 1]
	      Position		      [900, 100, 950, 120]
	      ZOrder		      11223
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to"
	      "  Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top l"
	      "evel input ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "1"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsADC		      off
	      ADCChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      inherit_from_input      off
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "io_delay"
	      SID		      "747:11274"
	      Ports		      [1, 1]
	      Position		      [1000, 100, 1050, 120]
	      ZOrder		      11224
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reint1"
	      SID		      "747:11279"
	      Ports		      [1, 1]
	      Position		      [1300, 100, 1350, 120]
	      ZOrder		      11229
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice_reg"
	      SID		      "747:11278"
	      Ports		      [1, 1]
	      Position		      [1100, 100, 1150, 120]
	      ZOrder		      11228
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "32"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "in_reg"
	      SID		      "747:6814"
	      Position		      [1500, 100, 1550, 120]
	      ZOrder		      6766
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "dropletdet_full_pktsim_test_or_adc_user_data_out"
	      SrcPort		      1
	      DstBlock		      "io_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_1"
	      SrcPort		      1
	      Points		      [135, 0; 0, -15; 595, 0]
	      DstBlock		      "dropletdet_full_pktsim_test_or_adc_user_data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "io_delay"
	      SrcPort		      1
	      DstBlock		      "slice_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice_reg"
	      SrcPort		      1
	      DstBlock		      "reint1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reint1"
	      SrcPort		      1
	      DstBlock		      "in_reg"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "d_out2"
	  SID			  "786"
	  Position		  [3045, 883, 3075, 897]
	  ZOrder		  6455
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid2"
	  SID			  "787"
	  Position		  [3045, 928, 3075, 942]
	  ZOrder		  6454
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof2"
	  SID			  "788"
	  Position		  [3045, 973, 3075, 987]
	  ZOrder		  6453
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "d_out3"
	  SID			  "814"
	  Position		  [2755, 1498, 2785, 1512]
	  ZOrder		  6482
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid3"
	  SID			  "815"
	  Position		  [2755, 1543, 2785, 1557]
	  ZOrder		  6481
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof3"
	  SID			  "816"
	  Position		  [2755, 1588, 2785, 1602]
	  ZOrder		  6480
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "d_out4"
	  SID			  "842"
	  Position		  [2755, 2153, 2785, 2167]
	  ZOrder		  6509
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid4"
	  SID			  "843"
	  Position		  [2755, 2198, 2785, 2212]
	  ZOrder		  6508
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof4"
	  SID			  "844"
	  Position		  [2755, 2243, 2785, 2257]
	  ZOrder		  6507
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "d_out1"
	  SID			  "2221"
	  Position		  [3020, 173, 3050, 187]
	  ZOrder		  6552
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid1"
	  SID			  "2222"
	  Position		  [3020, 218, 3050, 232]
	  ZOrder		  6551
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof1"
	  SID			  "2223"
	  Position		  [3020, 263, 3050, 277]
	  ZOrder		  6550
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "enable"
	  SrcPort		  1
	  Points		  [316, 0; 0, -40]
	  Branch {
	    Points		    [0, -56; 125, 0; 0, -79]
	    Branch {
	      DstBlock		      "Black Box"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, -163; 389, 0; 0, -12]
	      DstBlock		      "data_gen"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Inverter1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -20]
	  DstBlock		  "data_gen"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reset"
	  SrcPort		  1
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcop1"
	  SrcPort		  1
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_freq1"
	  SrcPort		  1
	  Points		  [32, 0; 0, 15]
	  DstBlock		  "period"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "period"
	  SrcPort		  1
	  Points		  [67, 0; 0, -5]
	  DstBlock		  "Goto4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_length1"
	  SrcPort		  1
	  DstBlock		  "payload_len"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "payload_len"
	  SrcPort		  1
	  Points		  [0, -6; 20, 0; 0, 6]
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "enabler3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "eConst3"
	  SrcPort		  1
	  DstBlock		  "test_or_adc"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "test_or_adc"
	  SrcPort		  1
	  DstBlock		  "enabler2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert1"
	  SrcPort		  1
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "enabler2"
	  SrcPort		  1
	  DstBlock		  "convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  DstBlock		  "Black Box"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_gen"
	  SrcPort		  1
	  DstBlock		  "Goto7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  DstBlock		  "Goto8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Black Box"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "enabler3"
	  SrcPort		  1
	  Points		  [498, 0; 0, -750]
	  DstBlock		  "Black Box"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Goto9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Black Box"
	  SrcPort		  2
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Goto10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Goto11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Black Box"
	  SrcPort		  4
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  DstBlock		  "Goto12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "packeter2"
	  SrcPort		  2
	  Points		  [185, 0; 0, 20]
	  DstBlock		  "d_out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert8"
	  SrcPort		  1
	  Points		  [38, 0; 0, 30]
	  DstBlock		  "valid2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert7"
	  SrcPort		  1
	  Points		  [38, 0; 0, 15]
	  DstBlock		  "eof2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fifo1"
	  SrcPort		  3
	  Points		  [10, 0]
	  DstBlock		  "terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "packeter2"
	  SrcPort		  1
	  Points		  [335, 0; 0, 234; -913, 0; 0, -119]
	  DstBlock		  "convert6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "packeter2"
	  SrcPort		  4
	  Points		  [12, 0; 0, -5]
	  DstBlock		  "convert7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo1"
	  SrcPort		  1
	  Points		  [33, 0; 0, 60; 167, 0]
	  DstBlock		  "packeter2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fifo1"
	  SrcPort		  2
	  Points		  [56, 0; 0, 15]
	  DstBlock		  "packeter2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "delay10"
	  SrcPort		  1
	  DstBlock		  "asdf2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "asdf3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "asdf2"
	  SrcPort		  1
	  Points		  [17, 0; 0, -20]
	  DstBlock		  "packeter2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "asdf3"
	  SrcPort		  1
	  Points		  [20, 0; 0, -5]
	  DstBlock		  "packeter2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  Points		  [192, 0; 0, -65]
	  DstBlock		  "delay7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay9"
	  SrcPort		  1
	  Points		  [22, 0; 0, -25]
	  DstBlock		  "fifo1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo1"
	  SrcPort		  4
	  Points		  [4, 0; 0, 63; -169, 0]
	  DstBlock		  "delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay3"
	  SrcPort		  1
	  Points		  [9, 0; 0, 40; -197, 0; 0, 60]
	  DstBlock		  "Relational2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [9, 0; 0, -117; -145, 0; 0, 52]
	  DstBlock		  "Relational2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational2"
	  SrcPort		  1
	  Points		  [372, 0; 0, -137; 39, 0; 0, -13]
	  DstBlock		  "packeter2"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "delay4"
	  SrcPort		  1
	  Points		  [22, 0; 0, -25]
	  DstBlock		  "fifo1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "convert6"
	  SrcPort		  1
	  Points		  [3, 0; 0, -20]
	  DstBlock		  "delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "packeter2"
	  SrcPort		  3
	  Points		  [17, 0; 0, -15]
	  DstBlock		  "convert8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [467, 0; 0, -20]
	  DstBlock		  "delay9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  Points		  [772, 0; 0, 35]
	  DstBlock		  "packeter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  Points		  [154, 0; 0, 58; 568, 0; 0, -153]
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  Points		  [741, 0; 0, -115]
	  DstBlock		  "delay10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From20"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "packeter3"
	  SrcPort		  2
	  Points		  [20, 0; 0, -17; 170, 0; 0, 22]
	  DstBlock		  "d_out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert11"
	  SrcPort		  1
	  Points		  [38, 0; 0, 30]
	  DstBlock		  "valid3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert10"
	  SrcPort		  1
	  Points		  [38, 0; 0, 15]
	  DstBlock		  "eof3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From16"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From17"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fifo2"
	  SrcPort		  3
	  Points		  [10, 0]
	  DstBlock		  "terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "packeter3"
	  SrcPort		  1
	  Points		  [340, 0; 0, 204; -913, 0; 0, -104]
	  DstBlock		  "convert9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "packeter3"
	  SrcPort		  4
	  Points		  [15, 0; 0, -20]
	  DstBlock		  "convert10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo2"
	  SrcPort		  1
	  Points		  [108, 0; 0, 126; 60, 0; 0, -36]
	  DstBlock		  "packeter3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fifo2"
	  SrcPort		  2
	  Points		  [56, 0; 0, 30]
	  DstBlock		  "packeter3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "delay15"
	  SrcPort		  1
	  DstBlock		  "asdf4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "asdf5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "asdf4"
	  SrcPort		  1
	  Points		  [22, 0; 0, -5]
	  DstBlock		  "packeter3"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "asdf5"
	  SrcPort		  1
	  Points		  [20, 0; 0, 10]
	  DstBlock		  "packeter3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "From19"
	  SrcPort		  1
	  Points		  [192, 0; 0, -60]
	  DstBlock		  "delay13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay14"
	  SrcPort		  1
	  Points		  [22, 0; 0, -25]
	  DstBlock		  "fifo2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo2"
	  SrcPort		  4
	  Points		  [4, 0; 0, 63; -203, 0; 0, -55; -86, 0]
	  DstBlock		  "delay11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay11"
	  SrcPort		  1
	  Points		  [9, 0; 0, 35; -77, 0; 0, 60]
	  DstBlock		  "Relational3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [9, 0; 0, -117; -145, 0; 0, 52]
	  DstBlock		  "Relational3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational3"
	  SrcPort		  1
	  Points		  [350, 0; 0, -135]
	  DstBlock		  "packeter3"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "delay12"
	  SrcPort		  1
	  Points		  [22, 0; 0, -25]
	  DstBlock		  "fifo2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "convert9"
	  SrcPort		  1
	  Points		  [3, 0; 0, -20]
	  DstBlock		  "delay12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "packeter3"
	  SrcPort		  3
	  Points		  [20, 0; 0, -30]
	  DstBlock		  "convert11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  Points		  [467, 0; 0, -20]
	  DstBlock		  "delay14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From18"
	  SrcPort		  1
	  Points		  [835, 0; 0, 50]
	  DstBlock		  "packeter3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From22"
	  SrcPort		  1
	  Points		  [154, 0; 0, 58; 568, 0; 0, -153]
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From21"
	  SrcPort		  1
	  Points		  [741, 0; 0, -115]
	  DstBlock		  "delay15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From27"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "packeter4"
	  SrcPort		  2
	  Points		  [190, 0; 0, 20]
	  DstBlock		  "d_out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert14"
	  SrcPort		  1
	  Points		  [38, 0; 0, 30]
	  DstBlock		  "valid4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert13"
	  SrcPort		  1
	  Points		  [38, 0; 0, 15]
	  DstBlock		  "eof4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From23"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From24"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fifo3"
	  SrcPort		  3
	  Points		  [10, 0]
	  DstBlock		  "terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "packeter4"
	  SrcPort		  1
	  Points		  [340, 0; 0, 234; -913, 0; 0, -119]
	  DstBlock		  "convert12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "packeter4"
	  SrcPort		  4
	  Points		  [15, 0; 0, -5]
	  DstBlock		  "convert13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo3"
	  SrcPort		  1
	  Points		  [107, 0; 0, 75]
	  DstBlock		  "packeter4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fifo3"
	  SrcPort		  2
	  Points		  [155, 0; 0, 15]
	  DstBlock		  "packeter4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "delay20"
	  SrcPort		  1
	  DstBlock		  "asdf6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "asdf7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "asdf6"
	  SrcPort		  1
	  Points		  [20, 0; 0, -20]
	  DstBlock		  "packeter4"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "asdf7"
	  SrcPort		  1
	  Points		  [20, 0; 0, -5]
	  DstBlock		  "packeter4"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "From26"
	  SrcPort		  1
	  Points		  [203, 0; 0, -60]
	  DstBlock		  "delay18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay19"
	  SrcPort		  1
	  Points		  [22, 0; 0, -25]
	  DstBlock		  "fifo3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo3"
	  SrcPort		  4
	  Points		  [4, 0; 0, 63; -203, 0; 0, -55; -86, 0]
	  DstBlock		  "delay16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay16"
	  SrcPort		  1
	  Points		  [9, 0; 0, 35; -77, 0; 0, 60]
	  DstBlock		  "Relational4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  Points		  [9, 0; 0, -117; -145, 0; 0, 52]
	  DstBlock		  "Relational4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational4"
	  SrcPort		  1
	  Points		  [372, 0; 0, -137; 45, 0; 0, -13]
	  DstBlock		  "packeter4"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "delay17"
	  SrcPort		  1
	  Points		  [22, 0; 0, -25]
	  DstBlock		  "fifo3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "convert12"
	  SrcPort		  1
	  Points		  [3, 0; 0, -20]
	  DstBlock		  "delay17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "packeter4"
	  SrcPort		  3
	  Points		  [20, 0; 0, -15]
	  DstBlock		  "convert14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  Points		  [467, 0; 0, -20]
	  DstBlock		  "delay19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From25"
	  SrcPort		  1
	  Points		  [775, 0; 0, 35]
	  DstBlock		  "packeter4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From30"
	  SrcPort		  1
	  Points		  [154, 0; 0, 58; 568, 0; 0, -153]
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From29"
	  SrcPort		  1
	  Points		  [741, 0; 0, -115]
	  DstBlock		  "delay20"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcop2"
	  SrcPort		  1
	  DstBlock		  "Goto5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Black Box"
	  SrcPort		  3
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From28"
	  SrcPort		  1
	  DstBlock		  "Mux4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "packeter1"
	  SrcPort		  2
	  Points		  [185, 0; 0, 20]
	  DstBlock		  "d_out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert5"
	  SrcPort		  1
	  Points		  [38, 0; 0, 30]
	  DstBlock		  "valid1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert4"
	  SrcPort		  1
	  Points		  [38, 0; 0, 15]
	  DstBlock		  "eof1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  DstBlock		  "Mux4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "Mux4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fifo4"
	  SrcPort		  3
	  Points		  [10, 0]
	  DstBlock		  "terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "packeter1"
	  SrcPort		  1
	  Points		  [335, 0; 0, 234; -883, 0; 0, -139]
	  DstBlock		  "convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "packeter1"
	  SrcPort		  4
	  Points		  [12, 0; 0, -5]
	  DstBlock		  "convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo4"
	  SrcPort		  1
	  Points		  [33, 0; 0, 60; 167, 0]
	  DstBlock		  "packeter1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fifo4"
	  SrcPort		  2
	  Points		  [56, 0; 0, 15]
	  DstBlock		  "packeter1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "delay1"
	  SrcPort		  1
	  DstBlock		  "asdf1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "asdf8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "asdf1"
	  SrcPort		  1
	  Points		  [17, 0; 0, -20]
	  DstBlock		  "packeter1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "asdf8"
	  SrcPort		  1
	  Points		  [20, 0; 0, -5]
	  DstBlock		  "packeter1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "From15"
	  SrcPort		  1
	  Points		  [192, 0; 0, -60]
	  DstBlock		  "delay8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay6"
	  SrcPort		  1
	  Points		  [22, 0; 0, -25]
	  DstBlock		  "fifo4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo4"
	  SrcPort		  4
	  Points		  [4, 0; 0, 66; -110, 0; 0, 144]
	  DstBlock		  "delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay2"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [112, 0; 0, -137; 39, 0; 0, -13]
	  DstBlock		  "packeter1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "delay5"
	  SrcPort		  1
	  Points		  [22, 0; 0, -25]
	  DstBlock		  "fifo4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "convert3"
	  SrcPort		  1
	  DstBlock		  "delay5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "packeter1"
	  SrcPort		  3
	  Points		  [17, 0; 0, -15]
	  DstBlock		  "convert5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux4"
	  SrcPort		  1
	  Points		  [467, 0; 0, -20]
	  DstBlock		  "delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From14"
	  SrcPort		  1
	  Points		  [772, 0; 0, 35]
	  DstBlock		  "packeter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  Points		  [722, 0; 0, -95]
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  Points		  [741, 0; 0, -115]
	  DstBlock		  "delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay7"
	  SrcPort		  1
	  Points		  [162, 0; 0, -20]
	  DstBlock		  "fifo1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "delay8"
	  SrcPort		  1
	  Points		  [162, 0; 0, -25]
	  DstBlock		  "fifo4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "delay13"
	  SrcPort		  1
	  Points		  [68, 0; 0, -25]
	  DstBlock		  "fifo2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "delay18"
	  SrcPort		  1
	  Points		  [83, 0; 0, -25]
	  DstBlock		  "fifo3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "blk_rdy"
	  SrcPort		  1
	  DstBlock		  "Black Box"
	  DstPort		  4
	}
	Annotation {
	  SID			  "760"
	  Name			  "fifo_wr are 1 cycle late than data\nit is adjusted inside the pack"
	  Position		  [1041, 1045]
	}
	Annotation {
	  SID			  "789"
	  Name			  "I named period and payload length opposite in the verilog \nfile//can change later...valid is 2 cycles de"
	  "layed for correct data"
	  Position		  [2772, 1075]
	}
	Annotation {
	  SID			  "817"
	  Name			  "I named period and payload length opposite in the verilog \nfile//can change later...valid is 2 cycles de"
	  "layed for correct data"
	  Position		  [2482, 1690]
	}
	Annotation {
	  SID			  "845"
	  Name			  "I named period and payload length opposite in the verilog \nfile//can change later...valid is 2 cycles de"
	  "layed for correct data"
	  Position		  [2482, 2345]
	}
	Annotation {
	  SID			  "2224"
	  Name			  "I named period and payload length opposite in the verilog \nfile//can change later...valid is 2 cycles de"
	  "layed for correct data"
	  Position		  [2747, 365]
	}
      }
    }
    Block {
      BlockType		      Constant
      Name		      "reset"
      SID		      "443"
      Position		      [735, 2140, 760, 2160]
      ZOrder		      6500
      Value		      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "rst"
      SID		      "444"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [805, 2132, 905, 2168]
      ZOrder		      6498
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AttributesFormatString  "1input"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.507"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		170
	$ClassName		"Simulink.Mask"
	Type			"swreg"
	Initialization		"swreg_init(gcb)"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  9
	  Object {
	    $ObjectID		    171
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "one value"
	      Cell		      "fields of equal size"
	      Cell		      "fields of arbitrary size"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Mode:"
	    Value		    "fields of equal size"
	    Evaluate		    "off"
	    Callback		    "swreg_cb(gcb);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    172
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "From Processor"
	    Callback		    "mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcm"
	    "p(get_param(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\ne"
	    "lse\n    mask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_ena"
	    "bles);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    173
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    174
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    175
	    Type		    "edit"
	    Name		    "names"
	    Prompt		    "Names [msb ... lsb]:"
	    Value		    "[rst]"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    176
	    Type		    "edit"
	    Name		    "bitwidths"
	    Prompt		    "Bitwidth:"
	    Value		    "32"
	    Callback		    "blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_widths = eval(get_param(blk, 'bitwidths'));\ni"
	    "f (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_widths) > 1),\n    error"
	    "('Only one width may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary size')\n    current"
	    "_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n    current_names ="
	    " current_names{1};\n    numios = length(current_names);\n    if length(current_widths) ~= numios,\n        error("
	    "'%d field names specified, but %d widths?', numios, length(current_widths));\n    end\nend\ntotal_width = 0;\nfor"
	    " ctr = 1 : length(current_widths),\n    total_width = total_width + current_widths(ctr);\nend\nif total_width > 3"
	    "2,\n    error('Total width must be 32 or less, set to %d.', total_width);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    177
	    Type		    "edit"
	    Name		    "arith_types"
	    Prompt		    "Type (ufix=0, fix=1, bool=2):"
	    Value		    "0"
	    Callback		    "blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_types = eval(get_param(blk, 'arith_types'));\n"
	    "numios = length(current_types);\nif (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (lengt"
	    "h(current_types) > 1),\n    error('Only one type may be specified for this mode.');\nelseif strcmp(mode, 'fields "
	    "of arbitrary size')\n    current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '"
	    "')), '%s');\n    current_names = current_names{1};\n    numios = length(current_names);\n    if length(current_ty"
	    "pes) ~= numios,\n        error('%d field names specified, but %d types?', numios, length(current_types));\n    en"
	    "d\nend\nproblem = 0;\nfor ctr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        pro"
	    "blem = t;\n        ctr = numios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 "
	    "or 2.', problem);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    178
	    Type		    "edit"
	    Name		    "bin_pts"
	    Prompt		    "Binary pt:"
	    Value		    "0"
	    Callback		    "blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_bins = eval(get_param(blk, 'bin_pts'));\nif (s"
	    "trcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_bins) > 1),\n    error('Only"
	    " one binary pt may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary size')\n    current_n"
	    "ames = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n    current_names = c"
	    "urrent_names{1};\n    numios = length(current_names);\n    if length(current_bins) ~= numios,\n        error('%d "
	    "field names specified, but %d binary pts?', numios, length(current_bins));\n    end\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    179
	    Type		    "checkbox"
	    Name		    "show_format"
	    Prompt		    "Print format string?"
	    Value		    "off"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"rst"
	Location		[1920, 0, 3200, 1024]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"19512"
	SIDPrevWatermark	"6537"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "444:6524"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  6476
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dropletdet_full_rst_user_data_out"
	  SID			  "444:19506"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  11430
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "444:19507"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  ZOrder		  11431
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "444:19512"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  11436
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_rst"
	  SID			  "444:19511"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  ZOrder		  11435
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_rst"
	  SID			  "444:15605"
	  Position		  [1500, 100, 1550, 120]
	  ZOrder		  7529
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dropletdet_full_rst_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dropletdet_full_rst_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_rst"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_rst"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "snap"
      SID		      "2293"
      Tag		      "casper:snapshot"
      Ports		      [3]
      Position		      [2105, 1706, 2165, 1824]
      ZOrder		      7010
      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
      AncestorBlock	      "casper_library_scopes/snapshot"
      LibraryVersion	      "*1.96"
      UserDataPersistent      on
      UserData		      "DataTag18"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		180
	$ClassName		"Simulink.Mask"
	Type			"snapshot"
	Description		"Standard snap block, but with the following optional extras;\n 1) Optionally delay the fabric trigger b"
	"y a user-specified number of valids.\n 2) Capture continuously after a trigger until a stop pulse is received. Data i"
	"s captured into BRAM continuously, with old data being overwritten until a stop command is received. Then stop captur"
	"ing when memory is filled. This enables you to get some data before and some data after the stop pulse. Use the 'tr_e"
	"n_cnt' register to determine where you are in your vector. 'Addr' register's MSb now indicates 'busy capturing'.\n 3)"
	" Optionally capture a value on an input port to a register at the same time as the first data sample.\n 4) Implement "
	"counters using DSP48Es to save resources."
	Initialization		"snapshot_init(gcb, ...\n    'storage', storage, ...\n    'dram_dimm', dram_dimm, ...\n    'dram_cloc"
	"k', dram_clock, ...\n    'nsamples', nsamples, ...\n    'data_width', data_width, ...\n    'offset', offset, ...\n   "
	" 'circap', circap, ...\n    'value', value, ...\n    'use_dsp48', use_dsp48);"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  9
	  Object {
	    $ObjectID		    181
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "bram"
	      Cell		      "dram"
	      PropName		      "TypeOptions"
	    }
	    Name		    "storage"
	    Prompt		    "Storage medium"
	    Value		    "bram"
	    Evaluate		    "off"
	    Callback		    "snapshot_callback();"
	  }
	  Object {
	    $ObjectID		    182
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      4
	      Cell		      "1"
	      Cell		      "2"
	      Cell		      "3"
	      Cell		      "4"
	      PropName		      "TypeOptions"
	    }
	    Name		    "dram_dimm"
	    Prompt		    "DRAM dimm"
	    Value		    "1"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    183
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      5
	      Cell		      "200"
	      Cell		      "250"
	      Cell		      "266"
	      Cell		      "300"
	      Cell		      "333"
	      PropName		      "TypeOptions"
	    }
	    Name		    "dram_clock"
	    Prompt		    "DRAM clock rate"
	    Value		    "200"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    184
	    Type		    "edit"
	    Name		    "nsamples"
	    Prompt		    "Number of Samples (2^?)"
	    Value		    "10"
	  }
	  Object {
	    $ObjectID		    185
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      5
	      Cell		      "8"
	      Cell		      "16"
	      Cell		      "32"
	      Cell		      "64"
	      Cell		      "128"
	      PropName		      "TypeOptions"
	    }
	    Name		    "data_width"
	    Prompt		    "Data width"
	    Value		    "32"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    186
	    Type		    "checkbox"
	    Name		    "offset"
	    Prompt		    "Start delay support "
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    187
	    Type		    "checkbox"
	    Name		    "circap"
	    Prompt		    "Circular capture support"
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    188
	    Type		    "checkbox"
	    Name		    "value"
	    Prompt		    "Extra value capture support"
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    189
	    Type		    "checkbox"
	    Name		    "use_dsp48"
	    Prompt		    "Use DSP48s to implement counters"
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"snap"
	Location		[1920, 0, 3200, 1024]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"1244"
	SIDPrevWatermark	"1240"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  SID			  "2293:1014"
	  Position		  [180, 122, 210, 138]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  SID			  "2293:1015"
	  Position		  [250, 162, 280, 178]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  "2293:1016"
	  Position		  [250, 202, 280, 218]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "add_del"
	  SID			  "2293:1019"
	  Ports			  [1, 1]
	  Position		  [880, 145, 905, 165]
	  ZOrder		  -5
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "21,71,419,315"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14.2"
	  "2 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22 ],"
	  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9.55 1"
	  "6.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');"
	  "\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "add_gen"
	  SID			  "2293:1243"
	  Ports			  [6, 6]
	  Position		  [770, 71, 830, 404]
	  ZOrder		  5245
	  AncestorBlock		  "casper_library_scopes/snapshot/add_gen"
	  LibraryVersion	  "*1.96"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    190
	    $ClassName		    "Simulink.Mask"
	    Initialization	    "set_param(gcb,'LinkStatus','inactive');\nif strcmp(use_dsp48,'on'),\n    set_param([gcb,'/add"
	    "_gen'],'implementation','DSP48');\nelse\n    set_param([gcb,'/add_gen'],'implementation','Fabric');\nend"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      5
	      Object {
		$ObjectID		191
		Type			"edit"
		Name			"counter_size"
		Prompt			"Address counter size (2^?)"
		Value			"10+2+1"
	      }
	      Object {
		$ObjectID		192
		Type			"edit"
		Name			"increment"
		Prompt			"Address counter increment"
		Value			"4"
	      }
	      Object {
		$ObjectID		193
		Type			"edit"
		Name			"nsamples"
		Prompt			"Number of samples (2^?)"
		Value			"10"
	      }
	      Object {
		$ObjectID		194
		Type			"edit"
		Name			"burst_size"
		Prompt			"Burst size (2^?)"
		Value			"0"
	      }
	      Object {
		$ObjectID		195
		Type			"checkbox"
		Name			"use_dsp48"
		Prompt			"dsp48 counter/s"
		Value			"off"
		Evaluate		"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "add_gen"
	    Location		    [122, 45, 1447, 2006]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "1240"
	    SIDPrevWatermark	    "1240"
	    Block {
	      BlockType		      Inport
	      Name		      "vin"
	      SID		      "2293:1243:1198"
	      Position		      [20, 643, 50, 657]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "2293:1243:1199"
	      Position		      [20, 708, 50, 722]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      SID		      "2293:1243:1200"
	      Position		      [15, 428, 45, 442]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "go"
	      SID		      "2293:1243:1201"
	      Position		      [15, 458, 45, 472]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cont"
	      SID		      "2293:1243:1202"
	      Position		      [20, 358, 50, 372]
	      ZOrder		      -5
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "init"
	      SID		      "2293:1243:1203"
	      Position		      [20, 583, 50, 597]
	      ZOrder		      -6
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "2293:1243:1204"
	      Ports		      [3, 1]
	      Position		      [875, 95, 900, 185]
	      ZOrder		      -7
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "3"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "22,78,348,216"
	      block_type	      "concat"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,90,3,1,white,blue,0,61ef8218,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 90 90 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 90 90 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[48"
	      ".33 48.33 51.33 48.33 51.33 51.33 51.33 48.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[45.33 45.33 "
	      "48.33 48.33 45.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[42.33 42.33 45.33 45.33 42.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[39.33 39.33 42.33 39.33 42.33 42.33 39.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
	      "or('black');port_label('input',1,'hi');\n\ncolor('black');port_label('input',3,'lo');\n\ncolor('black');disp('\\"
	      "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      SID		      "2293:1243:1205"
	      Ports		      [1, 1]
	      Position		      [705, 101, 730, 119]
	      ZOrder		      -8
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32-nsamples-log2(increment)-1"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "539,290,538,429"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,18,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "2293:1243:1206"
	      Ports		      [1, 1]
	      Position		      [160, 371, 180, 389]
	      ZOrder		      -9
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "2293:1243:1207"
	      Ports		      [1, 1]
	      Position		      [785, 158, 830, 182]
	      ZOrder		      -10
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "45,24,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 24 24 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ]"
	      ",[15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[12.3"
	      "3 12.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[9.33 9.33 12.33 "
	      "12.33 9.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      SID		      "2293:1243:1208"
	      Ports		      [1, 1]
	      Position		      [790, 258, 835, 282]
	      ZOrder		      -11
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "45,24,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 24 24 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ]"
	      ",[15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[12.3"
	      "3 12.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[9.33 9.33 12.33 "
	      "12.33 9.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      SID		      "2293:1243:1209"
	      Ports		      [1, 1]
	      Position		      [85, 356, 105, 374]
	      ZOrder		      -12
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      SID		      "2293:1243:1210"
	      Ports		      [1, 1]
	      Position		      [85, 581, 105, 599]
	      ZOrder		      -13
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      SID		      "2293:1243:1211"
	      Ports		      [1, 1]
	      Position		      [85, 641, 105, 659]
	      ZOrder		      -14
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      SID		      "2293:1243:1212"
	      Ports		      [1, 1]
	      Position		      [85, 706, 105, 724]
	      ZOrder		      -15
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      SID		      "2293:1243:1213"
	      Ports		      [1, 1]
	      Position		      [615, 641, 640, 659]
	      ZOrder		      -16
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "22,98,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.2"
	      "2 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 "
	      "11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);"
	      "\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\n"
	      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^"
	      "{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "2293:1243:1214"
	      Ports		      [1, 1]
	      Position		      [790, 129, 825, 151]
	      ZOrder		      -17
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "24,152,419,325"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,e69ac283,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\nnot');\nfprintf('','CO"
	      "MMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      SID		      "2293:1243:1215"
	      Ports		      [1, 1]
	      Position		      [200, 411, 230, 429]
	      ZOrder		      -18
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,325"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
	      "ck');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      SID		      "2293:1243:1216"
	      Ports		      [2, 1]
	      Position		      [80, 418, 105, 482]
	      ZOrder		      -19
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "27,213,419,291"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,64,2,1,white,blue,0,e7f9d02e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 64 64 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 64 64 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[35"
	      ".33 35.33 38.33 35.33 38.33 38.33 38.33 35.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[32.33 32.33 "
	      "35.33 35.33 32.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[29.33 29.33 32.33 32.33 29.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[26.33 26.33 29.33 26.33 29.33 29.33 26.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
	      "\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\nand');\nfprintf('','COMMENT"
	      ": end icon text');"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'AND'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      SID		      "2293:1243:1217"
	      Ports		      [2, 1]
	      Position		      [615, 558, 640, 622]
	      ZOrder		      -20
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "22,78,419,291"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,64,2,1,white,blue,0,e7f9d02e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 64 64 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 64 64 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[35"
	      ".33 35.33 38.33 35.33 38.33 38.33 38.33 35.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[32.33 32.33 "
	      "35.33 35.33 32.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[29.33 29.33 32.33 32.33 29.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[26.33 26.33 29.33 26.33 29.33 29.33 26.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
	      "\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\nand');\nfprintf('','COMMENT"
	      ": end icon text');"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'AND'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      SID		      "2293:1243:1218"
	      Ports		      [2, 1]
	      Position		      [280, 396, 305, 429]
	      ZOrder		      -21
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "24,132,419,291"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,33,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 33 33 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 33 33 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[19"
	      ".33 19.33 22.33 19.33 22.33 22.33 22.33 19.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[16.33 16.33 "
	      "19.33 19.33 16.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[13.33 13.33 16.33 16.33 13.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[10.33 10.33 13.33 10.33 13.33 13.33 10.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
	      "\ncolor('black');disp('or');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'OR'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      SID		      "2293:1243:1219"
	      Ports		      [3, 1]
	      Position		      [385, 358, 415, 472]
	      ZOrder		      -22
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "3"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "22,78,419,291"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,114,3,1,white,blue,0,98d76266,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 114 114 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 114 114 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[61"
	      ".44 61.44 65.44 61.44 65.44 65.44 65.44 61.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[57.44 57.44 61."
	      "44 61.44 57.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[53.44 53.44 57.44 57.44 53.44 ],[1 "
	      "1 1 ]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[49.44 49.44 53.44 49.44 53.44 53.44 49.44 ],[0.931 0.9"
	      "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n\ncolor"
	      "('black');disp('and');\nfprintf('','COMMENT: end icon text');\n"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'AND'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register3"
	      SID		      "2293:1243:1220"
	      Ports		      [3, 1]
	      Position		      [520, 580, 565, 630]
	      ZOrder		      -23
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,193"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,50,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 50 50 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('i"
	      "nput',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfpri"
	      "ntf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register4"
	      SID		      "2293:1243:1221"
	      Ports		      [2, 1]
	      Position		      [800, 637, 845, 688]
	      ZOrder		      -24
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,51,419,209"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('ou"
	      "tput',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register5"
	      SID		      "2293:1243:1222"
	      Ports		      [3, 1]
	      Position		      [210, 355, 255, 405]
	      ZOrder		      -25
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "1"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "24,132,419,209"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,50,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 50 50 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('i"
	      "nput',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfpri"
	      "ntf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift"
	      SID		      "2293:1243:1223"
	      Ports		      [1, 1]
	      Position		      [785, 100, 835, 120]
	      ZOrder		      -26
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "32-nsamples-log2(increment)-1-1"
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "595,360,419,444"
	      block_type	      "shift"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,48ace922,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('\\bf{X << 2}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add_gen"
	      SID		      "2293:1243:1224"
	      Ports		      [2, 1]
	      Position		      [515, 370, 565, 430]
	      ZOrder		      -27
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "1"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "increment"
	      arith_type	      "Unsigned"
	      n_bits		      "counter_size"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      on
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "130,423,419,748"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,60,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.8"
	      "8 38.88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.8"
	      "8 38.88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('bl"
	      "ack');disp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "edge_detect"
	      SID		      "2293:1243:1225"
	      Ports		      [1, 1]
	      Position		      [670, 355, 715, 375]
	      ZOrder		      -28
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      ShowName		      off
	      AttributesFormatString  "both edges\nactive high"
	      AncestorBlock	      "casper_library_misc/edge_detect"
	      LibraryVersion	      "*"
	      UserDataPersistent      on
	      UserData		      "DataTag19"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		196
		$ClassName		"Simulink.Mask"
		Type			"edge_detect"
		Description		"Output is active for one-cycle after each edge of the specified type (i.e. rising, falling or both)."
		Help			"Output is active for one-cycle after each edge of the specified type (i.e. rising, falling, or both).  Laten"
		"cy is zero."
		Initialization		"edge_detect_init(gcb,...\n    'edge',edge,...\n    'polarity',polarity,...\n    'x_in',x_in,...\n  "
		"  'x_out',x_out,...\n    'y_in',y_in,...\n    'y_out',y_out);\n\nx_in_num=str2num(getfield(getfield(get_param(gcb,'U"
		"serData'),'parameters'),'x_in'));\nx_out_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'x_ou"
		"t'));\ny_in_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_in'));\ny_out_num=str2num(getfi"
		"eld(getfield(get_param(gcb,'UserData'),'parameters'),'y_out'));"
		SelfModifiable		"on"
		Display			"plot(x_in_num,0.5+y_in_num*0.2);\nplot(x_out_num,0.5+y_out_num*0.2);"
		IconUnits		"normalized"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  6
		  Object {
		    $ObjectID		    197
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Rising"
		    Cell		    "Falling"
		    Cell		    "Both"
		    PropName		    "TypeOptions"
		    }
		    Name		    "edge"
		    Prompt		    "Edge Type"
		    Value		    "Both"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    198
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "Active High"
		    Cell		    "Active Low"
		    PropName		    "TypeOptions"
		    }
		    Name		    "polarity"
		    Prompt		    "Output Polarity"
		    Value		    "Active High"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    199
		    Type		    "edit"
		    Name		    "x_in"
		    Prompt		    "Input X Positions"
		    Value		    "[0 0.08 0.08 0.16 0.16 0.24 0.24 0.32 0.32 0.4]"
		    Evaluate		    "off"
		    Visible		    "off"
		  }
		  Object {
		    $ObjectID		    200
		    Type		    "edit"
		    Name		    "y_in"
		    Prompt		    "Input Y Positions"
		    Value		    "[-1 -1  1  1  1  1 -1 -1 -1 -1]"
		    Evaluate		    "off"
		    Visible		    "off"
		  }
		  Object {
		    $ObjectID		    201
		    Type		    "edit"
		    Name		    "x_out"
		    Prompt		    "Output X Positions"
		    Value		    "[0.6 0.68 0.68 0.76 0.76 0.84 0.84 0.92 0.92 1]"
		    Evaluate		    "off"
		    Visible		    "off"
		  }
		  Object {
		    $ObjectID		    202
		    Type		    "edit"
		    Name		    "y_out"
		    Prompt		    "Output Y Positions"
		    Value		    "[-1 -1  1  1 -1 -1  1  1 -1 -1]"
		    Evaluate		    "off"
		    Visible		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"edge_detect"
		Location		[263, 45, 1111, 1385]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"5"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "2293:1243:1225:1"
		  Position		  [50, 53, 80, 67]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  SID			  "2293:1243:1225:2"
		  Ports			  [1, 1]
		  Position		  [180, 72, 225, 88]
		  ZOrder		  -2
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "2293:1243:1225:3"
		  Ports			  [1, 1]
		  Position		  [180, 52, 225, 68]
		  ZOrder		  -3
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfpr"
		  "intf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "edge_op"
		  SID			  "2293:1243:1225:4"
		  Ports			  [2, 1]
		  Position		  [275, 48, 320, 92]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "XNOR"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,11dbf875,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('"
		  "xnor');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "2293:1243:1225:5"
		  Position		  [380, 63, 410, 77]
		  ZOrder		  -5
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "edge_op"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice1"
	      SID		      "2293:1243:1226"
	      Ports		      [1, 1]
	      Position		      [610, 159, 635, 181]
	      ZOrder		      -29
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "nsamples+log2(increment)"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "156,519,540,482"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice2"
	      SID		      "2293:1243:1227"
	      Ports		      [1, 1]
	      Position		      [610, 389, 635, 411]
	      ZOrder		      -30
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "nsamples-burst_size"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "log2(increment)+burst_size"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "193,399,540,482"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice3"
	      SID		      "2293:1243:1228"
	      Ports		      [1, 1]
	      Position		      [610, 355, 635, 375]
	      ZOrder		      -31
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "nsamples + log2(increment)"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "224,413,540,482"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "vout"
	      SID		      "2293:1243:1229"
	      Position		      [965, 658, 995, 672]
	      ZOrder		      -32
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "add"
	      SID		      "2293:1243:1230"
	      Position		      [960, 393, 990, 407]
	      ZOrder		      -33
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      "2293:1243:1231"
	      Position		      [965, 708, 995, 722]
	      ZOrder		      -34
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "we_o"
	      SID		      "2293:1243:1232"
	      Position		      [960, 483, 990, 497]
	      ZOrder		      -35
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "status"
	      SID		      "2293:1243:1233"
	      Position		      [955, 133, 985, 147]
	      ZOrder		      -36
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "en_cnt"
	      SID		      "2293:1243:1234"
	      Position		      [950, 263, 980, 277]
	      ZOrder		      -37
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Shift"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Register5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "cont"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "edge_detect"
	      SrcPort		      1
	      Points		      [25, 0; 0, -55; -630, 0; 0, 85]
	      Branch {
		Points			[0, 25]
		DstBlock		"Inverter1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Register5"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Register4"
	      SrcPort		      1
	      DstBlock		      "vout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [15, 0; 0, 85]
	      DstBlock		      "Register4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register3"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "vin"
	      SrcPort		      1
	      DstBlock		      "Delay5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add_gen"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"slice2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -35]
		Branch {
		  Points		  [0, -95]
		  Branch {
		    Points		    [0, -100]
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "slice3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Register5"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, -270; 320, 0]
		Branch {
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Logical6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "slice3"
	      SrcPort		      1
	      DstBlock		      "edge_detect"
	      DstPort		      1
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "init"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		Points			[0, 75]
		Branch {
		  DstBlock		  "we_o"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 85]
		  Branch {
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    DstBlock		    "Register3"
		    DstPort		    2
		  }
		}
	      }
	      Branch {
		DstBlock		"add_gen"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "status"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Shift"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice2"
	      SrcPort		      1
	      DstBlock		      "add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "en_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Delay6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "slice1"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "go"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      DstBlock		      "Register4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"Logical4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Register5"
		DstPort			1
	      }
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[320, 0]
		Branch {
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, 30]
		    DstBlock		    "Register3"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Branch {
		  Points		  [0, 0; 0, -205]
		  DstBlock		  "add_gen"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -210]
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      DstBlock		      "Delay7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Annotation {
	      SID		      "2293:1243:1235"
	      Name		      "To storage"
	      Position		      [621, 424]
	    }
	    Annotation {
	      SID		      "2293:1243:1236"
	      Name		      "prevent one extra\nwrite to address 0"
	      Position		      [247, 443]
	    }
	    Annotation {
	      SID		      "2293:1243:1237"
	      Name		      "Do one\ncapture by\ndefault"
	      Position		      [230, 331]
	    }
	    Annotation {
	      SID		      "2293:1243:1238"
	      Name		      "Count of bytes in BRAM \nas well as done signal"
	      Position		      [842, 205]
	    }
	    Annotation {
	      SID		      "2293:1243:1239"
	      Name		      "A total count of\nbytes written to\nBRAM since trig"
	      Position		      [807, 314]
	    }
	    Annotation {
	      SID		      "2293:1243:1240"
	      Name		      "Force MSbit of count\nto be '1' by negating busy\nas counter bit may be '0' or '1'"
	      Position		      [758, 65]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "basic_ctrl"
	  SID			  "2293:1241"
	  Ports			  [6, 6]
	  Position		  [395, 73, 455, 307]
	  ZOrder		  5243
	  AncestorBlock		  "casper_library_scopes/snapshot/basic_ctrl"
	  LibraryVersion	  "*1.96"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    203
	    $ClassName		    "Simulink.Mask"
	    Initialization	    "set_param(gcb,'LinkStatus','inactive');\nset_param([gcb,'/dram_munge'], 'dram', dram);\n\n"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      2
	      Object {
		$ObjectID		204
		Type			"checkbox"
		Name			"dram"
		Prompt			"dram"
		Value			"off"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		205
		Type			"edit"
		Name			"data_width"
		Prompt			"data width"
		Value			"32"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "basic_ctrl"
	    Location		    [386, 45, 1579, 1906]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "1240"
	    SIDPrevWatermark	    "1240"
	    Block {
	      BlockType		      Inport
	      Name		      "vin"
	      SID		      "2293:1241:1089"
	      Position		      [35, 193, 65, 207]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "2293:1241:1090"
	      Position		      [35, 233, 65, 247]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      SID		      "2293:1241:1091"
	      Position		      [220, 273, 250, 287]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      SID		      "2293:1241:1092"
	      Position		      [220, 358, 250, 372]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ctrl"
	      SID		      "2293:1241:1093"
	      Position		      [25, 463, 55, 477]
	      ZOrder		      -5
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "stopi"
	      SID		      "2293:1241:1094"
	      Position		      [25, 548, 55, 562]
	      ZOrder		      -6
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      SID		      "2293:1241:1095"
	      Ports		      [0, 1]
	      Position		      [430, 353, 445, 367]
	      ZOrder		      -7
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "22,98,474,439"
	      block_type	      "constant"
	      block_version	      "11.4"
	      sg_icon_stat	      "15,14,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 14 14 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 15 15 0 0 ],[0 0 14 14 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[9.22 9.2"
	      "2 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[7.22 7.22 9.22 9.22 7.22 ]"
	      ",[0.931 0.946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([4.55 "
	      "11.44 9.44 7.44 5.44 2.55 4.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMM"
	      "ENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\n"
	      "fprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B"
	      "))','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + "
	      "A*B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'"
	      "PCIN>>17','opselect'=>'C'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      SID		      "2293:1241:1096"
	      Ports		      [0, 1]
	      Position		      [255, 375, 275, 395]
	      ZOrder		      -8
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,20,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22"
	      " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 "
	      "12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]"
	      ");\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);"
	      "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	      "('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      SID		      "2293:1241:1097"
	      Ports		      [0, 1]
	      Position		      [255, 291, 275, 309]
	      ZOrder		      -9
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,18,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('out"
	      "put',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "2293:1241:1098"
	      Ports		      [1, 1]
	      Position		      [225, 462, 250, 478]
	      ZOrder		      -10
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 16 16 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[10.2"
	      "2 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[8.22 8.22 10.22 "
	      "10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);"
	      "\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\n"
	      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^"
	      "{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      SID		      "2293:1241:1099"
	      Ports		      [1, 1]
	      Position		      [225, 337, 250, 353]
	      ZOrder		      -11
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 16 16 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[10.2"
	      "2 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[8.22 8.22 10.22 "
	      "10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);"
	      "\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\n"
	      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^"
	      "{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      SID		      "2293:1241:1100"
	      Ports		      [1, 1]
	      Position		      [225, 252, 250, 268]
	      ZOrder		      -12
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 16 16 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[10.2"
	      "2 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[8.22 8.22 10.22 "
	      "10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);"
	      "\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\n"
	      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^"
	      "{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "2293:1241:1101"
	      Ports		      [1, 1]
	      Position		      [355, 378, 375, 392]
	      ZOrder		      -13
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 "
	      "9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7."
	      "22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch(["
	      "7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('"
	      "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfpr"
	      "intf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      SID		      "2293:1241:1102"
	      Ports		      [2, 1]
	      Position		      [385, 356, 420, 394]
	      ZOrder		      -14
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,38,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 38 38 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 38 38 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[24.55"
	      " 24.55 29.55 24.55 29.55 29.55 29.55 24.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[19.55 19.55 24"
	      ".55 24.55 19.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[14.55 14.55 19.55 19.55 14.55 "
	      "],[1 1 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[9.55 9.55 14.55 9.55 14.55 14.55 9.55 ],[0.931 "
	      "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolo"
	      "r('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      SID		      "2293:1241:1103"
	      Ports		      [3, 1]
	      Position		      [310, 246, 330, 314]
	      ZOrder		      -15
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "22,98,419,344"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,68,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 9.71429 58.2857 68 "
	      "0 ],[0.77 0.82 0.91 ]);\nplot([0 20 20 0 0 ],[0 9.71429 58.2857 68 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10"
	      ".44 7.55 5.55 ],[36.22 36.22 38.22 36.22 38.22 38.22 38.22 36.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55"
	      " ],[34.22 34.22 36.22 36.22 34.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[32.22 32.22 34."
	      "22 34.22 32.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[30.22 30.22 32.22 30.22 32.22 32.2"
	      "2 30.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');"
	      "port_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	      sg_list_contents	      "{'table'=>{'inputs'=>'popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19|20|21|22|23|2"
	      "4|25|26|27|28|29|30|31|32)','userSelections'=>{'inputs'=>'2'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      SID		      "2293:1241:1104"
	      Ports		      [3, 1]
	      Position		      [310, 332, 330, 398]
	      ZOrder		      -16
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "22,98,419,344"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,66,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 9.42857 56.5714 66 "
	      "0 ],[0.77 0.82 0.91 ]);\nplot([0 20 20 0 0 ],[0 9.42857 56.5714 66 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10"
	      ".44 7.55 5.55 ],[35.22 35.22 37.22 35.22 37.22 37.22 37.22 35.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55"
	      " ],[33.22 33.22 35.22 35.22 33.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[31.22 31.22 33."
	      "22 33.22 31.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[29.22 29.22 31.22 29.22 31.22 31.2"
	      "2 29.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');"
	      "port_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	      sg_list_contents	      "{'table'=>{'inputs'=>'popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19|20|21|22|23|2"
	      "4|25|26|27|28|29|30|31|32)','userSelections'=>{'inputs'=>'2'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      SID		      "2293:1241:1105"
	      Ports		      [3, 1]
	      Position		      [470, 350, 515, 400]
	      ZOrder		      -17
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,50,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 50 50 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('i"
	      "nput',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfpri"
	      "ntf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register6"
	      SID		      "2293:1241:1106"
	      Ports		      [3, 1]
	      Position		      [555, 335, 600, 385]
	      ZOrder		      -18
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,50,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 50 50 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('i"
	      "nput',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfpri"
	      "ntf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dram_munge"
	      SID		      "2293:1241:1107"
	      Ports		      [4, 3]
	      Position		      [625, 183, 690, 337]
	      ZOrder		      -19
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		206
		$ClassName		"Simulink.Mask"
		Initialization		"set_param(gcb,'LinkStatus','inactive');\nif strcmp(dram,'on'),\n    set_param([gcb,'/dram'], 'const"
		"', '1');\nelse,\n    set_param([gcb,'/dram'], 'const', '0');\nend\nset_param([gcb,'/data_choice'], ...\n        'pre"
		"cision', 'User Defined', ...\n        'arith_type', 'Unsigned', ...\n        'n_bits', num2str(data_width), 'bin_pt'"
		", '0', ...\n        'quantization', 'Truncate', ...\n        'overflow', 'Wrap');"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  2
		  Object {
		    $ObjectID		    207
		    Type		    "checkbox"
		    Name		    "dram"
		    Prompt		    "dram"
		    Value		    "off"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    208
		    Type		    "edit"
		    Name		    "data_width"
		    Prompt		    "data width"
		    Value		    "data_width"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"dram_munge"
		Location		[601, 45, 1681, 1897]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "vin"
		  SID			  "2293:1241:1108"
		  Position		  [20, 553, 50, 567]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  "2293:1241:1109"
		  Position		  [15, 123, 45, 137]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "we"
		  SID			  "2293:1241:1110"
		  Position		  [15, 193, 45, 207]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "init"
		  SID			  "2293:1241:1111"
		  Position		  [15, 163, 45, 177]
		  ZOrder		  -4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "2293:1241:1112"
		  Ports			  [4, 1]
		  Position		  [430, 147, 455, 248]
		  ZOrder		  -5
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "4"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,348,216"
		  block_type		  "concat"
		  block_version		  "11.4"
		  sg_icon_stat		  "25,101,4,1,white,blue,0,47d3d416,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 101 101 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 25 25 0 0 ],[0 0 101 101 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[53.33 53"
		  ".33 56.33 53.33 56.33 56.33 56.33 53.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[50.33 50.33 53.33 53."
		  "33 50.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[47.33 47.33 50.33 50.33 47.33 ],[1 1 1 ]"
		  ");\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[44.33 44.33 47.33 44.33 47.33 47.33 44.33 ],[0.931 0.946 0."
		  "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
		  "abel('input',1,'hi');\n\n\ncolor('black');port_label('input',4,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','"
		  "texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat1"
		  SID			  "2293:1241:1113"
		  Ports			  [4, 1]
		  Position		  [430, 247, 455, 348]
		  ZOrder		  -6
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "4"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,348,216"
		  block_type		  "concat"
		  block_version		  "11.4"
		  sg_icon_stat		  "25,101,4,1,white,blue,0,47d3d416,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 101 101 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 25 25 0 0 ],[0 0 101 101 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[53.33 53"
		  ".33 56.33 53.33 56.33 56.33 56.33 53.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[50.33 50.33 53.33 53."
		  "33 50.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[47.33 47.33 50.33 50.33 47.33 ],[1 1 1 ]"
		  ");\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[44.33 44.33 47.33 44.33 47.33 47.33 44.33 ],[0.931 0.946 0."
		  "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
		  "abel('input',1,'hi');\n\n\ncolor('black');port_label('input',4,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','"
		  "texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  SID			  "2293:1241:1114"
		  Ports			  [0, 1]
		  Position		  [360, 150, 380, 170]
		  ZOrder		  -7
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14."
		  "22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ]"
		  ",[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 "
		  "14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
		  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfpr"
		  "intf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  SID			  "2293:1241:1115"
		  Ports			  [1, 1]
		  Position		  [360, 395, 390, 415]
		  ZOrder		  -8
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}"
		  "','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  SID			  "2293:1241:1116"
		  Ports			  [1, 1]
		  Position		  [535, 418, 575, 442]
		  ZOrder		  -9
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,24,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 24 24 0 ]);\npatch([13.325 17.66 20.66 23.66 26.66 20.66 16.325 13.325 ],[15.33 15"
		  ".33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([16.325 20.66 17.66 13.325 16.325 ],[12.33 12.33 15.33"
		  " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([13.325 17.66 20.66 16.325 13.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 "
		  "1 1 ]);\npatch([16.325 26.66 23.66 20.66 17.66 13.325 16.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 "
		  "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		  "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  From
		  Name			  "From"
		  SID			  "2293:1241:1117"
		  Position		  [375, 362, 405, 378]
		  ZOrder		  -10
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "init"
		}
		Block {
		  BlockType		  From
		  Name			  "From1"
		  SID			  "2293:1241:1118"
		  Position		  [625, 402, 655, 418]
		  ZOrder		  -11
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "we"
		}
		Block {
		  BlockType		  From
		  Name			  "From2"
		  SID			  "2293:1241:1119"
		  Position		  [630, 212, 660, 228]
		  ZOrder		  -12
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "din"
		}
		Block {
		  BlockType		  From
		  Name			  "From3"
		  SID			  "2293:1241:1120"
		  Position		  [125, 582, 155, 598]
		  ZOrder		  -13
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "init"
		}
		Block {
		  BlockType		  From
		  Name			  "From4"
		  SID			  "2293:1241:1121"
		  Position		  [125, 617, 155, 633]
		  ZOrder		  -14
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "we"
		}
		Block {
		  BlockType		  From
		  Name			  "From5"
		  SID			  "2293:1241:1122"
		  Position		  [630, 542, 660, 558]
		  ZOrder		  -15
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "vin"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto"
		  SID			  "2293:1241:1123"
		  Position		  [95, 137, 125, 153]
		  ZOrder		  -16
		  ShowName		  off
		  GotoTag		  "init"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto1"
		  SID			  "2293:1241:1124"
		  Position		  [90, 237, 120, 253]
		  ZOrder		  -17
		  ShowName		  off
		  GotoTag		  "we"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto2"
		  SID			  "2293:1241:1125"
		  Position		  [100, 107, 130, 123]
		  ZOrder		  -18
		  ShowName		  off
		  GotoTag		  "din"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto3"
		  SID			  "2293:1241:1126"
		  Position		  [80, 532, 110, 548]
		  ZOrder		  -19
		  ShowName		  off
		  GotoTag		  "vin"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  SID			  "2293:1241:1127"
		  Ports			  [2, 1]
		  Position		  [305, 378, 340, 427]
		  ZOrder		  -20
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,291"
		  block_type		  "logical"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,49,2,1,white,blue,0,e7f9d02e,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 49 49 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 49 49 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[29.55 29.55 34."
		  "55 29.55 34.55 34.55 34.55 29.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[24.55 24.55 29.55 29.55 24."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[19.55 19.55 24.55 24.55 19.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[14.55 14.55 19.55 14.55 19.55 19.55 14.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('z"
		  "^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\nand');\nfprintf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_f"
		  "unction'=>'AND'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  SID			  "2293:1241:1128"
		  Ports			  [2, 1]
		  Position		  [410, 375, 430, 415]
		  ZOrder		  -21
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,291"
		  block_type		  "logical"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,40,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 40 40 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[22.22 22.22 24."
		  "22 22.22 24.22 24.22 24.22 22.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[20.22 20.22 22.22 22.22 20.22 ]"
		  ",[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[18.22 18.22 20.22 20.22 18.22 ],[1 1 1 ]);\npatch([7."
		  "55 14.44 12.44 10.44 8.44 5.55 7.55 ],[16.22 16.22 18.22 16.22 18.22 18.22 16.22 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('or');\nfpr"
		  "intf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_f"
		  "unction'=>'OR'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  SID			  "2293:1241:1129"
		  Ports			  [2, 1]
		  Position		  [240, 588, 275, 637]
		  ZOrder		  -22
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,291"
		  block_type		  "logical"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,49,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 49 49 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 49 49 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[29.55 29.55 34."
		  "55 29.55 34.55 34.55 34.55 29.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[24.55 24.55 29.55 29.55 24."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[19.55 19.55 24.55 24.55 19.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[14.55 14.55 19.55 14.55 19.55 19.55 14.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('a"
		  "nd');\nfprintf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_f"
		  "unction'=>'AND'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  SID			  "2293:1241:1130"
		  Ports			  [3, 1]
		  Position		  [535, 153, 575, 327]
		  ZOrder		  -23
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "23,125,419,344"
		  block_type		  "mux"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,174,3,1,white,blue,3,a150fb03,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 24.8571 149.143 174 0 ],[0"
		  ".77 0.82 0.91 ]);\nplot([0 40 40 0 0 ],[0 24.8571 149.143 174 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 "
		  "8.875 ],[92.55 92.55 97.55 92.55 97.55 97.55 97.55 92.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[87."
		  "55 87.55 92.55 92.55 87.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[82.55 82.55 87.55 87.5"
		  "5 82.55 ],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[77.55 77.55 82.55 77.55 82.55 82.55 77.55 "
		  "],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
		  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('in"
		  "put',3,'d1');\n\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'inputs'=>'popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19|20|21|22|23|24|25|26"
		  "|27|28|29|30|31|32)','userSelections'=>{'inputs'=>'2'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "2293:1241:1131"
		  Ports			  [2, 1]
		  Position		  [305, 167, 340, 203]
		  ZOrder		  -24
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "register"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,36,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 36 36 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[23.55 23.55 28."
		  "55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[18.55 18.55 23.55 23.55 18."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[13.55 13.55 18.55 18.55 13.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 0.946 0.973 ]);\nfp"
		  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
		  "',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');"
		  "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "2293:1241:1132"
		  Ports			  [2, 1]
		  Position		  [305, 217, 340, 253]
		  ZOrder		  -25
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "register"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,36,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 36 36 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[23.55 23.55 28."
		  "55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[18.55 18.55 23.55 23.55 18."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[13.55 13.55 18.55 18.55 13.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 0.946 0.973 ]);\nfp"
		  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
		  "',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');"
		  "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "2293:1241:1133"
		  Ports			  [2, 1]
		  Position		  [305, 267, 340, 303]
		  ZOrder		  -26
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "register"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,36,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 36 36 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[23.55 23.55 28."
		  "55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[18.55 18.55 23.55 23.55 18."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[13.55 13.55 18.55 18.55 13.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 0.946 0.973 ]);\nfp"
		  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
		  "',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');"
		  "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "2293:1241:1134"
		  Ports			  [2, 1]
		  Position		  [305, 317, 340, 353]
		  ZOrder		  -27
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "register"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,36,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 36 36 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[23.55 23.55 28."
		  "55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[18.55 18.55 23.55 23.55 18."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[13.55 13.55 18.55 18.55 13.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 0.946 0.973 ]);\nfp"
		  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
		  "',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');"
		  "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register4"
		  SID			  "2293:1241:1135"
		  Ports			  [3, 1]
		  Position		  [185, 582, 220, 618]
		  ZOrder		  -28
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "register"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,36,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 36 36 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[23.55 23.55 28."
		  "55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[18.55 18.55 23.55 23.55 18."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[13.55 13.55 18.55 18.55 13.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 0.946 0.973 ]);\nfp"
		  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
		  "',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black')"
		  ";port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register5"
		  SID			  "2293:1241:1136"
		  Ports			  [2, 1]
		  Position		  [305, 552, 340, 588]
		  ZOrder		  -29
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,209"
		  block_type		  "register"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,36,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 36 36 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[23.55 23.55 28."
		  "55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[18.55 18.55 23.55 23.55 18."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[13.55 13.55 18.55 18.55 13.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 0.946 0.973 ]);\nfp"
		  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
		  "',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');"
		  "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  SID			  "2293:1241:1137"
		  Ports			  [2, 1]
		  Position		  [210, 173, 255, 217]
		  ZOrder		  -30
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "relational"
		  block_version		  "11.4"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa = b','texmo"
		  "de','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a=b'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  SID			  "2293:1241:1138"
		  Ports			  [2, 1]
		  Position		  [210, 223, 255, 267]
		  ZOrder		  -31
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "relational"
		  block_version		  "11.4"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa = b','texmo"
		  "de','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a=b'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational2"
		  SID			  "2293:1241:1139"
		  Ports			  [2, 1]
		  Position		  [210, 273, 255, 317]
		  ZOrder		  -32
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "relational"
		  block_version		  "11.4"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa = b','texmo"
		  "de','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a=b'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational3"
		  SID			  "2293:1241:1140"
		  Ports			  [2, 1]
		  Position		  [210, 323, 255, 367]
		  ZOrder		  -33
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "relational"
		  block_version		  "11.4"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa = b','texmo"
		  "de','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a=b'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "con0"
		  SID			  "2293:1241:1141"
		  Ports			  [0, 1]
		  Position		  [170, 195, 190, 215]
		  ZOrder		  -34
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14."
		  "22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ]"
		  ",[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 "
		  "14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
		  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfpr"
		  "intf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "con1"
		  SID			  "2293:1241:1142"
		  Ports			  [0, 1]
		  Position		  [170, 245, 190, 265]
		  ZOrder		  -35
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "1"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "23,125,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,20,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14."
		  "22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ]"
		  ",[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 "
		  "14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
		  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfpr"
		  "intf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "con2"
		  SID			  "2293:1241:1143"
		  Ports			  [0, 1]
		  Position		  [170, 295, 190, 315]
		  ZOrder		  -36
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "2"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "24,152,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,20,0,1,white,blue,0,fca86624,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14."
		  "22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ]"
		  ",[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 "
		  "14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
		  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'2');\nfpr"
		  "intf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "con3"
		  SID			  "2293:1241:1144"
		  Ports			  [0, 1]
		  Position		  [170, 345, 190, 365]
		  ZOrder		  -37
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "3"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "25,179,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,20,0,1,white,blue,0,279a71c8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14."
		  "22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ]"
		  ",[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 "
		  "14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
		  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'3');\nfpr"
		  "intf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "data_choice"
		  SID			  "2293:1241:1145"
		  Ports			  [3, 1]
		  Position		  [690, 190, 715, 250]
		  ZOrder		  -38
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "26,206,419,344"
		  block_type		  "mux"
		  block_version		  "11.4"
		  sg_icon_stat		  "25,60,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 8.57143 51.4286 60 0 ],[0."
		  "77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 8.57143 51.4286 60 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325"
		  " 5.325 ],[33.33 33.33 36.33 33.33 36.33 36.33 36.33 33.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[30."
		  "33 30.33 33.33 33.33 30.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[27.33 27.33 30.33 30.3"
		  "3 27.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[24.33 24.33 27.33 24.33 27.33 27.33 24.33"
		  " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
		  "or('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('i"
		  "nput',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'inputs'=>'popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19|20|21|22|23|24|25|26"
		  "|27|28|29|30|31|32)','userSelections'=>{'inputs'=>'2'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "dout_count"
		  SID			  "2293:1241:1146"
		  Ports			  [2, 1]
		  Position		  [460, 358, 500, 407]
		  ZOrder		  -39
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Free Running"
		  cnt_to		  "Inf"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  on
		  en			  on
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,748"
		  block_type		  "counter"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,49,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 49 49 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 49 49 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[29.55 29.55 34."
		  "55 29.55 34.55 34.55 34.55 29.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[24.55 24.55 29.55 29.55 24."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[19.55 19.55 24.55 24.55 19.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[14.55 14.55 19.55 14.55 19.55 19.55 14.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');disp('{\\fo"
		  "ntsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "dram"
		  SID			  "2293:1241:1147"
		  Ports			  [0, 1]
		  Position		  [640, 140, 660, 160]
		  ZOrder		  -40
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Boolean"
		  n_bits		  "16"
		  bin_pt		  "14"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "23,125,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14."
		  "22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ]"
		  ",[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 "
		  "14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
		  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfpr"
		  "intf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "input_count"
		  SID			  "2293:1241:1148"
		  Ports			  [2, 1]
		  Position		  [90, 157, 140, 213]
		  ZOrder		  -41
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Free Running"
		  cnt_to		  "Inf"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  on
		  en			  on
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,748"
		  block_type		  "counter"
		  block_version		  "11.4"
		  sg_icon_stat		  "50,56,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46"
		  ".88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');disp('{\\fontsiz"
		  "e{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "vout_choice"
		  SID			  "2293:1241:1149"
		  Ports			  [3, 1]
		  Position		  [690, 520, 715, 580]
		  ZOrder		  -42
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "11.4"
		  sg_icon_stat		  "25,60,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 8.57143 51.4286 60 0 ],[0."
		  "77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 8.57143 51.4286 60 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325"
		  " 5.325 ],[33.33 33.33 36.33 33.33 36.33 36.33 36.33 33.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[30."
		  "33 30.33 33.33 33.33 30.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[27.33 27.33 30.33 30.3"
		  "3 27.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[24.33 24.33 27.33 24.33 27.33 27.33 24.33"
		  " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
		  "or('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('i"
		  "nput',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "we_choice"
		  SID			  "2293:1241:1150"
		  Ports			  [3, 1]
		  Position		  [685, 380, 710, 440]
		  ZOrder		  -43
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "11.4"
		  sg_icon_stat		  "25,60,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 8.57143 51.4286 60 0 ],[0."
		  "77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 8.57143 51.4286 60 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325"
		  " 5.325 ],[33.33 33.33 36.33 33.33 36.33 36.33 36.33 33.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[30."
		  "33 30.33 33.33 33.33 30.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[27.33 27.33 30.33 30.3"
		  "3 27.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[24.33 24.33 27.33 24.33 27.33 27.33 24.33"
		  " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
		  "or('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('i"
		  "nput',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "vout"
		  SID			  "2293:1241:1151"
		  Position		  [740, 543, 770, 557]
		  ZOrder		  -44
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "2293:1241:1152"
		  Position		  [740, 213, 770, 227]
		  ZOrder		  -45
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "we_o"
		  SID			  "2293:1241:1153"
		  Position		  [740, 403, 770, 417]
		  ZOrder		  -46
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "Concat1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "Concat1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 50]
		    DstBlock		    "Concat1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		  }
		  Branch {
		    DstBlock		    "Concat"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "From5"
		  SrcPort		  1
		  DstBlock		  "vout_choice"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Register5"
		  SrcPort		  1
		  DstBlock		  "vout_choice"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "vout_choice"
		  SrcPort		  1
		  DstBlock		  "vout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Register5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "From4"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Logical2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 0]
		    DstBlock		    "Register4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "vin"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -20]
		    DstBlock		    "Goto3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register4"
		  SrcPort		  1
		  DstBlock		  "Logical2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "Register4"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Register4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "dram"
		  SrcPort		  1
		  Points		  [5, 0; 0, 50]
		  Branch {
		    Points		    [0, 190]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "vout_choice"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "we_choice"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "data_choice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "From2"
		  SrcPort		  1
		  DstBlock		  "data_choice"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "data_choice"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "From1"
		  SrcPort		  1
		  DstBlock		  "we_choice"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "we_choice"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "we_choice"
		  SrcPort		  1
		  DstBlock		  "we_o"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "dout_count"
		  SrcPort		  1
		  Points		  [10, 0; 0, -205]
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From"
		  SrcPort		  1
		  DstBlock		  "dout_count"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "dout_count"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Concat1"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  Points		  [15, 0; 0, 40]
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, -20]
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Relational3"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Relational2"
		  SrcPort		  1
		  DstBlock		  "Register2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "con3"
		  SrcPort		  1
		  DstBlock		  "Relational3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "con2"
		  SrcPort		  1
		  DstBlock		  "Relational2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "con1"
		  SrcPort		  1
		  DstBlock		  "Relational1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "con0"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "input_count"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 50]
		    DstBlock		    "Relational3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Relational"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -15]
		    DstBlock		    "Goto2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [225, 0; 0, 45]
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 50]
		    DstBlock		    "Register3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "we"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 45]
		    Branch {
		    DstBlock		    "Goto1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 170]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "input_count"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "init"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "Goto"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "input_count"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "data_choice"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Annotation {
		  SID			  "2293:1241:1154"
		  Name			  "1st output same time\nas last input"
		  Position		  [337, 458]
		}
		Annotation {
		  SID			  "2293:1241:1155"
		  Name			  "Choose DRAM data\nor standard. Constant input \nto muxes should ensure\nother path optimised\naway"
		  Position		  [652, 92]
		}
		Annotation {
		  SID			  "2293:1241:1156"
		  Name			  "Buffer 4 input words when using DRAM\nthen combine and output the first two,\nthen second. Ensures that "
		  "a full burst\ngoes through every time so that status \nregister records number of bytes fully in \nDRAM"
		  Position		  [279, 77]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "edge_detect"
	      SID		      "2293:1241:1157"
	      Ports		      [1, 1]
	      Position		      [275, 460, 320, 480]
	      ZOrder		      -20
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      ShowName		      off
	      AttributesFormatString  "rising edges\nactive high"
	      LibraryVersion	      "1.42"
	      LinkData {
		BlockName		"Delay"
		DialogParameters {
		  sg_icon_stat		  "45,16,1,1,white,blue,0,07b98262,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.422222 0.355556 0.444444 0.355556 0.422222 0.511111 0.533333 0.555556 0.666667 0.577778 0.511111 0.466667 0"
		  ".555556 0.466667 0.511111 0.577778 0.666667 0.555556 0.533333 0.511111 0.422222 ],[0.125 0.3125 0.5625 0.8125 1 1 "
		  "0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot"
		  "([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		  "color('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		BlockName		"Inverter"
		DialogParameters {
		  sg_icon_stat		  "45,16,1,1,white,blue,0,267846e5,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.422222 0.355556 0.444444 0.355556 0.422222 0.511111 0.533333 0.555556 0.666667 0.577778 0.511111 0.466667 0"
		  ".555556 0.466667 0.511111 0.577778 0.666667 0.555556 0.533333 0.511111 0.422222 ],[0.125 0.3125 0.5625 0.8125 1 1 "
		  "0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot"
		  "([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		  "color('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		BlockName		"edge_op"
		DialogParameters {
		  sg_icon_stat		  "45,44,2,1,white,blue,0,affe8783,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('"
		  "nor');\nfprintf('','COMMENT: end icon text');"
		}
	      }
	      UserDataPersistent      on
	      UserData		      "DataTag20"
	      SourceBlock	      "casper_library_misc/edge_detect"
	      SourceType	      "edge_detect"
	      edge		      "Rising"
	      polarity		      "Active High"
	      x_in		      "[0 0.08 0.08 0.16 0.16 0.24 0.24 0.32 0.32 0.4]"
	      y_in		      "[-1 -1  1  1  1  1  1  1  1  1]"
	      x_out		      "[0.6 0.68 0.68 0.76 0.76 0.84 0.84 0.92 0.92 1]"
	      y_out		      "[-1 -1  1  1 -1 -1 -1 -1 -1 -1]"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "enable"
	      SID		      "2293:1241:1158"
	      Ports		      [1, 1]
	      Position		      [150, 461, 175, 479]
	      ZOrder		      -21
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "22,98,540,482"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.2"
	      "2 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 "
	      "11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);"
	      "\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\n"
	      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label"
	      "('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "trig_src"
	      SID		      "2293:1241:1159"
	      Ports		      [1, 1]
	      Position		      [150, 335, 175, 355]
	      ZOrder		      -22
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "23,125,540,482"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "valid_src"
	      SID		      "2293:1241:1160"
	      Ports		      [1, 1]
	      Position		      [150, 249, 175, 271]
	      ZOrder		      -23
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "499,248,540,482"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14"
	      ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 "
	      "14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ]"
	      ",[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.9"
	      "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('blac"
	      "k');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "vout"
	      SID		      "2293:1241:1161"
	      Position		      [745, 203, 775, 217]
	      ZOrder		      -24
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      "2293:1241:1162"
	      Position		      [745, 253, 775, 267]
	      ZOrder		      -25
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "we_o"
	      SID		      "2293:1241:1163"
	      Position		      [745, 303, 775, 317]
	      ZOrder		      -26
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "go"
	      SID		      "2293:1241:1164"
	      Position		      [745, 353, 775, 367]
	      ZOrder		      -27
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "stop"
	      SID		      "2293:1241:1165"
	      Position		      [750, 548, 780, 562]
	      ZOrder		      -28
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "init"
	      SID		      "2293:1241:1166"
	      Position		      [750, 463, 780, 477]
	      ZOrder		      -29
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "edge_detect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_munge"
	      SrcPort		      1
	      DstBlock		      "vout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vin"
	      SrcPort		      1
	      DstBlock		      "dram_munge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_munge"
	      SrcPort		      3
	      DstBlock		      "we_o"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_munge"
	      SrcPort		      2
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "dram_munge"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		Points			[0, -20]
		DstBlock		"Register6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Register6"
	      SrcPort		      1
	      DstBlock		      "go"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "dram_munge"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ctrl"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"enable"
		DstPort			1
	      }
	      Branch {
		Points			[0, -125]
		Branch {
		  Points		  [0, -85]
		  DstBlock		  "valid_src"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "trig_src"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "edge_detect"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	      Branch {
		Points			[95, 0]
		Branch {
		  Points		  [0, -80]
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Branch {
		  Points		  [100, 0]
		  Branch {
		    Points		    [0, -110]
		    Branch {
		    Points		    [0, -40]
		    DstBlock		    "dram_munge"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "Register6"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "init"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "enable"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "trig_src"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid_src"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Register6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "stopi"
	      SrcPort		      1
	      DstBlock		      "stop"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bram"
	  SID			  "2293:1022"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [930, 129, 1005, 291]
	  ZOrder		  -8
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  AncestorBlock		  "xps_library/Shared BRAM"
	  LibraryVersion	  "*1.505"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    209
	    $ClassName		    "Simulink.Mask"
	    Initialization	    "shared_bram_mask;"
	    SelfModifiable	    "on"
	    IconUnits		    "pixels"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      9
	      Object {
		$ObjectID		210
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "Unsigned"
		  Cell			  "Signed  (2's comp)"
		  PropName		  "TypeOptions"
		}
		Name			"arith_type"
		Prompt			"Output Data Type"
		Value			"Unsigned"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		211
		Type			"edit"
		Name			"addr_width"
		Prompt			"Address width"
		Value			"10"
	      }
	      Object {
		$ObjectID		212
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  5
		  Cell			  "8"
		  Cell			  "16"
		  Cell			  "32"
		  Cell			  "64"
		  Cell			  "128"
		  PropName		  "TypeOptions"
		}
		Name			"data_width"
		Prompt			"Data Width"
		Value			"32"
	      }
	      Object {
		$ObjectID		213
		Type			"checkbox"
		Name			"reg_prim_output"
		Prompt			"Register Primitive Output"
		Value			"on"
	      }
	      Object {
		$ObjectID		214
		Type			"checkbox"
		Name			"reg_core_output"
		Prompt			"Register Core Output"
		Value			"on"
	      }
	      Object {
		$ObjectID		215
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "Minimum_Area"
		  Cell			  "Low_Power"
		  PropName		  "TypeOptions"
		}
		Name			"optimization"
		Prompt			"Optimization"
		Value			"Minimum_Area"
	      }
	      Object {
		$ObjectID		216
		Type			"edit"
		Name			"data_bin_pt"
		Prompt			"Data Binary Point"
		Value			"0"
	      }
	      Object {
		$ObjectID		217
		Type			"edit"
		Name			"init_vals"
		Prompt			"Initial values (simulation only)"
		Value			"[0:2^10-1]"
	      }
	      Object {
		$ObjectID		218
		Type			"edit"
		Name			"sample_rate"
		Prompt			"Sample rate"
		Value			"1"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "bram"
	    Location		    [12, 45, 1546, 1331]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "54"
	    Block {
	      BlockType		      Inport
	      Name		      "addr"
	      SID		      "2293:1022:1"
	      Position		      [25, 193, 55, 207]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      SID		      "2293:1022:2"
	      Position		      [25, 238, 55, 252]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      SID		      "2293:1022:3"
	      Position		      [25, 283, 55, 297]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "calc_add"
	      SID		      "2293:1022:4"
	      Ports		      [1, 1]
	      Position		      [130, 190, 170, 210]
	      ZOrder		      -4
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		219
		$ClassName		"Simulink.Mask"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  3
		  Object {
		    $ObjectID		    220
		    Type		    "edit"
		    Name		    "data_width"
		    Prompt		    "data width"
		    Value		    "32"
		  }
		  Object {
		    $ObjectID		    221
		    Type		    "edit"
		    Name		    "addr_width"
		    Prompt		    "address width"
		    Value		    "10"
		  }
		  Object {
		    $ObjectID		    222
		    Type		    "edit"
		    Name		    "sample_rate"
		    Prompt		    "sample rate"
		    Value		    "sample_rate"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"calc_add"
		Location		[536, 45, 1668, 1733]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "2293:1022:5"
		  Position		  [15, 253, 45, 267]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_sub"
		  SID			  "2293:1022:6"
		  Ports			  [2, 1]
		  Position		  [250, 201, 285, 279]
		  ZOrder		  -2
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Subtraction"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "0"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "max(1, log2(32/data_width))"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "24,152,420,360"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,78,2,1,white,blue,0,32e1f85f,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  SID			  "2293:1022:7"
		  Ports			  [2, 1]
		  Position		  [340, 150, 360, 270]
		  ZOrder		  -3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "concat"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,120,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 120 120 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 20 20 0 0 ],[0 0 120 120 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[62.22 62.22"
		  " 64.22 62.22 64.22 64.22 64.22 62.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[60.22 60.22 62.22 62.22 60."
		  "22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[58.22 58.22 60.22 60.22 58.22 ],[1 1 1 ]);\npatch"
		  "([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[56.22 56.22 58.22 56.22 58.22 58.22 56.22 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\n"
		  "fprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "const"
		  SID			  "2293:1022:8"
		  Ports			  [0, 1]
		  Position		  [175, 211, 195, 229]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "max(0, 32/data_width-1)"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "max(1, log2(32/data_width))"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "sample_rate"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "536,513,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_addr"
		  SID			  "2293:1022:9"
		  Ports			  [1, 1]
		  Position		  [80, 248, 115, 272]
		  ZOrder		  -5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "addr_width"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,51,636,521"
		  block_type		  "convert"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "lsw"
		  SID			  "2293:1022:10"
		  Ports			  [1, 1]
		  Position		  [170, 249, 200, 271]
		  ZOrder		  -6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "max(1, log2(32/data_width))"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "1059,231,540,482"
		  block_type		  "slice"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "manipulate"
		  SID			  "2293:1022:11"
		  Ports			  [0, 1]
		  Position		  [350, 71, 370, 89]
		  ZOrder		  -7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "min(1, floor(32/data_width) - 1)"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "sample_rate"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "445,457,474,461"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "msw"
		  SID			  "2293:1022:12"
		  Ports			  [1, 1]
		  Position		  [165, 169, 195, 191]
		  ZOrder		  -8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "addr_width - max(1, log2(32/data_width))"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "956,177,540,482"
		  block_type		  "slice"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "mux"
		  SID			  "2293:1022:13"
		  Ports			  [3, 1]
		  Position		  [420, 46, 445, 244]
		  ZOrder		  -9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "11.4"
		  sg_icon_stat		  "25,198,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 28.2857 169.714 198 0 ],[0"
		  ".77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 28.2857 169.714 198 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.3"
		  "25 5.325 ],[102.33 102.33 105.33 102.33 105.33 105.33 105.33 102.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8."
		  "325 ],[99.33 99.33 102.33 102.33 99.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[96.33 96.3"
		  "3 99.33 99.33 96.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[93.33 93.33 96.33 93.33 96.33"
		  " 96.33 93.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
		  "text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');p"
		  "ort_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "2293:1022:14"
		  Position		  [505, 138, 535, 152]
		  ZOrder		  -10
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "convert_addr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_sub"
		  SrcPort		  1
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "msw"
		  SrcPort		  1
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "manipulate"
		  SrcPort		  1
		  DstBlock		  "mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mux"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lsw"
		  SrcPort		  1
		  DstBlock		  "add_sub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "const"
		  SrcPort		  1
		  DstBlock		  "add_sub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_addr"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "lsw"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "msw"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "mux"
		    DstPort		    2
		    }
		  }
		}
		Annotation {
		  SID			  "2293:1022:15"
		  Name			  "If reading/writing words\nsmaller than 32 bits,\nchange address so\nthat addressing is\nbig endian inste"
		  "ad of\nlittle, otherwise\npass through"
		  Position		  [235, 77]
		}
		Annotation {
		  SID			  "2293:1022:16"
		  Name			  "Use behavioural HDL\nso that gets optimised \nto minimum logic"
		  Position		  [232, 322]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_addr"
	      SID		      "2293:1022:17"
	      Ports		      [1, 1]
	      Position		      [255, 188, 290, 212]
	      ZOrder		      -5
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "addr_width"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "22,78,636,627"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_din1"
	      SID		      "2293:1022:18"
	      Ports		      [1, 1]
	      Position		      [255, 233, 290, 257]
	      ZOrder		      -6
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "26,186,636,627"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.3"
	      "3 12.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 "
	      "12.33 9.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_we"
	      SID		      "2293:1022:19"
	      Ports		      [1, 1]
	      Position		      [255, 278, 290, 302]
	      ZOrder		      -7
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,51,636,627"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.3"
	      "3 12.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 "
	      "12.33 9.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dropletdet_full_snap_bram_addr"
	      SID		      "2293:1022:50"
	      Ports		      [1, 1]
	      Position		      [425, 189, 480, 211]
	      ZOrder		      -11
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{'A5','B9','A9','C1','A3','G6','E9','A6','A7','A8','B8','B1','B3','D9','B5','B4','B6','C2'}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_addr'}},'Xilinx'=>{'"
	      "jtaghwcosim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_addr'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev"
	      "_Shared_BRAM_addr'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,403,473"
	      block_type	      "gatewayout"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ',"
	      "'texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dropletdet_full_snap_bram_data_in"
	      SID		      "2293:1022:51"
	      Ports		      [1, 1]
	      Position		      [425, 234, 480, 256]
	      ZOrder		      -12
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{'B21','B22','A22','B23','B19','C19','A20','A21','A23','B24','A24','A25','E18','D18','C18','B18'}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_in'}},'Xilinx'="
	      ">{'jtaghwcosim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_in'},'xdspkit'=>{'non_memory_mapped_port'=>"
	      "'uprev_Shared_BRAM_data_in'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "23,125,404,629"
	      block_type	      "gatewayout"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ',"
	      "'texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dropletdet_full_snap_bram_data_out"
	      SID		      "2293:1022:52"
	      Ports		      [1, 1]
	      Position		      [735, 235, 790, 255]
	      ZOrder		      -13
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to"
	      "  Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top l"
	      "evel input ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_rate"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsADC		      off
	      ADCChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      inherit_from_input      off
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_out'}},'Xilinx'"
	      "=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_out'},'xdspkit'=>{'non_memory_mapped_port'"
	      "=>'uprev_Shared_BRAM_data_out'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "22,152,420,659"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dropletdet_full_snap_bram_we"
	      SID		      "2293:1022:53"
	      Ports		      [1, 1]
	      Position		      [425, 279, 480, 301]
	      ZOrder		      -14
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{'A14'}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_we'}},'Xilinx'=>{'jt"
	      "aghwcosim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_we'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Sha"
	      "red_BRAM_we'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,404,629"
	      block_type	      "gatewayout"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ',"
	      "'texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "mem"
	      SID		      "2293:1022:20"
	      Ports		      [3, 1]
	      Position		      [565, 179, 640, 311]
	      ZOrder		      -8
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"mem"
		Location		[12, 45, 1542, 1305]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "2293:1022:21"
		  Position		  [45, 153, 75, 167]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  SID			  "2293:1022:22"
		  Position		  [45, 193, 75, 207]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In3"
		  SID			  "2293:1022:23"
		  Position		  [45, 233, 75, 247]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Disregard Subsystem"
		  SID			  "2293:1022:24"
		  Tag			  "discardX"
		  Ports			  []
		  Position		  [44, 20, 95, 70]
		  ZOrder		  -4
		  ShowName		  off
		  AttributesFormatString  "Disregard Subsystem\\nFor Generation"
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Disregard Subsystem"
		  SourceType		  "Xilinx Disregard Subsystem For Generation Block"
		  infoedit		  "Place this block into a subsystem to have System Generator ignore the subsystem during code generatio"
		  "n. This block can be used in combination with the Simulation Multiplexer block to provide an alternative simulatio"
		  "n model for another subsystem (e.g., to provide a simulation model for a black box)."
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "disregard"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "51,50,-1,-1,darkgray,black,0,0,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 ],[0 0 50 50 ],[0.1 0.1 0.1]);\np"
		  "atch([12 4 16 4 12 25 29 33 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 37 25 13 5 1"
		  "6 5 5 9 5 5 ],[0.33 0.33 0.33]);\nplot([0 0 51 51 0 ],[0 50 50 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
		  "fprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "calc_add"
		  SID			  "2293:1022:25"
		  Ports			  [1, 1]
		  Position		  [225, 150, 265, 170]
		  ZOrder		  -5
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    223
		    $ClassName		    "Simulink.Mask"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    3
		    Object {
		    $ObjectID		    224
		    Type		    "edit"
		    Name		    "data_width"
		    Prompt		    "data width"
		    Value		    "32"
		    }
		    Object {
		    $ObjectID		    225
		    Type		    "edit"
		    Name		    "addr_width"
		    Prompt		    "address width"
		    Value		    "10"
		    }
		    Object {
		    $ObjectID		    226
		    Type		    "edit"
		    Name		    "sample_rate"
		    Prompt		    "sample rate"
		    Value		    "sample_rate"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "calc_add"
		    Location		    [536, 45, 1668, 1733]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "2293:1022:26"
		    Position		    [15, 253, 45, 267]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add_sub"
		    SID			    "2293:1022:27"
		    Ports		    [2, 1]
		    Position		    [250, 201, 285, 279]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Subtraction"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "0"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "max(1, log2(32/data_width))"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "24,152,420,360"
		    block_type		    "addsub"
		    block_version	    "11.4"
		    sg_icon_stat	    "35,78,2,1,white,blue,0,32e1f85f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    SID			    "2293:1022:28"
		    Ports		    [2, 1]
		    Position		    [340, 150, 360, 270]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "20,120,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 120 120 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 120 120 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[62.22"
		    " 62.22 64.22 62.22 64.22 64.22 64.22 62.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[60.22 60.22 62.22 6"
		    "2.22 60.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[58.22 58.22 60.22 60.22 58.22 ],[1 1 1 "
		    "]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[56.22 56.22 58.22 56.22 58.22 58.22 56.22 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','"
		    "texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const"
		    SID			    "2293:1022:29"
		    Ports		    [0, 1]
		    Position		    [175, 211, 195, 229]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "max(0, 32/data_width-1)"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "max(1, log2(32/data_width))"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "sample_rate"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "536,513,474,439"
		    block_type		    "constant"
		    block_version	    "11.4"
		    sg_icon_stat	    "20,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16"
		    ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13."
		    "33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.3"
		    "3 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7."
		    "33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		    "color('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    sg_list_contents	    "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))'"
		    ",'inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|"
		    "PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>"
		    ">17','opselect'=>'C'}}}"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_addr"
		    SID			    "2293:1022:30"
		    Ports		    [1, 1]
		    Position		    [80, 248, 115, 272]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "addr_width"
		    bin_pt		    "0"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "21,51,636,521"
		    block_type		    "convert"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "lsw"
		    SID			    "2293:1022:31"
		    Ports		    [1, 1]
		    Position		    [170, 249, 200, 271]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "max(1, log2(32/data_width))"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1059,231,540,482"
		    block_type		    "slice"
		    block_version	    "11.4"
		    sg_icon_stat	    "30,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "manipulate"
		    SID			    "2293:1022:32"
		    Ports		    [0, 1]
		    Position		    [350, 71, 370, 89]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "min(1, floor(32/data_width) - 1)"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "sample_rate"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "445,457,474,461"
		    block_type		    "constant"
		    block_version	    "11.4"
		    sg_icon_stat	    "20,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16"
		    ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13."
		    "33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.3"
		    "3 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7."
		    "33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		    "color('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    sg_list_contents	    "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))'"
		    ",'inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|"
		    "PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>"
		    ">17','opselect'=>'C'}}}"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "msw"
		    SID			    "2293:1022:33"
		    Ports		    [1, 1]
		    Position		    [165, 169, 195, 191]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "addr_width - max(1, log2(32/data_width))"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "956,177,540,482"
		    block_type		    "slice"
		    block_version	    "11.4"
		    sg_icon_stat	    "30,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mux"
		    SID			    "2293:1022:34"
		    Ports		    [3, 1]
		    Position		    [420, 46, 445, 244]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "11.4"
		    sg_icon_stat	    "25,198,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 28.2857 169.714 198 0 "
		    "],[0.77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 28.2857 169.714 198 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12."
		    "66 8.325 5.325 ],[102.33 102.33 105.33 102.33 105.33 105.33 105.33 102.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 "
		    "5.325 8.325 ],[99.33 99.33 102.33 102.33 99.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],["
		    "96.33 96.33 99.33 99.33 96.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[93.33 93.33 96.33"
		    " 93.33 96.33 96.33 93.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMEN"
		    "T: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\n"
		    "color('black');port_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT"
		    ": end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "2293:1022:35"
		    Position		    [505, 138, 535, 152]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "convert_addr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "add_sub"
		    SrcPort		    1
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msw"
		    SrcPort		    1
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "manipulate"
		    SrcPort		    1
		    DstBlock		    "mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mux"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "lsw"
		    SrcPort		    1
		    DstBlock		    "add_sub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "const"
		    SrcPort		    1
		    DstBlock		    "add_sub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_addr"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "lsw"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "msw"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "mux"
		    DstPort		    2
		    }
		    }
		    }
		    Annotation {
		    SID			    "2293:1022:36"
		    Name		    "If reading/writing words\nsmaller than 32 bits,\nchange address so\nthat addressing is\nbig endian in"
		    "stead of\nlittle, otherwise\npass through"
		    Position		    [235, 77]
		    }
		    Annotation {
		    SID			    "2293:1022:37"
		    Name		    "Use behavioural HDL\nso that gets optimised \nto minimum logic"
		    Position		    [232, 322]
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "ram"
		  SID			  "2293:1022:38"
		  Ports			  [3, 1]
		  Position		  [340, 143, 400, 257]
		  ZOrder		  -6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Memory Block"
		  depth			  "2^addr_width"
		  initVector		  "init_vals"
		  distributed_mem	  "Block RAM"
		  write_mode		  "Read After Write"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  latency		  "3"
		  dbl_ovrd		  off
		  optimize		  "Area"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,435,384"
		  block_type		  "spram"
		  block_version		  "11.4"
		  sg_icon_stat		  "60,114,3,1,white,blue,0,0b4315b4,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 54 54 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 54 54 0 ]);\npatch([14.425 24.54 31.54 38.54 45.54 31.54 21.425 14.425 ],[34.77 34"
		  ".77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([21.425 31.54 24.54 14.425 21.425 ],[27.77 27.77 34.77"
		  " 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([14.425 24.54 31.54 21.425 14.425 ],[20.77 20.77 27.77 27.77 20.77 ],"
		  "[1 1 1 ]);\npatch([21.425 45.54 38.54 31.54 24.54 14.425 21.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77 ],[0."
		  "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
		  "ack');port_label('input',1,'addr');\ncolor('black');port_label('input',2,'data');\ncolor('black');port_label('inpu"
		  "t',3,'we');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sim_addr"
		  SID			  "2293:1022:39"
		  Ports			  [1, 1]
		  Position		  [110, 150, 165, 170]
		  ZOrder		  -7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway In"
		  SourceType		  "Xilinx Gateway In Block"
		  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed "
		  "point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "addr_width"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_rate"
		  dbl_ovrd		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsADC		  off
		  ADCChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  inherit_from_input	  off
		  hdl_port		  "on"
		  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_addr'}},'Xilinx'=>{'jtaghwcosim'=>{'non_"
		  "memory_mapped_port'=>'sim_addr'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_addr'}}}"
		  has_advanced_control	  "0"
		  sggui_pos		  "24,152,419,481"
		  block_type		  "gatewayin"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "55,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.6"
		  "5 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
		  "t',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT:"
		  " end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sim_data_in"
		  SID			  "2293:1022:40"
		  Ports			  [1, 1]
		  Position		  [110, 190, 165, 210]
		  ZOrder		  -8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway In"
		  SourceType		  "Xilinx Gateway In Block"
		  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilin"
		  "x fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input"
		  " ports."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_rate"
		  dbl_ovrd		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsADC		  off
		  ADCChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  inherit_from_input	  off
		  hdl_port		  "on"
		  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_in'}},'Xilinx'=>{'jtaghwcosim'=>{'n"
		  "on_memory_mapped_port'=>'sim_data_in'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_in'}}}"
		  has_advanced_control	  "0"
		  sggui_pos		  "56,254,420,659"
		  block_type		  "gatewayin"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "55,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.6"
		  "5 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
		  "t',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT:"
		  " end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sim_data_out"
		  SID			  "2293:1022:41"
		  Ports			  [1, 1]
		  Position		  [560, 189, 615, 211]
		  ZOrder		  -9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, "
		  "or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
		  "ending on how they are configured."
		  inherit_from_input	  off
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{'B21','B22','A22','B23','B19','C19','A20','A21','A23','B24','A24','A25','E18','D18','C18','B18'}"
		  UseAsDAC		  off
		  DACChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_out'}},'Xilinx'=>{'jtaghwcosim'=>{'"
		  "non_memory_mapped_port'=>'sim_data_out'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_out'}}}"
		  has_advanced_control	  "0"
		  sggui_pos		  "23,125,404,629"
		  block_type		  "gatewayout"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.6"
		  "5 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14"
		  ".33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33"
		  " 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
		  "1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 "
		  "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		  "_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "sim_munge_in"
		  SID			  "2293:1022:42"
		  Ports			  [1, 1]
		  Position		  [225, 186, 265, 214]
		  ZOrder		  -10
		  BackgroundColor	  "[0.494000, 1.000000, 0.494000]"
		  AttributesFormatString  "split:32\njoin:0\nUnsigned [32,0]"
		  AncestorBlock		  "casper_library_flow_control/munge"
		  LibraryVersion	  "*"
		  UserDataPersistent	  on
		  UserData		  "DataTag21"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    227
		    $ClassName		    "Simulink.Mask"
		    Type		    "munge"
		    Description		    "Splits an input bus into the specified number of divisions and then recombines them in the ord"
		    "er specified (most significant division = 0,least = number divisions-1)"
		    Initialization	    "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n    'or"
		    "der', order, ...\n    'arith_type_out', arith_type_out, ...\n    'bin_pt_out', bin_pt_out);"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    5
		    Object {
		    $ObjectID		    228
		    Type		    "edit"
		    Name		    "divisions"
		    Prompt		    "Number of divisions"
		    Value		    "1"
		    }
		    Object {
		    $ObjectID		    229
		    Type		    "edit"
		    Name		    "div_size"
		    Prompt		    "Division size (bits)"
		    Value		    "32"
		    }
		    Object {
		    $ObjectID		    230
		    Type		    "edit"
		    Name		    "order"
		    Prompt		    "Division packing order"
		    Value		    "[0]"
		    }
		    Object {
		    $ObjectID		    231
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Unsigned"
		    Cell		    "Signed  (2's comp)"
		    Cell		    "Floating-point"
		    PropName		    "TypeOptions"
		    }
		    Name		    "arith_type_out"
		    Prompt		    "Output arithmetic type"
		    Value		    "Unsigned"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    232
		    Type		    "edit"
		    Name		    "bin_pt_out"
		    Prompt		    "Output binary point"
		    Value		    "0"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "sim_munge_in"
		    Location		    [356, 45, 1533, 1647]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "2293:1022:42:1"
		    Position		    [40, 30, 70, 50]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret_out"
		    SID			    "2293:1022:42:2"
		    Ports		    [1, 1]
		    Position		    [655, 30, 710, 50]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "55,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "2293:1022:42:3"
		    Position		    [780, 30, 810, 50]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret_out"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "reinterpret_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "sim_munge_out"
		  SID			  "2293:1022:43"
		  Ports			  [1, 1]
		  Position		  [460, 186, 500, 214]
		  ZOrder		  -11
		  BackgroundColor	  "[0.494000, 1.000000, 0.494000]"
		  AttributesFormatString  "split:32\njoin:0\nUnsigned [32,0]"
		  AncestorBlock		  "casper_library_flow_control/munge"
		  LibraryVersion	  "*"
		  UserDataPersistent	  on
		  UserData		  "DataTag22"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    233
		    $ClassName		    "Simulink.Mask"
		    Type		    "munge"
		    Description		    "Splits an input bus into the specified number of divisions and then recombines them in the ord"
		    "er specified (most significant division = 0,least = number divisions-1)"
		    Initialization	    "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n    'or"
		    "der', order, ...\n    'arith_type_out', arith_type_out, ...\n    'bin_pt_out', bin_pt_out);"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    5
		    Object {
		    $ObjectID		    234
		    Type		    "edit"
		    Name		    "divisions"
		    Prompt		    "Number of divisions"
		    Value		    "1"
		    }
		    Object {
		    $ObjectID		    235
		    Type		    "edit"
		    Name		    "div_size"
		    Prompt		    "Division size (bits)"
		    Value		    "32"
		    }
		    Object {
		    $ObjectID		    236
		    Type		    "edit"
		    Name		    "order"
		    Prompt		    "Division packing order"
		    Value		    "[0]"
		    }
		    Object {
		    $ObjectID		    237
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Unsigned"
		    Cell		    "Signed  (2's comp)"
		    Cell		    "Floating-point"
		    PropName		    "TypeOptions"
		    }
		    Name		    "arith_type_out"
		    Prompt		    "Output arithmetic type"
		    Value		    "Unsigned"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    238
		    Type		    "edit"
		    Name		    "bin_pt_out"
		    Prompt		    "Output binary point"
		    Value		    "0"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "sim_munge_out"
		    Location		    [356, 45, 1533, 1647]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "2293:1022:43:1"
		    Position		    [40, 30, 70, 50]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret_out"
		    SID			    "2293:1022:43:2"
		    Ports		    [1, 1]
		    Position		    [655, 30, 710, 50]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "55,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "2293:1022:43:3"
		    Position		    [780, 30, 810, 50]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret_out"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "reinterpret_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sim_we"
		  SID			  "2293:1022:44"
		  Ports			  [1, 1]
		  Position		  [110, 230, 165, 250]
		  ZOrder		  -12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway In"
		  SourceType		  "Xilinx Gateway In Block"
		  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed "
		  "point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_rate"
		  dbl_ovrd		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsADC		  off
		  ADCChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  inherit_from_input	  off
		  hdl_port		  "on"
		  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_we'}},'Xilinx'=>{'jtaghwcosim'=>{'non_me"
		  "mory_mapped_port'=>'sim_we'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_we'}}}"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "gatewayin"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "55,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.6"
		  "5 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
		  "t',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT:"
		  " end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "2293:1022:45"
		  Position		  [665, 193, 695, 207]
		  ZOrder		  -13
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sim_munge_in"
		  SrcPort		  1
		  DstBlock		  "ram"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ram"
		  SrcPort		  1
		  DstBlock		  "sim_munge_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sim_we"
		  SrcPort		  1
		  DstBlock		  "ram"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sim_data_in"
		  SrcPort		  1
		  DstBlock		  "sim_munge_in"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sim_addr"
		  SrcPort		  1
		  DstBlock		  "calc_add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In3"
		  SrcPort		  1
		  DstBlock		  "sim_we"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sim_data_out"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In2"
		  SrcPort		  1
		  DstBlock		  "sim_data_in"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "sim_addr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sim_munge_out"
		  SrcPort		  1
		  DstBlock		  "sim_data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "calc_add"
		  SrcPort		  1
		  DstBlock		  "ram"
		  DstPort		  1
		}
		Annotation {
		  SID			  "2293:1022:46"
		  Name			  "Undo address \nmanipulation for\nsimulated data"
		  Position		  [244, 114]
		}
		Annotation {
		  SID			  "2293:1022:47"
		  Name			  "Undo data manipulation on way in and redo on way out for simulated data"
		  Position		  [372, 308]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "munge_in"
	      SID		      "2293:1022:48"
	      Ports		      [1, 1]
	      Position		      [130, 231, 170, 259]
	      ZOrder		      -9
	      BackgroundColor	      "[0.494000, 1.000000, 0.494000]"
	      AttributesFormatString  "split:32\njoin:0\nUnsigned [32,0]"
	      AncestorBlock	      "casper_library_flow_control/munge"
	      LibraryVersion	      "*"
	      UserDataPersistent      on
	      UserData		      "DataTag23"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		239
		$ClassName		"Simulink.Mask"
		Type			"munge"
		Description		"Splits an input bus into the specified number of divisions and then recombines them in the order speci"
		"fied (most significant division = 0,least = number divisions-1)"
		Initialization		"munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n    'order', o"
		"rder, ...\n    'arith_type_out', arith_type_out, ...\n    'bin_pt_out', bin_pt_out);"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    240
		    Type		    "edit"
		    Name		    "divisions"
		    Prompt		    "Number of divisions"
		    Value		    "1"
		  }
		  Object {
		    $ObjectID		    241
		    Type		    "edit"
		    Name		    "div_size"
		    Prompt		    "Division size (bits)"
		    Value		    "32"
		  }
		  Object {
		    $ObjectID		    242
		    Type		    "edit"
		    Name		    "order"
		    Prompt		    "Division packing order"
		    Value		    "[0]"
		  }
		  Object {
		    $ObjectID		    243
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Unsigned"
		    Cell		    "Signed  (2's comp)"
		    Cell		    "Floating-point"
		    PropName		    "TypeOptions"
		    }
		    Name		    "arith_type_out"
		    Prompt		    "Output arithmetic type"
		    Value		    "Unsigned"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    244
		    Type		    "edit"
		    Name		    "bin_pt_out"
		    Prompt		    "Output binary point"
		    Value		    "0"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"munge_in"
		Location		[356, 45, 1533, 1647]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"3"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  "2293:1022:48:1"
		  Position		  [40, 30, 70, 50]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret_out"
		  SID			  "2293:1022:48:2"
		  Ports			  [1, 1]
		  Position		  [655, 30, 710, 50]
		  ZOrder		  -2
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "55,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "2293:1022:48:3"
		  Position		  [780, 30, 810, 50]
		  ZOrder		  -3
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "reinterpret_out"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "reinterpret_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "munge_out"
	      SID		      "2293:1022:49"
	      Ports		      [1, 1]
	      Position		      [890, 231, 930, 259]
	      ZOrder		      -10
	      BackgroundColor	      "[0.494000, 1.000000, 0.494000]"
	      AttributesFormatString  "split:32\njoin:0\nUnsigned [32,0]"
	      AncestorBlock	      "casper_library_flow_control/munge"
	      LibraryVersion	      "*"
	      UserDataPersistent      on
	      UserData		      "DataTag24"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		245
		$ClassName		"Simulink.Mask"
		Type			"munge"
		Description		"Splits an input bus into the specified number of divisions and then recombines them in the order speci"
		"fied (most significant division = 0,least = number divisions-1)"
		Initialization		"munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n    'order', o"
		"rder, ...\n    'arith_type_out', arith_type_out, ...\n    'bin_pt_out', bin_pt_out);"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    246
		    Type		    "edit"
		    Name		    "divisions"
		    Prompt		    "Number of divisions"
		    Value		    "1"
		  }
		  Object {
		    $ObjectID		    247
		    Type		    "edit"
		    Name		    "div_size"
		    Prompt		    "Division size (bits)"
		    Value		    "32"
		  }
		  Object {
		    $ObjectID		    248
		    Type		    "edit"
		    Name		    "order"
		    Prompt		    "Division packing order"
		    Value		    "[0]"
		  }
		  Object {
		    $ObjectID		    249
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Unsigned"
		    Cell		    "Signed  (2's comp)"
		    Cell		    "Floating-point"
		    PropName		    "TypeOptions"
		    }
		    Name		    "arith_type_out"
		    Prompt		    "Output arithmetic type"
		    Value		    "Unsigned"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    250
		    Type		    "edit"
		    Name		    "bin_pt_out"
		    Prompt		    "Output binary point"
		    Value		    "0"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"munge_out"
		Location		[356, 45, 1533, 1647]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"3"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  "2293:1022:49:1"
		  Position		  [40, 30, 70, 50]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret_out"
		  SID			  "2293:1022:49:2"
		  Ports			  [1, 1]
		  Position		  [655, 30, 710, 50]
		  ZOrder		  -2
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "55,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "2293:1022:49:3"
		  Position		  [780, 30, 810, 50]
		  ZOrder		  -3
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "reinterpret_out"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "reinterpret_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      SID		      "2293:1022:54"
	      Position		      [980, 238, 1010, 252]
	      ZOrder		      -15
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "munge_in"
	      SrcPort		      1
	      DstBlock		      "convert_din1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "munge_out"
	      SrcPort		      1
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "convert_we"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addr"
	      SrcPort		      1
	      DstBlock		      "calc_add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mem"
	      SrcPort		      1
	      DstBlock		      "dropletdet_full_snap_bram_data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dropletdet_full_snap_bram_data_out"
	      SrcPort		      1
	      DstBlock		      "munge_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_we"
	      SrcPort		      1
	      DstBlock		      "dropletdet_full_snap_bram_we"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dropletdet_full_snap_bram_addr"
	      SrcPort		      1
	      DstBlock		      "mem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dropletdet_full_snap_bram_data_in"
	      SrcPort		      1
	      DstBlock		      "mem"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "dropletdet_full_snap_bram_we"
	      SrcPort		      1
	      DstBlock		      "mem"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "calc_add"
	      SrcPort		      1
	      DstBlock		      "convert_addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "munge_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_din1"
	      SrcPort		      1
	      DstBlock		      "dropletdet_full_snap_bram_data_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_addr"
	      SrcPort		      1
	      DstBlock		      "dropletdet_full_snap_bram_addr"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "cast"
	  SID			  "2293:1023"
	  Ports			  [1, 1]
	  Position		  [335, 122, 365, 138]
	  ZOrder		  -9
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "22,98,538,429"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'ca"
	  "st');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Constant
	  Name			  "const0"
	  SID			  "2293:1024"
	  Position		  [180, 240, 200, 260]
	  ZOrder		  -10
	  Value			  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ctrl"
	  SID			  "2293:1026"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [215, 235, 315, 265]
	  ZOrder		  -12
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  AttributesFormatString  "1input"
	  AncestorBlock		  "xps_library/software register"
	  LibraryVersion	  "*1.510"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    251
	    $ClassName		    "Simulink.Mask"
	    Type		    "swreg"
	    Initialization	    "swreg_init(gcb)"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      10
	      Object {
		$ObjectID		252
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "one value"
		  Cell			  "fields of equal size"
		  Cell			  "fields of arbitrary size"
		  PropName		  "TypeOptions"
		}
		Name			"mode"
		Prompt			"Mode:"
		Value			"one value"
		Evaluate		"off"
		Callback		"swreg_cb(gcb);"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		253
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "To Processor"
		  Cell			  "From Processor"
		  PropName		  "TypeOptions"
		}
		Name			"io_dir"
		Prompt			"I/O direction"
		Value			"From Processor"
		Callback		"mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcmp(get_p"
		"aram(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\nelse\n    m"
		"ask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_enables);"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		254
		Type			"edit"
		Name			"io_delay"
		Prompt			"I/O delay"
		Value			"0"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		255
		Type			"edit"
		Name			"sample_period"
		Prompt			"Sample period"
		Value			"1"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		256
		Type			"edit"
		Name			"names"
		Prompt			"Name:"
		Value			"reg"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		257
		Type			"edit"
		Name			"bitwidths"
		Prompt			"Bitwidth:"
		Value			"32"
		Enabled			"off"
		Callback		"blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_widths = eval(get_param(blk, 'bitwidths'));\nif (strc"
		"mp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_widths) > 1),\n    error('Only one"
		" width may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary size')\n    current_names = text"
		"scan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n    current_names = current_names{1"
		"};\n    numios = length(current_names);\n    if length(current_widths) ~= numios,\n        error('%d field names spe"
		"cified, but %d widths?', numios, length(current_widths));\n    end\nend\ntotal_width = 0;\nfor ctr = 1 : length(curr"
		"ent_widths),\n    total_width = total_width + current_widths(ctr);\nend\nif total_width > 32,\n    error('Total widt"
		"h must be 32 or less, set to %d.', total_width);\nend"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		258
		Type			"edit"
		Name			"arith_types"
		Prompt			"Type (ufix=0, fix=1, bool=2):"
		Value			"0"
		Callback		"blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_types = eval(get_param(blk, 'arith_types'));\nnumios "
		"= length(current_types);\nif (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_"
		"types) > 1),\n    error('Only one type may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary "
		"size')\n    current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n   "
		" current_names = current_names{1};\n    numios = length(current_names);\n    if length(current_types) ~= numios,\n  "
		"      error('%d field names specified, but %d types?', numios, length(current_types));\n    end\nend\nproblem = 0;\n"
		"for ctr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = "
		"numios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		259
		Type			"edit"
		Name			"bin_pts"
		Prompt			"Binary pt:"
		Value			"0"
		Callback		"blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_bins = eval(get_param(blk, 'bin_pts'));\nif (strcmp(m"
		"ode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_bins) > 1),\n    error('Only one binar"
		"y pt may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary size')\n    current_names = textsc"
		"an(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n    current_names = current_names{1};"
		"\n    numios = length(current_names);\n    if length(current_bins) ~= numios,\n        error('%d field names specifi"
		"ed, but %d binary pts?', numios, length(current_bins));\n    end\nend"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		260
		Type			"checkbox"
		Name			"sim_port"
		Prompt			"Provide sim input/output?"
		Value			"on"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		261
		Type			"checkbox"
		Name			"show_format"
		Prompt			"Print format string?"
		Value			"off"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "ctrl"
	    Location		    [1920, 0, 3200, 1024]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "8647"
	    Block {
	      BlockType		      Inport
	      Name		      "sim_1"
	      SID		      "2293:1026:6765"
	      Position		      [100, 100, 150, 120]
	      ZOrder		      6710
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dropletdet_full_snap_ctrl_user_data_out"
	      SID		      "2293:1026:8641"
	      Ports		      [1, 1]
	      Position		      [900, 100, 950, 120]
	      ZOrder		      8586
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to"
	      "  Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top l"
	      "evel input ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "1"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsADC		      off
	      ADCChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      inherit_from_input      off
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "io_delay"
	      SID		      "2293:1026:8642"
	      Ports		      [1, 1]
	      Position		      [1000, 100, 1050, 120]
	      ZOrder		      8587
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reint1"
	      SID		      "2293:1026:8647"
	      Ports		      [1, 1]
	      Position		      [1300, 100, 1350, 120]
	      ZOrder		      8592
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice_reg"
	      SID		      "2293:1026:8646"
	      Ports		      [1, 1]
	      Position		      [1100, 100, 1150, 120]
	      ZOrder		      8591
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "32"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "in_reg"
	      SID		      "2293:1026:6771"
	      Position		      [1500, 100, 1550, 120]
	      ZOrder		      6716
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "dropletdet_full_snap_ctrl_user_data_out"
	      SrcPort		      1
	      DstBlock		      "io_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_1"
	      SrcPort		      1
	      Points		      [135, 0; 0, -15; 595, 0]
	      DstBlock		      "dropletdet_full_snap_ctrl_user_data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "io_delay"
	      SrcPort		      1
	      DstBlock		      "slice_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice_reg"
	      SrcPort		      1
	      DstBlock		      "reint1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reint1"
	      SrcPort		      1
	      DstBlock		      "in_reg"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "dat_del"
	  SID			  "2293:1027"
	  Ports			  [1, 1]
	  Position		  [880, 200, 905, 220]
	  ZOrder		  -13
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "22,98,419,315"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14.2"
	  "2 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22 ],"
	  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9.55 1"
	  "6.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');"
	  "\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "g_tr_en_cnt"
	  SID			  "2293:1029"
	  Position		  [1030, 367, 1045, 383]
	  ZOrder		  -15
	}
	Block {
	  BlockType		  Terminator
	  Name			  "gbram"
	  SID			  "2293:1030"
	  Position		  [1030, 202, 1045, 218]
	  ZOrder		  -16
	}
	Block {
	  BlockType		  Terminator
	  Name			  "gstatus"
	  SID			  "2293:1031"
	  Position		  [1030, 312, 1045, 328]
	  ZOrder		  -17
	}
	Block {
	  BlockType		  Terminator
	  Name			  "gval"
	  SID			  "2293:1032"
	  Position		  [1030, 92, 1045, 108]
	  ZOrder		  -18
	}
	Block {
	  BlockType		  Reference
	  Name			  "never"
	  SID			  "2293:1242"
	  Ports			  [0, 1]
	  Position		  [250, 282, 280, 298]
	  ZOrder		  5244
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "30,16,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ri"
	  SID			  "2293:1033"
	  Ports			  [1, 1]
	  Position		  [240, 122, 300, 138]
	  ZOrder		  -19
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 16 16 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([27"
	  ".55 34.44 32.44 30.44 28.44 25.55 27.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "status"
	  SID			  "2293:1034"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [905, 305, 1005, 335]
	  ZOrder		  -20
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  AttributesFormatString  "1output"
	  AncestorBlock		  "xps_library/software register"
	  LibraryVersion	  "*1.510"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    262
	    $ClassName		    "Simulink.Mask"
	    Type		    "swreg"
	    Initialization	    "swreg_init(gcb)"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      10
	      Object {
		$ObjectID		263
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "one value"
		  Cell			  "fields of equal size"
		  Cell			  "fields of arbitrary size"
		  PropName		  "TypeOptions"
		}
		Name			"mode"
		Prompt			"Mode:"
		Value			"one value"
		Evaluate		"off"
		Callback		"swreg_cb(gcb);"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		264
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "To Processor"
		  Cell			  "From Processor"
		  PropName		  "TypeOptions"
		}
		Name			"io_dir"
		Prompt			"I/O direction"
		Value			"To Processor"
		Callback		"mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcmp(get_p"
		"aram(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\nelse\n    m"
		"ask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_enables);"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		265
		Type			"edit"
		Name			"io_delay"
		Prompt			"I/O delay"
		Value			"0"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		266
		Type			"edit"
		Name			"sample_period"
		Prompt			"Sample period"
		Value			"1"
		Enabled			"off"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		267
		Type			"edit"
		Name			"names"
		Prompt			"Name:"
		Value			"reg"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		268
		Type			"edit"
		Name			"bitwidths"
		Prompt			"Bitwidth:"
		Value			"32"
		Enabled			"off"
		Callback		"blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_widths = eval(get_param(blk, 'bitwidths'));\nif (strc"
		"mp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_widths) > 1),\n    error('Only one"
		" width may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary size')\n    current_names = text"
		"scan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n    current_names = current_names{1"
		"};\n    numios = length(current_names);\n    if length(current_widths) ~= numios,\n        error('%d field names spe"
		"cified, but %d widths?', numios, length(current_widths));\n    end\nend\ntotal_width = 0;\nfor ctr = 1 : length(curr"
		"ent_widths),\n    total_width = total_width + current_widths(ctr);\nend\nif total_width > 32,\n    error('Total widt"
		"h must be 32 or less, set to %d.', total_width);\nend"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		269
		Type			"edit"
		Name			"arith_types"
		Prompt			"Type (ufix=0, fix=1, bool=2):"
		Value			"0"
		Callback		"blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_types = eval(get_param(blk, 'arith_types'));\nnumios "
		"= length(current_types);\nif (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_"
		"types) > 1),\n    error('Only one type may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary "
		"size')\n    current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n   "
		" current_names = current_names{1};\n    numios = length(current_names);\n    if length(current_types) ~= numios,\n  "
		"      error('%d field names specified, but %d types?', numios, length(current_types));\n    end\nend\nproblem = 0;\n"
		"for ctr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = "
		"numios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		270
		Type			"edit"
		Name			"bin_pts"
		Prompt			"Binary pt:"
		Value			"0"
		Callback		"blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_bins = eval(get_param(blk, 'bin_pts'));\nif (strcmp(m"
		"ode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_bins) > 1),\n    error('Only one binar"
		"y pt may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary size')\n    current_names = textsc"
		"an(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n    current_names = current_names{1};"
		"\n    numios = length(current_names);\n    if length(current_bins) ~= numios,\n        error('%d field names specifi"
		"ed, but %d binary pts?', numios, length(current_bins));\n    end\nend"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		271
		Type			"checkbox"
		Name			"sim_port"
		Prompt			"Provide sim input/output?"
		Value			"on"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		272
		Type			"checkbox"
		Name			"show_format"
		Prompt			"Print format string?"
		Value			"off"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "status"
	    Location		    [1920, 0, 3200, 1024]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "8107"
	    Block {
	      BlockType		      Inport
	      Name		      "out_reg"
	      SID		      "2293:1034:6720"
	      Position		      [100, 100, 150, 120]
	      ZOrder		      6672
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "assert_reg"
	      SID		      "2293:1034:8106"
	      Ports		      [1, 1]
	      Position		      [200, 100, 250, 120]
	      ZOrder		      8051
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Assert"
	      SourceType	      "Xilinx Assert Block"
	      infoedit		      "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware"
	      " this block costs nothing."
	      assert_type	      on
	      type_source	      "Explicitly"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      assert_rate	      off
	      rate_source	      "Explicitly"
	      period		      "1"
	      output_port	      on
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "assert"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('Assert');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cast_gw"
	      SID		      "2293:1034:8104"
	      Ports		      [1, 1]
	      Position		      [700, 100, 750, 120]
	      ZOrder		      8049
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dropletdet_full_snap_status_user_data_in"
	      SID		      "2293:1034:8105"
	      Ports		      [1, 1]
	      Position		      [900, 100, 950, 120]
	      ZOrder		      8050
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','o"
	      "n');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "io_delay"
	      SID		      "2293:1034:8103"
	      Ports		      [1, 1]
	      Position		      [600, 100, 650, 120]
	      ZOrder		      8048
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reint1"
	      SID		      "2293:1034:8107"
	      Ports		      [1, 1]
	      Position		      [300, 100, 350, 120]
	      ZOrder		      8052
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sim_out"
	      SID		      "2293:1034:6738"
	      Position		      [1300, 100, 1350, 120]
	      ZOrder		      6690
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "io_delay"
	      SrcPort		      1
	      DstBlock		      "cast_gw"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cast_gw"
	      SrcPort		      1
	      DstBlock		      "dropletdet_full_snap_status_user_data_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dropletdet_full_snap_status_user_data_in"
	      SrcPort		      1
	      DstBlock		      "sim_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "out_reg"
	      SrcPort		      1
	      DstBlock		      "assert_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "assert_reg"
	      SrcPort		      1
	      DstBlock		      "reint1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reint1"
	      SrcPort		      1
	      DstBlock		      "io_delay"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "vin_const"
	  SID			  "2293:1244"
	  Ports			  [0, 1]
	  Position		  [250, 82, 280, 98]
	  ZOrder		  5246
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "30,16,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "we_del"
	  SID			  "2293:1039"
	  Ports			  [1, 1]
	  Position		  [880, 255, 905, 275]
	  ZOrder		  -25
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "21,71,419,315"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14.2"
	  "2 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22 ],"
	  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9.55 1"
	  "6.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ri"
	  SrcPort		  1
	  DstBlock		  "cast"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cast"
	  SrcPort		  1
	  DstBlock		  "basic_ctrl"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "basic_ctrl"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "basic_ctrl"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "never"
	  SrcPort		  1
	  DstBlock		  "basic_ctrl"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "const0"
	  SrcPort		  1
	  DstBlock		  "ctrl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ctrl"
	  SrcPort		  1
	  DstBlock		  "basic_ctrl"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "basic_ctrl"
	  SrcPort		  1
	  DstBlock		  "add_gen"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "basic_ctrl"
	  SrcPort		  2
	  DstBlock		  "add_gen"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "basic_ctrl"
	  SrcPort		  3
	  DstBlock		  "add_gen"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "basic_ctrl"
	  SrcPort		  4
	  DstBlock		  "add_gen"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "basic_ctrl"
	  SrcPort		  5
	  DstBlock		  "add_gen"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "basic_ctrl"
	  SrcPort		  6
	  DstBlock		  "add_gen"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "add_gen"
	  SrcPort		  5
	  DstBlock		  "status"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "status"
	  SrcPort		  1
	  DstBlock		  "gstatus"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vin_const"
	  SrcPort		  1
	  DstBlock		  "basic_ctrl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "add_gen"
	  SrcPort		  1
	  DstBlock		  "gval"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "add_gen"
	  SrcPort		  6
	  DstBlock		  "g_tr_en_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "add_gen"
	  SrcPort		  2
	  DstBlock		  "add_del"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "add_gen"
	  SrcPort		  3
	  DstBlock		  "dat_del"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "add_gen"
	  SrcPort		  4
	  DstBlock		  "we_del"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "add_del"
	  SrcPort		  1
	  DstBlock		  "bram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dat_del"
	  SrcPort		  1
	  DstBlock		  "bram"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "we_del"
	  SrcPort		  1
	  DstBlock		  "bram"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "bram"
	  SrcPort		  1
	  DstBlock		  "gbram"
	  DstPort		  1
	}
	Annotation {
	  SID			  "2293:1040"
	  Name			  "Generate stop\nwhen in circular\ncapture mode"
	  Position		  [681, 32]
	}
	Annotation {
	  SID			  "2293:1041"
	  Name			  "Delay start\nof capture"
	  Position		  [566, 32]
	}
	Annotation {
	  SID			  "2293:1042"
	  Name			  "ctrl:\nbit0: Put a posedge here \n        to enable a new capture.\nbit1: ignore external trigger \n     "
	  "   and trigger immediately.\nbit2: ignore external write \n        enable and capture on \n        every FPGA clock"
	  ".\nbit3: continuously capture \n        data until we get an \n        external stop command."
	  Position		  [20, 247]
	  HorizontalAlignment	  "left"
	}
	Annotation {
	  SID			  "2293:1043"
	  Name			  "Offset in vector\nfrom first element \ncaptured, used \nduring circular capture"
	  Position		  [958, 442]
	}
	Annotation {
	  SID			  "2293:1044"
	  Name			  "Number of \nbytes in \nbuffer and \ndone bit"
	  Position		  [867, 348]
	}
	Annotation {
	  SID			  "2293:1045"
	  Name			  "Number of valid\ndata samples to\nskip after trigger\nbefore starting\ncapture"
	  Position		  [259, 411]
	}
	Annotation {
	  SID			  "2293:1046"
	  Name			  "Value on vin \naligned with \nfirst sample on\ndin captured"
	  Position		  [956, 43]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "sync_gen"
      SID		      "2264"
      Ports		      [1, 1]
      Position		      [2025, 1936, 2090, 1974]
      ZOrder		      7001
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		273
	$ClassName		"Simulink.Mask"
	Object {
	  $PropName		  "Parameters"
	  $ObjectID		  274
	  $ClassName		  "Simulink.MaskParameter"
	  Type			  "edit"
	  Name			  "sync_per"
	  Prompt		  "Sync period:"
	  Value			  "312500000"
	}
      }
      System {
	Name			"sync_gen"
	Location		[0, 0, 1440, 875]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  SID			  "2265"
	  Position		  [35, 133, 65, 147]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  SID			  "2266"
	  Ports			  [0, 1]
	  Position		  [290, 155, 305, 175]
	  ZOrder		  -2
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "1"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "nextpow2(sync_per)"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,473,439"
	  block_type		  "constant"
	  block_version		  "11.4"
	  sg_icon_stat		  "15,20,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16.33 16.3"
	  "3 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13.33 16.33 16"
	  ".33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1"
	  " 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946"
	  " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
	  "_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant6"
	  SID			  "2267"
	  Ports			  [0, 1]
	  Position		  [140, 180, 220, 200]
	  ZOrder		  -3
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "sync_per-2"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "nextpow2(sync_per)"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,46,473,491"
	  block_type		  "constant"
	  block_version		  "11.4"
	  sg_icon_stat		  "80,20,0,1,white,blue,0,b565f92a,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16.33 16.3"
	  "3 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13.33 16.33 16"
	  ".33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1"
	  " 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946"
	  " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
	  "_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter1"
	  SID			  "2268"
	  Ports			  [1, 1]
	  Position		  [165, 136, 220, 174]
	  ZOrder		  -4
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "nextpow2(sync_per)"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  off
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  on
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "1246,88,419,748"
	  block_type		  "counter"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,38,1,1,white,blue,0,803eba70,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46.8"
	  "8 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');disp('{\\fontsize{14}\\"
	  "bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  "2269"
	  Ports			  [2, 1]
	  Position		  [110, 125, 125, 180]
	  ZOrder		  -5
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "11.4"
	  sg_icon_stat		  "15,55,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 55 55 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 15 15 0 0 ],[0 0 55 55 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[29.22 29.22 31.22 29"
	  ".22 31.22 31.22 31.22 29.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[27.22 27.22 29.22 29.22 27.22 ],[0.931"
	  " 0.946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[25.22 25.22 27.22 27.22 25.22 ],[1 1 1 ]);\npatch([4.55 11.44 "
	  "9.44 7.44 5.44 2.55 4.55 ],[23.22 23.22 25.22 23.22 25.22 25.22 23.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT"
	  ": end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('or');\nfprintf('','COMM"
	  "ENT: end icon text');"
	  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_fu"
	  "nction'=>'OR'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  SID			  "2270"
	  Ports			  [3, 1]
	  Position		  [325, 104, 340, 176]
	  ZOrder		  -6
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,369"
	  block_type		  "mux"
	  block_version		  "11.4"
	  sg_icon_stat		  "15,72,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 10.2857 61.7143 72 0 ],[0.7"
	  "7 0.82 0.91 ]);\nplot([0 15 15 0 0 ],[0 10.2857 61.7143 72 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ]"
	  ",[38.22 38.22 40.22 38.22 40.22 40.22 40.22 38.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[36.22 36.22 38.2"
	  "2 38.22 36.22 ],[0.931 0.946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[34.22 34.22 36.22 36.22 34.22 ],[1 1 1 ]"
	  ");\npatch([4.55 11.44 9.44 7.44 5.44 2.55 4.55 ],[32.22 32.22 34.22 32.22 34.22 34.22 32.22 ],[0.931 0.946 0.973 ])"
	  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
	  "nput',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\n\ncolor('b"
	  "lack');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  SID			  "2271"
	  Ports			  [2, 1]
	  Position		  [245, 139, 260, 206]
	  ZOrder		  -7
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a=b"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,215"
	  block_type		  "relational"
	  block_version		  "11.4"
	  sg_icon_stat		  "15,67,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 67 67 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 15 15 0 0 ],[0 0 67 67 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[35.22 35.22 37.22 35"
	  ".22 37.22 37.22 37.22 35.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[33.22 33.22 35.22 35.22 33.22 ],[0.931"
	  " 0.946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[31.22 31.22 33.22 33.22 31.22 ],[1 1 1 ]);\npatch([4.55 11.44 "
	  "9.44 7.44 5.44 2.55 4.55 ],[29.22 29.22 31.22 29.22 31.22 31.22 29.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT"
	  ": end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('"
	  "black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa = b','texmode','on');\ncolor('black"
	  "');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync"
	  SID			  "2272"
	  Position		  [365, 133, 395, 147]
	  ZOrder		  -8
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Counter1"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 35; -200, 0; 0, -45]
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Counter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Mux"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "ten_Gbe0"
      SID		      "2247"
      Tag		      "xps:tengbe_v2"
      Ports		      [8, 12]
      Position		      [2040, 563, 2185, 862]
      ZOrder		      6988
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.507"
      SourceBlock	      "xps_library/ten_Gbe_v2"
      SourceType	      "ten_GbE_v2"
      flavour		      "sfp+"
      slot		      "1"
      port_r1		      "0"
      port_r2_cx4	      "0"
      port_r2_sfpp	      "0"
      rx_dist_ram	      off
      large_frames	      on
      show_param	      off
      pre_emph_r2	      "1.07"
      pre_emph		      "3"
      post_emph_r2	      "0.18"
      rxeqmix_r2	      "7"
      swing_r2		      "940"
      swing		      "800"
      fab_en		      on
      fab_mac		      "hex2dec('123456780000')"
      fab_ip		      "192*(2^24) + 168*(2^16) + 5*(2^8) + 20*(2^0)"
      fab_udp		      "10000"
      fab_gate		      "1"
      cpu_rx_en		      on
      cpu_tx_en		      on
      ttl		      "hex2dec('FF')"
    }
    Block {
      BlockType		      Reference
      Name		      "ten_Gbe1"
      SID		      "1709"
      Tag		      "xps:tengbe_v2"
      Ports		      [8, 12]
      Position		      [3110, 648, 3255, 947]
      ZOrder		      6959
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.507"
      SourceBlock	      "xps_library/ten_Gbe_v2"
      SourceType	      "ten_GbE_v2"
      flavour		      "sfp+"
      slot		      "1"
      port_r1		      "0"
      port_r2_cx4	      "0"
      port_r2_sfpp	      "1"
      rx_dist_ram	      off
      large_frames	      on
      show_param	      off
      pre_emph_r2	      "1.07"
      pre_emph		      "3"
      post_emph_r2	      "0.18"
      rxeqmix_r2	      "7"
      swing_r2		      "940"
      swing		      "800"
      fab_en		      on
      fab_mac		      "hex2dec('123456780000')"
      fab_ip		      "192*(2^24) + 168*(2^16) + 5*(2^8) + 20*(2^0)"
      fab_udp		      "10000"
      fab_gate		      "1"
      cpu_rx_en		      on
      cpu_tx_en		      on
      ttl		      "hex2dec('FF')"
    }
    Block {
      BlockType		      Reference
      Name		      "ten_Gbe2"
      SID		      "1712"
      Tag		      "xps:tengbe_v2"
      Ports		      [8, 12]
      Position		      [2190, 1203, 2335, 1502]
      ZOrder		      6962
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.507"
      SourceBlock	      "xps_library/ten_Gbe_v2"
      SourceType	      "ten_GbE_v2"
      flavour		      "sfp+"
      slot		      "1"
      port_r1		      "0"
      port_r2_cx4	      "0"
      port_r2_sfpp	      "2"
      rx_dist_ram	      off
      large_frames	      on
      show_param	      off
      pre_emph_r2	      "1.07"
      pre_emph		      "3"
      post_emph_r2	      "0.18"
      rxeqmix_r2	      "7"
      swing_r2		      "940"
      swing		      "800"
      fab_en		      on
      fab_mac		      "hex2dec('123456780000')"
      fab_ip		      "192*(2^24) + 168*(2^16) + 5*(2^8) + 20*(2^0)"
      fab_udp		      "10000"
      fab_gate		      "1"
      cpu_rx_en		      on
      cpu_tx_en		      on
      ttl		      "hex2dec('FF')"
    }
    Block {
      BlockType		      Reference
      Name		      "ten_Gbe3"
      SID		      "1707"
      Tag		      "xps:tengbe_v2"
      Ports		      [8, 12]
      Position		      [3160, 1198, 3305, 1497]
      ZOrder		      6957
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.507"
      SourceBlock	      "xps_library/ten_Gbe_v2"
      SourceType	      "ten_GbE_v2"
      flavour		      "sfp+"
      slot		      "1"
      port_r1		      "0"
      port_r2_cx4	      "0"
      port_r2_sfpp	      "3"
      rx_dist_ram	      off
      large_frames	      on
      show_param	      off
      pre_emph_r2	      "1.07"
      pre_emph		      "3"
      post_emph_r2	      "0.18"
      rxeqmix_r2	      "7"
      swing_r2		      "940"
      swing		      "800"
      fab_en		      on
      fab_mac		      "hex2dec('123456780000')"
      fab_ip		      "192*(2^24) + 168*(2^16) + 5*(2^8) + 20*(2^0)"
      fab_udp		      "10000"
      fab_gate		      "1"
      cpu_rx_en		      on
      cpu_tx_en		      on
      ttl		      "hex2dec('FF')"
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator1"
      SID		      "3959"
      Position		      [1645, 2045, 1665, 2065]
      ZOrder		      7961
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator2"
      SID		      "1472"
      Position		      [1080, 2065, 1100, 2085]
      ZOrder		      6754
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator3"
      SID		      "3960"
      Position		      [1645, 2075, 1665, 2095]
      ZOrder		      7962
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator4"
      SID		      "3517"
      Position		      [1795, 1800, 1815, 1820]
      ZOrder		      7834
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator5"
      SID		      "3518"
      Position		      [1795, 1855, 1815, 1875]
      ZOrder		      7835
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator6"
      SID		      "3961"
      Position		      [1635, 2205, 1655, 2225]
      ZOrder		      7963
    }
    Line {
      SrcBlock		      "core_rst"
      SrcPort		      1
      DstBlock		      "Delay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "rst"
      SrcPort		      1
      DstBlock		      "core_rst"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reset"
      SrcPort		      1
      DstBlock		      "rst"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From2"
      SrcPort		      1
      DstBlock		      "pktsim"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From7"
      SrcPort		      1
      DstBlock		      "pktsim"
      DstPort		      2
    }
    Line {
      SrcBlock		      "pktsim"
      SrcPort		      1
      Points		      [300, 0; 0, 45; 67, 0; 0, 19; 102, 0; 0, -9]
      DstBlock		      "goto4"
      DstPort		      1
    }
    Line {
      Labels		      [3, 0]
      SrcBlock		      "pktsim"
      SrcPort		      10
      Points		      [24, 0; 0, -200]
      DstBlock		      "goto1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pktsim"
      SrcPort		      11
      Points		      [31, 0; 0, -170]
      DstBlock		      "goto2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pktsim"
      SrcPort		      12
      Points		      [337, 0; 0, -135]
      DstBlock		      "goto3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pktsim"
      SrcPort		      2
      Points		      [0, -8; 320, 0; 0, 83]
      DstBlock		      "goto5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pktsim"
      SrcPort		      3
      Points		      [0, -6; 104, 0; 0, 49; 311, 0; 0, 52; 108, 0; 0, 40]
      DstBlock		      "goto6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pktsim"
      SrcPort		      4
      Points		      [198, 0; 0, 105]
      DstBlock		      "goto7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pktsim"
      SrcPort		      5
      Points		      [0, -6; 375, 0; 0, 131]
      DstBlock		      "goto8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pktsim"
      SrcPort		      6
      Points		      [0, -6; 382, 0; 0, 156]
      DstBlock		      "goto9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pktsim"
      SrcPort		      7
      Points		      [112, 0; 0, 180]
      DstBlock		      "goto10"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pktsim"
      SrcPort		      8
      Points		      [64, 0; 0, 182; 327, 0; 0, 18]
      DstBlock		      "goto11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pktsim"
      SrcPort		      9
      Points		      [37, 0; 0, 240]
      DstBlock		      "goto12"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc5g_1"
      SrcPort		      10
      DstBlock		      "conv_chg_msb1"
      DstPort		      10
    }
    Line {
      SrcBlock		      "adc5g_1"
      SrcPort		      11
      DstBlock		      "conv_chg_msb1"
      DstPort		      11
    }
    Line {
      SrcBlock		      "adc5g_1"
      SrcPort		      12
      DstBlock		      "conv_chg_msb1"
      DstPort		      12
    }
    Line {
      SrcBlock		      "adc5g_1"
      SrcPort		      13
      DstBlock		      "conv_chg_msb1"
      DstPort		      13
    }
    Line {
      SrcBlock		      "adc5g_1"
      SrcPort		      14
      DstBlock		      "conv_chg_msb1"
      DstPort		      14
    }
    Line {
      SrcBlock		      "adc5g_1"
      SrcPort		      15
      DstBlock		      "conv_chg_msb1"
      DstPort		      15
    }
    Line {
      SrcBlock		      "conv_chg_msb1"
      SrcPort		      1
      DstBlock		      "conv_unsigned1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "conv_chg_msb1"
      SrcPort		      2
      DstBlock		      "conv_unsigned1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "conv_chg_msb1"
      SrcPort		      3
      DstBlock		      "conv_unsigned1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "conv_chg_msb1"
      SrcPort		      4
      DstBlock		      "conv_unsigned1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "conv_chg_msb1"
      SrcPort		      5
      DstBlock		      "conv_unsigned1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "conv_chg_msb1"
      SrcPort		      6
      DstBlock		      "conv_unsigned1"
      DstPort		      6
    }
    Line {
      SrcBlock		      "conv_chg_msb1"
      SrcPort		      7
      DstBlock		      "conv_unsigned1"
      DstPort		      7
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "adc5g_1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant3"
      SrcPort		      1
      DstBlock		      "adc5g_1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc5g_1"
      SrcPort		      2
      DstBlock		      "conv_chg_msb1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc5g_1"
      SrcPort		      1
      DstBlock		      "conv_chg_msb1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc5g_1"
      SrcPort		      3
      DstBlock		      "conv_chg_msb1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc5g_1"
      SrcPort		      4
      DstBlock		      "conv_chg_msb1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "adc5g_1"
      SrcPort		      16
      DstBlock		      "conv_chg_msb1"
      DstPort		      16
    }
    Line {
      SrcBlock		      "adc5g_1"
      SrcPort		      5
      DstBlock		      "conv_chg_msb1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "adc5g_1"
      SrcPort		      6
      DstBlock		      "conv_chg_msb1"
      DstPort		      6
    }
    Line {
      SrcBlock		      "adc5g_1"
      SrcPort		      7
      DstBlock		      "conv_chg_msb1"
      DstPort		      7
    }
    Line {
      SrcBlock		      "adc5g_1"
      SrcPort		      8
      DstBlock		      "conv_chg_msb1"
      DstPort		      8
    }
    Line {
      SrcBlock		      "adc5g_1"
      SrcPort		      9
      DstBlock		      "conv_chg_msb1"
      DstPort		      9
    }
    Line {
      SrcBlock		      "conv_chg_msb1"
      SrcPort		      8
      DstBlock		      "conv_unsigned1"
      DstPort		      8
    }
    Line {
      SrcBlock		      "conv_chg_msb1"
      SrcPort		      9
      DstBlock		      "conv_unsigned1"
      DstPort		      9
    }
    Line {
      SrcBlock		      "conv_chg_msb1"
      SrcPort		      10
      DstBlock		      "conv_unsigned1"
      DstPort		      10
    }
    Line {
      SrcBlock		      "conv_chg_msb1"
      SrcPort		      11
      DstBlock		      "conv_unsigned1"
      DstPort		      11
    }
    Line {
      SrcBlock		      "conv_chg_msb1"
      SrcPort		      12
      DstBlock		      "conv_unsigned1"
      DstPort		      12
    }
    Line {
      SrcBlock		      "conv_chg_msb1"
      SrcPort		      13
      DstBlock		      "conv_unsigned1"
      DstPort		      13
    }
    Line {
      SrcBlock		      "conv_chg_msb1"
      SrcPort		      14
      DstBlock		      "conv_unsigned1"
      DstPort		      14
    }
    Line {
      SrcBlock		      "conv_chg_msb1"
      SrcPort		      15
      DstBlock		      "conv_unsigned1"
      DstPort		      15
    }
    Line {
      SrcBlock		      "conv_chg_msb1"
      SrcPort		      16
      DstBlock		      "conv_unsigned1"
      DstPort		      16
    }
    Line {
      SrcBlock		      "adc5g_1"
      SrcPort		      17
      DstBlock		      "terminator2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "conv_unsigned1"
      SrcPort		      1
      DstBlock		      "Concat1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "conv_unsigned1"
      SrcPort		      2
      DstBlock		      "Concat1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "conv_unsigned1"
      SrcPort		      3
      DstBlock		      "Concat1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "conv_unsigned1"
      SrcPort		      4
      DstBlock		      "Concat1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "conv_unsigned1"
      SrcPort		      5
      DstBlock		      "Concat1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "conv_unsigned1"
      SrcPort		      6
      DstBlock		      "Concat1"
      DstPort		      6
    }
    Line {
      SrcBlock		      "conv_unsigned1"
      SrcPort		      7
      DstBlock		      "Concat1"
      DstPort		      7
    }
    Line {
      SrcBlock		      "conv_unsigned1"
      SrcPort		      8
      DstBlock		      "Concat1"
      DstPort		      8
    }
    Line {
      SrcBlock		      "conv_unsigned1"
      SrcPort		      9
      DstBlock		      "Concat2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "conv_unsigned1"
      SrcPort		      10
      DstBlock		      "Concat2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "conv_unsigned1"
      SrcPort		      11
      DstBlock		      "Concat2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "conv_unsigned1"
      SrcPort		      12
      DstBlock		      "Concat2"
      DstPort		      4
    }
    Line {
      SrcBlock		      "conv_unsigned1"
      SrcPort		      13
      DstBlock		      "Concat2"
      DstPort		      5
    }
    Line {
      SrcBlock		      "conv_unsigned1"
      SrcPort		      14
      DstBlock		      "Concat2"
      DstPort		      6
    }
    Line {
      SrcBlock		      "conv_unsigned1"
      SrcPort		      15
      DstBlock		      "Concat2"
      DstPort		      7
    }
    Line {
      SrcBlock		      "conv_unsigned1"
      SrcPort		      16
      DstBlock		      "Concat2"
      DstPort		      8
    }
    Line {
      SrcBlock		      "Concat1"
      SrcPort		      1
      Points		      [19, 0; 0, -5]
      Branch {
	Points			[0, -160]
	DstBlock		"Concat5"
	DstPort			1
      }
      Branch {
	DstBlock		"delay8"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Concat2"
      SrcPort		      1
      Points		      [39, 0; 0, -110]
      Branch {
	DstBlock		"delay10"
	DstPort			1
      }
      Branch {
	Points			[0, -130]
	DstBlock		"Concat5"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "From37"
      SrcPort		      1
      DstBlock		      "pktsim"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From23"
      SrcPort		      1
      DstBlock		      "ten_Gbe1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From24"
      SrcPort		      1
      DstBlock		      "ten_Gbe1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From22"
      SrcPort		      1
      DstBlock		      "ten_Gbe1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asdf6"
      SrcPort		      1
      Points		      [5, 0; 0, 5]
      DstBlock		      "ten_Gbe1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "ten_Gbe1"
      SrcPort		      1
      Points		      [37, 0; 0, -45]
      DstBlock		      "Terminator59"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe1"
      SrcPort		      2
      Points		      [61, 0; 0, -25]
      DstBlock		      "Terminator55"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe1"
      SrcPort		      3
      DstBlock		      "Terminator56"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe1"
      SrcPort		      4
      Points		      [75, 0; 0, 25]
      DstBlock		      "Terminator58"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe1"
      SrcPort		      5
      Points		      [69, 0; 0, 50]
      DstBlock		      "Terminator60"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe1"
      SrcPort		      6
      Points		      [60, 0; 0, 65]
      DstBlock		      "Terminator61"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe1"
      SrcPort		      7
      Points		      [28, 0; 0, 85]
      DstBlock		      "Terminator62"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe1"
      SrcPort		      8
      Points		      [77, 0; 0, 85]
      DstBlock		      "Terminator63"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe1"
      SrcPort		      9
      Points		      [65, 0; 0, 90; 43, 0; 0, 25]
      DstBlock		      "Terminator64"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe1"
      SrcPort		      10
      Points		      [45, 0]
      DstBlock		      "Terminator65"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe1"
      SrcPort		      12
      Points		      [18, 0; 0, 65]
      DstBlock		      "Delay5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe1"
      SrcPort		      11
      Points		      [31, 0; 0, 100]
      DstBlock		      "Terminator57"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay5"
      SrcPort		      1
      Points		      [-80, 0]
      DstBlock		      "ten_Gbe1"
      DstPort		      8
    }
    Line {
      SrcBlock		      "Constant9"
      SrcPort		      1
      Points		      [25, 0; 0, -10]
      DstBlock		      "ten_Gbe1"
      DstPort		      7
    }
    Line {
      SrcBlock		      "From25"
      SrcPort		      1
      Points		      [267, 0; 0, -25]
      DstBlock		      "ten_Gbe1"
      DstPort		      6
    }
    Line {
      SrcBlock		      "dest_port1"
      SrcPort		      1
      Points		      [5, 0; 0, -25]
      DstBlock		      "asdf6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dest_ip1"
      SrcPort		      1
      DstBlock		      "ten_Gbe1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "d_ip6"
      SrcPort		      1
      DstBlock		      "dest_ip1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "d_port6"
      SrcPort		      1
      DstBlock		      "dest_port1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From27"
      SrcPort		      1
      DstBlock		      "ten_Gbe2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From28"
      SrcPort		      1
      DstBlock		      "ten_Gbe2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From26"
      SrcPort		      1
      DstBlock		      "ten_Gbe2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asdf7"
      SrcPort		      1
      Points		      [5, 0; 0, 5]
      DstBlock		      "ten_Gbe2"
      DstPort		      5
    }
    Line {
      SrcBlock		      "ten_Gbe2"
      SrcPort		      1
      Points		      [37, 0; 0, -45]
      DstBlock		      "Terminator70"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe2"
      SrcPort		      2
      Points		      [61, 0; 0, -25]
      DstBlock		      "Terminator66"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe2"
      SrcPort		      3
      DstBlock		      "Terminator67"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe2"
      SrcPort		      4
      Points		      [75, 0; 0, 25]
      DstBlock		      "Terminator69"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe2"
      SrcPort		      5
      Points		      [69, 0; 0, 50]
      DstBlock		      "Terminator71"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe2"
      SrcPort		      6
      Points		      [60, 0; 0, 65]
      DstBlock		      "Terminator72"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe2"
      SrcPort		      7
      Points		      [28, 0; 0, 85]
      DstBlock		      "Terminator73"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe2"
      SrcPort		      8
      Points		      [77, 0; 0, 85]
      DstBlock		      "Terminator74"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe2"
      SrcPort		      9
      Points		      [65, 0; 0, 90; 43, 0; 0, 25]
      DstBlock		      "Terminator75"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe2"
      SrcPort		      10
      Points		      [44, 0; 0, 90]
      DstBlock		      "Terminator76"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe2"
      SrcPort		      12
      Points		      [18, 0; 0, 65]
      DstBlock		      "Delay6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe2"
      SrcPort		      11
      Points		      [30, 0; 0, 100]
      DstBlock		      "Terminator68"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay6"
      SrcPort		      1
      Points		      [-80, 0]
      DstBlock		      "ten_Gbe2"
      DstPort		      8
    }
    Line {
      SrcBlock		      "Constant10"
      SrcPort		      1
      Points		      [27, 0; 0, -10]
      DstBlock		      "ten_Gbe2"
      DstPort		      7
    }
    Line {
      SrcBlock		      "From30"
      SrcPort		      1
      Points		      [270, 0; 0, -25]
      DstBlock		      "ten_Gbe2"
      DstPort		      6
    }
    Line {
      SrcBlock		      "dest_port2"
      SrcPort		      1
      Points		      [5, 0; 0, -25]
      DstBlock		      "asdf7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dest_ip2"
      SrcPort		      1
      DstBlock		      "ten_Gbe2"
      DstPort		      4
    }
    Line {
      SrcBlock		      "d_ip7"
      SrcPort		      1
      DstBlock		      "dest_ip2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "d_port7"
      SrcPort		      1
      DstBlock		      "dest_port2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From32"
      SrcPort		      1
      DstBlock		      "ten_Gbe3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From33"
      SrcPort		      1
      DstBlock		      "ten_Gbe3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From31"
      SrcPort		      1
      DstBlock		      "ten_Gbe3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asdf8"
      SrcPort		      1
      Points		      [5, 0]
      DstBlock		      "ten_Gbe3"
      DstPort		      5
    }
    Line {
      SrcBlock		      "ten_Gbe3"
      SrcPort		      1
      Points		      [25, 0; 0, -45]
      DstBlock		      "Terminator81"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe3"
      SrcPort		      2
      Points		      [55, 0; 0, -25]
      DstBlock		      "Terminator77"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe3"
      SrcPort		      3
      DstBlock		      "Terminator78"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe3"
      SrcPort		      4
      Points		      [68, 0; 0, 25]
      DstBlock		      "Terminator80"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe3"
      SrcPort		      5
      Points		      [61, 0; 0, 50]
      DstBlock		      "Terminator82"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe3"
      SrcPort		      6
      Points		      [48, 0; 0, 65]
      DstBlock		      "Terminator83"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe3"
      SrcPort		      7
      Points		      [18, 0; 0, 85]
      DstBlock		      "Terminator84"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe3"
      SrcPort		      8
      Points		      [71, 0; 0, 85]
      DstBlock		      "Terminator85"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe3"
      SrcPort		      9
      Points		      [57, 0; 0, 90; 41, 0; 0, 25]
      DstBlock		      "Terminator86"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe3"
      SrcPort		      10
      Points		      [30, 0; 0, 90]
      DstBlock		      "Terminator87"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe3"
      SrcPort		      12
      Points		      [7, 0; 0, 65]
      DstBlock		      "Delay7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe3"
      SrcPort		      11
      Points		      [19, 0; 0, 100]
      DstBlock		      "Terminator79"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay7"
      SrcPort		      1
      Points		      [-70, 0]
      DstBlock		      "ten_Gbe3"
      DstPort		      8
    }
    Line {
      SrcBlock		      "Constant11"
      SrcPort		      1
      Points		      [27, 0; 0, -10]
      DstBlock		      "ten_Gbe3"
      DstPort		      7
    }
    Line {
      SrcBlock		      "From35"
      SrcPort		      1
      Points		      [270, 0; 0, -25]
      DstBlock		      "ten_Gbe3"
      DstPort		      6
    }
    Line {
      SrcBlock		      "dest_port3"
      SrcPort		      1
      Points		      [5, 0; 0, -25]
      DstBlock		      "asdf8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dest_ip3"
      SrcPort		      1
      DstBlock		      "ten_Gbe3"
      DstPort		      4
    }
    Line {
      SrcBlock		      "d_ip8"
      SrcPort		      1
      DstBlock		      "dest_ip3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "d_port8"
      SrcPort		      1
      DstBlock		      "dest_port3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From19"
      SrcPort		      1
      DstBlock		      "ten_Gbe0"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From20"
      SrcPort		      1
      DstBlock		      "ten_Gbe0"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From18"
      SrcPort		      1
      DstBlock		      "ten_Gbe0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asdf5"
      SrcPort		      1
      Points		      [5, 0; 0, 5]
      DstBlock		      "ten_Gbe0"
      DstPort		      5
    }
    Line {
      SrcBlock		      "ten_Gbe0"
      SrcPort		      1
      Points		      [37, 0; 0, -45]
      DstBlock		      "Terminator48"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe0"
      SrcPort		      2
      Points		      [61, 0; 0, -25]
      DstBlock		      "Terminator44"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe0"
      SrcPort		      3
      DstBlock		      "Terminator45"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe0"
      SrcPort		      4
      Points		      [75, 0; 0, 25]
      DstBlock		      "Terminator47"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe0"
      SrcPort		      5
      Points		      [69, 0; 0, 50]
      DstBlock		      "Terminator49"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe0"
      SrcPort		      6
      Points		      [60, 0; 0, 65]
      DstBlock		      "Terminator50"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe0"
      SrcPort		      7
      Points		      [28, 0; 0, 85]
      DstBlock		      "Terminator51"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe0"
      SrcPort		      8
      Points		      [77, 0; 0, 85]
      DstBlock		      "Terminator52"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe0"
      SrcPort		      9
      Points		      [65, 0; 0, 90; 43, 0; 0, 25]
      DstBlock		      "Terminator53"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe0"
      SrcPort		      10
      Points		      [45, 0]
      DstBlock		      "Terminator54"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe0"
      SrcPort		      12
      Points		      [18, 0; 0, 65]
      DstBlock		      "Delay4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_Gbe0"
      SrcPort		      11
      Points		      [31, 0; 0, 100]
      DstBlock		      "Terminator46"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay4"
      SrcPort		      1
      Points		      [-80, 0]
      DstBlock		      "ten_Gbe0"
      DstPort		      8
    }
    Line {
      SrcBlock		      "Constant8"
      SrcPort		      1
      Points		      [25, 0; 0, -10]
      DstBlock		      "ten_Gbe0"
      DstPort		      7
    }
    Line {
      SrcBlock		      "From21"
      SrcPort		      1
      Points		      [267, 0; 0, -25]
      DstBlock		      "ten_Gbe0"
      DstPort		      6
    }
    Line {
      SrcBlock		      "dest_port0"
      SrcPort		      1
      Points		      [5, 0; 0, -25]
      DstBlock		      "asdf5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dest_ip0"
      SrcPort		      1
      DstBlock		      "ten_Gbe0"
      DstPort		      4
    }
    Line {
      SrcBlock		      "d_ip5"
      SrcPort		      1
      DstBlock		      "dest_ip0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "d_port5"
      SrcPort		      1
      DstBlock		      "dest_port0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "enabler1"
      SrcPort		      1
      DstBlock		      "convert1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "enable"
      SrcPort		      1
      DstBlock		      "enabler1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "eConst1"
      SrcPort		      1
      DstBlock		      "enable"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From39"
      SrcPort		      1
      DstBlock		      "pktsim"
      DstPort		      4
    }
    Line {
      SrcBlock		      "convert1"
      SrcPort		      1
      DstBlock		      "goto25"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Concat5"
      SrcPort		      1
      Points		      [45, 0; 0, 30]
      DstBlock		      "Goto5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant12"
      SrcPort		      1
      DstBlock		      "sync_gen"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_gen"
      SrcPort		      1
      DstBlock		      "dealy3pipe"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dealy3pipe"
      SrcPort		      1
      Points		      [27, 0]
      Branch {
	Points			[0, 65]
	DstBlock		"dealy3pipe2"
	DstPort			1
      }
      Branch {
	DstBlock		"dealy3pipe1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "dealy3pipe2"
      SrcPort		      1
      DstBlock		      "Goto8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dealy3pipe1"
      SrcPort		      1
      DstBlock		      "Goto7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant14"
      SrcPort		      1
      DstBlock		      "snap"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From40"
      SrcPort		      1
      DstBlock		      "snap"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From42"
      SrcPort		      1
      DstBlock		      "snap"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Delay"
      SrcPort		      1
      DstBlock		      "goto"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From1"
      SrcPort		      1
      DstBlock		      "pktsim"
      DstPort		      5
    }
    Line {
      SrcBlock		      "delay8"
      SrcPort		      1
      DstBlock		      "terminator4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "delay10"
      SrcPort		      1
      DstBlock		      "terminator5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "delay5"
      SrcPort		      1
      DstBlock		      "Goto4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "delay4"
      SrcPort		      1
      DstBlock		      "Goto3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From3"
      SrcPort		      1
      DstBlock		      "BlockAlignment"
      DstPort		      1
    }
    Line {
      SrcBlock		      "conv_chg_msb1"
      SrcPort		      17
      Points		      [68, 0; 0, 135]
      DstBlock		      "BlockAlignment"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Delay1"
      SrcPort		      1
      DstBlock		      "BlockAlignment"
      DstPort		      3
    }
    Line {
      SrcBlock		      "BlockAlignment"
      SrcPort		      1
      Points		      [12, 0; 0, -80]
      DstBlock		      "terminator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "BlockAlignment"
      SrcPort		      2
      Points		      [27, 0; 0, -75]
      DstBlock		      "terminator3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "BlockAlignment"
      SrcPort		      4
      Points		      [15, 0; 0, 5]
      DstBlock		      "terminator6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "BlockAlignment"
      SrcPort		      5
      Points		      [9, 0; 0, 14; 74, 0; 0, -9]
      DstBlock		      "delay5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "BlockAlignment"
      SrcPort		      6
      Points		      [50, 0; 0, 20]
      DstBlock		      "delay4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "outdelay"
      SrcPort		      1
      DstBlock		      "Goto11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "BlockAlignment"
      SrcPort		      3
      Points		      [47, 0; 0, 5]
      DstBlock		      "outdelay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "P"
      SrcPort		      1
      DstBlock		      "period"
      DstPort		      1
    }
    Line {
      SrcBlock		      "period"
      SrcPort		      1
      DstBlock		      "Delay1"
      DstPort		      1
    }
    Annotation {
      SID		      "878"
      Name		      "Count each packet as it is sent. Also pulse\nan LED to give some visual feedback."
      Position		      [1028, 837]
    }
  }
}
MatData {
  NumRecords		  25
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    :#L   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V96"
    "0 =V]R:P        X   \"('0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960   "
    "    !C;VUP:6QA=&EO;@ .    6 0   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&"
    "EL871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',     "
    "      !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !         "
    " %    \"     $    '     0         0    !P   '1A<F=E=#( #@   +@!   &    \"     (         !0    @    !     0    $   "
    "      !0 $  <    !    #@   &ME>7,   !V86QU97,    .    N     8    (     0         %    \"     $    \"     0        "
    " .    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    0     8  "
    "  (    !          %    \"     $    +     0         0    \"P   $Y'0R!.971L:7-T       .    J     8    (     0       "
    "  %    \"     $    \"     0         .    .     8    (    !          %    \"     $    '     0         0    !P   '1A"
    "<F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X    P    !@    @  "
    "  $          4    (     0    $    !         !   0 Q    #@   #     &    \"     0         !0    @    !     P    $   "
    "      $  # &]F9@ .    2     8    (    !          %    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5"
    "B4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<"
    "VMS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !          %  "
    "  \"     $    '     0         0    !P   $1E9F%U;'0 #@   - 8   &    \"     (         !0    @    !     0    $       "
    "  !0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    V!    8    (     @         %    \"     $    !     0         %  0"
    " '@    $   !T!   :6YF;V5D:70                             >&EL:6YX9F%M:6QY                        <&%R=            "
    "                       <W!E960                                 <&%C:V%G90                              <WEN=&AE<VE"
    "S7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO8"
    "VM?=W)A<'!E<@                      9&ER96-T;W)Y                            <')O:E]T>7!E7W-G861V86YC960            "
    " <')O:E]T>7!E                            4WEN=&A?9FEL95]S9V%D=F%N8V5D            4WEN=&A?9FEL90                   "
    "       26UP;%]F:6QE7W-G861V86YC960             26UP;%]F:6QE                            =&5S=&)E;F-H7W-G861V86YC960"
    "             =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-L;V-K7"
    "W!E<FEO9           :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V="
    "A9'9A;F-E9               8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<"
    "F5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979"
    "A;%]F:65L9                           :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                         "
    "   8FQO8VM?='EP90                          8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T               "
    "         <V=?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL     "
    "               8VQO8VM?;&]C                                  X   !(    !@    @    $          4    (     0   !$    "
    "!         !     1    (%-Y<W1E;2!'96YE<F%T;W(         #@   #@    &    \"     0         !0    @    !    !P    $     "
    "    $     <   !6:7)T97@V  X   !     !@    @    $          4    (     0    H    !         !     *    >&,V=G-X-#<U= "
    "        X    P    !@    @    $          4    (     0    (    !         !   @ M,0  #@   #@    &    \"     0        "
    " !0    @    !    !@    $         $     8   !F9C$W-3D   X    P    !@    @    $          4    (               !     "
    "    !          #@   #     &    \"     0         !0    @    !     P    $         $  # %A35  .    ,     8    (    ! "
    "         %    \"                0         0          X   !     !@    @    $          4    (     0    T    !       "
    "  !     -    0VQO8VL@16YA8FQE<P    X   !(    !@    @    $          4    (     0   !<    !         !     7    +B]A9"
    "&-E=&AV9G5L;'8V-\"]S>7-G96X #@   #     &    \"     0         !0    @               $         $          .    2    "
    " 8    (    !          %    \"     $    1     0         0    $0   %!R;VIE8W0@3F%V:6=A=&]R          X    P    !@    "
    "@    $          4    (               !         !          #@   $     &    \"     0         !0    @    !    #     $"
    "         $     P   !84U0@1&5F875L=',     #@   #     &    \"     0         !0    @               $         $       "
    "   .    0     8    (    !          %    \"     $    ,     0         0    #    $E312!$969A=6QT<P     .    ,     8  "
    "  (    !          %    \"                0         0          X    P    !@    @    $          4    (     0    ,   "
    " !         !   P!O9F8 #@   #@    &    \"     0         !0    @    !    !@    $         $     8    S+C,S,S,   X    "
    "P    !@    @    $          4    (     0    (    !         !   @ Q,   #@   #     &    \"     0         !0    @     "
    "          $         $          .    ,     8    (    !          %    \"                0         0          X    P "
    "   !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @       "
    "        $         $          .    2     8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&E"
    "N9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (               !         !          #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"               "
    " 0         0          X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   #     &    \""
    "     0         !0    @    !     0    $         $  ! #     .    0     8    (    !          %    \"     $    +     0"
    "         0    \"P   \"TQ+\"TQ+\"TQ+\"TQ       .    .     8    (    !          %    \"     $    &     0         0  "
    "  !@   '-Y<V=E;@  #@   #     &    \"     0         !0    @               $         $          .    8     8    (   "
    " !          %    \"     $    N     0         0    +@   #4P+#4P+\"TQ+\"TQ+'1O:V5N+'=H:71E+# L,#<W,S0L<FEG:'0L+%L@72"
    "Q;(%T   X    ( P  !@    @    $          4    (     0   -<\"   !         !    #7 @  9G!R:6YT9B@G)RPG0T]-345.5#H@8F5"
    "G:6X@:6-O;B!G<F%P:&EC<R<I.PIP871C:\"A;,\" U,\" U,\" P(# @72Q;,\" P(#4P(#4P(# @72Q;,2 Q(#$@72D[\"G!A=&-H*%LQ+C8S-S4"
    "@,38N.#$@,C<N,S$@,S<N.#$@-#@N,S$@,C<N,S$@,3(N,3,W-2 Q+C8S-S4@72Q;,S8N-C4U(#,V+C8U-2 T-RXQ-34@,S8N-C4U(#0W+C$U-2 T-"
    "RXQ-34@-#<N,34U(#,V+C8U-2!=+%LP+CDS,S,S,R P+C(P,SDR,B P+C$T,3$W-B!=*3L*<&%T8V@H6S$R+C$S-S4@,C<N,S$@,38N.#$@,2XV,S<"
    "U(#$R+C$S-S4@72Q;,C8N,34U(#(V+C$U-2 S-BXV-34@,S8N-C4U(#(V+C$U-2!=+%LP+C8Y.# S.2 P+C S,3,W,C4@,\"XR,3DV,#@@72D[\"G!"
    "A=&-H*%LQ+C8S-S4@,38N.#$@,C<N,S$@,3(N,3,W-2 Q+C8S-S4@72Q;,34N-C4U(#$U+C8U-2 R-BXQ-34@,C8N,34U(#$U+C8U-2!=+%LP+CDS,"
    "S,S,R P+C(P,SDR,B P+C$T,3$W-B!=*3L*<&%T8V@H6S$R+C$S-S4@-#@N,S$@,S<N.#$@,C<N,S$@,38N.#$@,2XV,S<U(#$R+C$S-S4@72Q;-2X"
    "Q-34@-2XQ-34@,34N-C4U(#4N,34U(#$U+C8U-2 Q-2XV-34@-2XQ-34@72Q;,\"XV.3@P,SD@,\"XP,S$S-S(U(# N,C$Y-C X(%TI.PIF<')I;G1"
    "F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!G<F%P:&EC<R<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N('1E>'0G*3L*9G!R:6YT9"
    "B@G)RPG0T]-345.5#H@96YD(&EC;VX@=&5X=\"<I.P .    ,     8    (    !          %    \"                0         0     "
    "     X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0"
    "    @               $         $          .    H <   8    (     @         %    \"     $    !     0         %  0 &@ "
    "   $   #N 0  ;F=C7V-O;F9I9P                    !S>6YT:&5S:7-?;&%N9W5A9V4          '-Y;G1H97-I<U]T;V]L             "
    "   8VQO8VM?;&]C                      !X:6QI;GAF86UI;'D                  '!A<G0                             <W!E960"
    "                           !T97-T8F5N8V@                      '!A8VMA9V4                         9&ER96-T;W)Y     "
    "                 !S>7-C;&M?<&5R:6]D                 &-L;V-K7W=R87!P97(                 9&-M7VEN<'5T7V-L;V-K7W!E<FE"
    "O9     !C<F5A=&5?:6YT97)F86-E7V1O8W5M96YT '!R;VI?='EP90                      <WEN=&A?9FEL90                    !I;"
    "7!L7V9I;&4                      &-E7V-L<@                          <')E<V5R=F5?:&EE<F%R8VAY              X   #H   "
    " !@    @    \"          4    (     0    $    !          4 !  5     0   \"H   !I;F-L=61E7V-L;V-K=W)A<'!E<@!I;F-L=61"
    "E7V-F                       .    .     8    (    !@         %    \"     $    !     0         )    \"            / "
    "_#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $   "
    "       4    (     0    0    !         !  ! !62$1,#@   #     &    \"     0         !0    @    !     P    $         "
    "$  # %A35  .    .     8    (    !          %    \"     $    &     0         0    !@   &0W:&%C:P  #@   #@    &    \""
    "     0         !0    @    !    !P    $         $     <   !6:7)T97@V  X   !     !@    @    $          4    (     0 "
    "   H    !         !     *    >&,V=G-X-#<U=         X    P    !@    @    $          4    (     0    (    !         "
    "!   @ M,0  #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !     "
    "     %    \"     $    &     0         0    !@   &9F,3<U.0  #@   $@    &    \"     0         !0    @    !    &     "
    "$         $    !@    N+V1R;W!L971D971?9G5L;\"]S>7-G96X.    ,     8    (    !          %    \"     $    !     0    "
    "     0  $ -     X   !     !@    @    $          4    (     0    T    !         !     -    0VQO8VL@16YA8FQE<P    X "
    "   P    !@    @    $          4    (     0    ,    !         !   P Q,#  #@   #     &    \"     0         !0    @  "
    "  !     P    $         $  # &]F9@ .    2     8    (    !          %    \"     $    1     0         0    $0   %!R;V"
    "IE8W0@3F%V:6=A=&]R          X   !     !@    @    $          4    (     0    T    !         !     -    6%-4($1E9F%U"
    ";'1S*@    X   !     !@    @    $          4    (     0    T    !         !     -    25-%($1E9F%U;'1S*@    X    X  "
    "  !@    @    &          4    (     0    $    !          D    (               .    .     8    (    !@         %    "
    "\"     $    !     0         )    \"               #@   (@=   &    \"     (         !0    @    !     0    $        "
    " !0 $  P    !    &    '-H87)E9        &-O;7!I;&%T:6]N  X   !8!   !@    @    \"          4    (     0    $    !    "
    "      4 !  3     0   )@   !C;VUP:6QA=&EO;@          8V]M<&EL871I;VY?;'5T     '-I;75L:6YK7W!E<FEO9     !I;F-R7VYE=&"
    "QI<W0         =')I;5]V8FET<P           &1B;%]O=G)D              !D97!R96-A=&5D7V-O;G1R;VP 8FQO8VM?:6-O;E]D:7-P;&%Y"
    "  X    X    !@    @    $          4    (     0    <    !         !     '    =&%R9V5T,@ .    N $   8    (     @    "
    "     %    \"     $    !     0         %  0 !P    $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          "
    "4    (     0    (    !          X   !     !@    @    $          4    (     0    L    !         !     +    2$1,($YE"
    "=&QI<W0       X   !     !@    @    $          4    (     0    L    !         !     +    3D=#($YE=&QI<W0       X   "
    "\"H    !@    @    !          4    (     0    (    !          X    X    !@    @    $          4    (     0    <    "
    "!         !     '    =&%R9V5T,0 .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<F=E"
    "=#( #@   #     &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     8    (    !          % "
    "   \"     $    #     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !<    !         !     7  "
    "  179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !!8V-"
    "O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    X   "
    " !@    @    $          4    (     0    <    !         !     '    1&5F875L=  .    T!@   8    (     @         %    \""
    "     $    !     0         %  0 \"     $    0    =&%R9V5T,0!T87)G970R  X   #8$   !@    @    \"          4    (     "
    "0    $    !          4 !  >     0   '0$  !I;F9O961I=                             !X:6QI;GAF86UI;'D                "
    "       !P87)T                                  !S<&5E9                                 !P86-K86=E                 "
    "             !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S:7-?=&]O;                     !C;&]C:U]W<F%P<&5R7W-"
    "G861V86YC960       !C;&]C:U]W<F%P<&5R                      !D:7)E8W1O<GD                           !P<F]J7W1Y<&5?<"
    "V=A9'9A;F-E9             !P<F]J7W1Y<&4                           !3>6YT:%]F:6QE7W-G861V86YC960           !3>6YT:%]"
    "F:6QE                          !);7!L7V9I;&5?<V=A9'9A;F-E9             !);7!L7V9I;&4                           !T9"
    "7-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@                           !S>7-C;&M?<&5R:6]D                   "
    "   !D8VU?:6YP=71?8VQO8VM?<&5R:6]D          !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-G861V86YC960  "
    "         !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX    "
    "               !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@                        !D97!R96-A=&5D7V-O;"
    "G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                          !H87-?861V86YC961?8V]N=')O;             !S9V=U:5]P;W,"
    "                           !B;&]C:U]T>7!E                          !B;&]C:U]V97)S:6]N                      !S9U]I8"
    "V]N7W-T870                       !S9U]M87-K7V1I<W!L87D                   !S9U]L:7-T7V-O;G1E;G1S                  !"
    "S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V,                                 #@   $@    &    \"     0     "
    "    !0    @    !    $0    $         $    !$    @4WES=&5M($=E;F5R871O<@         .    .     8    (    !          %  "
    "  \"     $    '     0         0    !P   %9I<G1E>#8 #@   $     &    \"     0         !0    @    !    \"@    $      "
    "   $     H   !X8S9V<W@T-S5T        #@   #     &    \"     0         !0    @    !     @    $         $  \" \"TQ   ."
    "    .     8    (    !          %    \"     $    &     0         0    !@   &9F,3<U.0  #@   #     &    \"     0     "
    "    !0    @               $         $          .    ,     8    (    !          %    \"     $    #     0         0 "
    " , 6%-4  X    P    !@    @    $          4    (               !         !          #@   $     &    \"     0       "
    "  !0    @    !    #0    $         $     T   !#;&]C:R!%;F%B;&5S    #@   $@    &    \"     0         !0    @    !   "
    " %P    $         $    !<    N+V%D8V5T:'9F=6QL=C8T+W-Y<V=E;@ .    ,     8    (    !          %    \"               "
    " 0         0          X   !(    !@    @    $          4    (     0   !$    !         !     1    4')O:F5C=\"!.879I9"
    "V%T;W(         #@   #     &    \"     0         !0    @               $         $          .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    %A35\"!$969A=6QT<P     .    ,     8    (    !          %    \""
    "                0         0          X   !     !@    @    $          4    (     0    P    !         !     ,    25-"
    "%($1E9F%U;'1S      X    P    !@    @    $          4    (               !         !          #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !          %    \"     $    &     0   "
    "      0    !@   #,N,S,S,P  #@   #     &    \"     0         !0    @    !     @    $         $  \" #$P   .    ,    "
    " 8    (    !          %    \"                0         0          X    P    !@    @    $          4    (          "
    "     !         !          #@   #     &    \"     0         !0    @               $         $          .    ,     8"
    "    (    !          %    \"                0         0          X   !(    !@    @    $          4    (     0   !@ "
    "   !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @               $  "
    "       $          .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @   "
    " $          4    (               !         !          #@   #     &    \"     0         !0    @    !     0    $    "
    "     $  ! #     .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X   !     !@    @    $"
    "          4    (     0    L    !         !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $          4    (  "
    "   0    8    !         !     &    <WES9V5N   .    ,     8    (    !          %    \"                0         0   "
    "       X   !@    !@    @    $          4    (     0   \"X    !         !     N    -3 L-3 L+3$L+3$L=&]K96XL=VAI=&4L"
    ",\"PP-S<S-\"QR:6=H=\"PL6R!=+%L@70  #@    @#   &    \"     0         !0    @    !    UP(   $         $    -<\"  !F<"
    "')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4P(#4P(# @,\"!=+%LP(# @-3 @-3 @,\"!=+%LQ(#"
    "$@,2!=*3L*<&%T8V@H6S$N-C,W-2 Q-BXX,2 R-RXS,2 S-RXX,2 T.\"XS,2 R-RXS,2 Q,BXQ,S<U(#$N-C,W-2!=+%LS-BXV-34@,S8N-C4U(#0"
    "W+C$U-2 S-BXV-34@-#<N,34U(#0W+C$U-2 T-RXQ-34@,S8N-C4U(%TL6S N.3,S,S,S(# N,C S.3(R(# N,30Q,3<V(%TI.PIP871C:\"A;,3(N"
    ",3,W-2 R-RXS,2 Q-BXX,2 Q+C8S-S4@,3(N,3,W-2!=+%LR-BXQ-34@,C8N,34U(#,V+C8U-2 S-BXV-34@,C8N,34U(%TL6S N-CDX,#,Y(# N,#"
    ",Q,S<R-2 P+C(Q.38P.\"!=*3L*<&%T8V@H6S$N-C,W-2 Q-BXX,2 R-RXS,2 Q,BXQ,S<U(#$N-C,W-2!=+%LQ-2XV-34@,34N-C4U(#(V+C$U-2 "
    "R-BXQ-34@,34N-C4U(%TL6S N.3,S,S,S(# N,C S.3(R(# N,30Q,3<V(%TI.PIP871C:\"A;,3(N,3,W-2 T.\"XS,2 S-RXX,2 R-RXS,2 Q-BX"
    "X,2 Q+C8S-S4@,3(N,3,W-2!=+%LU+C$U-2 U+C$U-2 Q-2XV-34@-2XQ-34@,34N-C4U(#$U+C8U-2 U+C$U-2!=+%LP+C8Y.# S.2 P+C S,3,W,"
    "C4@,\"XR,3DV,#@@72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VE"
    "N(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[  X    P    !@    @    $          4    (  "
    "             !         !          #@   #     &    \"     0         !0    @               $         $          .   "
    " ,     8    (    !          %    \"                0         0          X   \"@!P  !@    @    \"          4    (  "
    "   0    $    !          4 !  :     0   .X!  !N9V-?8V]N9FEG                     '-Y;G1H97-I<U]L86YG=6%G90          "
    "<WEN=&AE<VES7W1O;VP               !C;&]C:U]L;V,                      'AI;&EN>&9A;6EL>0                  <&%R=     "
    "                        !S<&5E9                            '1E<W1B96YC:                       <&%C:V%G90          "
    "              !D:7)E8W1O<GD                      '-Y<V-L:U]P97)I;V0                 8VQO8VM?=W)A<'!E<@            "
    "    !D8VU?:6YP=71?8VQO8VM?<&5R:6]D     &-R96%T95]I;G1E<F9A8V5?9&]C=6UE;G0 <')O:E]T>7!E                      !S>6YT"
    ":%]F:6QE                     &EM<&Q?9FEL90                      8V5?8VQR                          !P<F5S97)V95]H:6"
    "5R87)C:'D             #@   .@    &    \"     (         !0    @    !     0    $         !0 $ !4    !    *@   &EN8VQ"
    "U9&5?8VQO8VMW<F%P<&5R &EN8VQU9&5?8V8                       X    X    !@    @    &          4    (     0    $    ! "
    "         D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "     #@   #     &    \"     0         !0    @    !    !     $         $  $ %9(1$P.    ,     8    (    !          %"
    "    \"     $    #     0         0  , 6%-4  X    X    !@    @    $          4    (     0    8    !         !     & "
    "   9#=H86-K   .    .     8    (    !          %    \"     $    '     0         0    !P   %9I<G1E>#8 #@   $     &  "
    "  \"     0         !0    @    !    \"@    $         $     H   !X8S9V<W@T-S5T        #@   #     &    \"     0      "
    "   !0    @    !     @    $         $  \" \"TQ   .    ,     8    (    !          %    \"     $    #     0         0"
    "  , ;V9F  X    X    !@    @    $          4    (     0    8    !         !     &    9F8Q-S4Y   .    2     8    (  "
    "  !          %    \"     $    8     0         0    &    \"XO9')O<&QE=&1E=%]F=6QL+W-Y<V=E;@X    P    !@    @    $  "
    "        4    (     0    $    !         !   0 T    #@   $     &    \"     0         !0    @    !    #0    $        "
    " $     T   !#;&]C:R!%;F%B;&5S    #@   #     &    \"     0         !0    @    !     P    $         $  # #$P,  .    "
    ",     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@    @    $          4    (     "
    "0   !$    !         !     1    4')O:F5C=\"!.879I9V%T;W(         #@   $     &    \"     0         !0    @    !    #"
    "0    $         $     T   !84U0@1&5F875L=',J    #@   $     &    \"     0         !0    @    !    #0    $         $ "
    "    T   !)4T4@1&5F875L=',J    #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           "
    "    X    X    !@    @    &          4    (     0    $    !          D    (               "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    & <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (*@B04.    B 8   "
    "8    (     @         %    \"     $    !     0         %  0 #@    $   !^    9V-B              !D969A=6QT<P       &E"
    "N<'5T7VUO9&4     9&5M=7@           !A9&-?8VQK7W)A=&4  &%D8U]B:71?=VED=&@ 861C7V)R9         !U<VEN9U]C=')L     '1E<"
    "W1?<F%M<          .    2     8    (    !          %    \"     $    7     0         0    %P   &1R;W!L971D971?9G5L;\""
    "]A9&,U9U\\Q  X   #( P  !@    @    !          4    (     0    X    !          X   !     !@    @    $          4    "
    "(     0    H    !         !     *    :6YP=71?;6]D90        X   !(    !@    @    $          4    (     0   !(    ! "
    "        !     2    5'=O+6-H86YN96P@+2T@029#        #@   #@    &    \"     0         !0    @    !    !0    $       "
    "  $     4   !D96UU>     X    P    !@    @    $          4    (     0    ,    !         !   P Q.C$ #@   $     &    "
    "\"     0         !0    @    !    #     $         $     P   !A9&-?8VQK7W)A=&4     #@   #@    &    \"     8         "
    "!0    @    !     0    $         \"0    @          \"!\\0 X   !     !@    @    $          4    (     0    T    !   "
    "      !     -    861C7V)I=%]W:61T:     X    X    !@    @    &          4    (     0    $    !          D    (     "
    "       ($ .    .     8    (    !          %    \"     $    '     0         0    !P   &%D8U]B<F0 #@   #@    &    \""
    "     0         !0    @    !    !@    $         $     8   !:1$]+(#    X   !     !@    @    $          4    (     0 "
    "   H    !         !     *    =7-I;F=?8W1R;         X    P    !@    @    $          4    (     0    (    !         "
    "!   @!O;@  #@   $     &    \"     0         !0    @    !    \"0    $         $     D   !T97-T7W)A;7          #@   "
    "#     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"    "
    " $    0     0         0    $    $]N92UC:&%N;F5L(\"TM($$.    ,     8    (    !          %    \"     $    #     0   "
    "      0  , ,3HQ  X    X    !@    @    &          4    (     0    $    !          D    (          ! GT .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"     0         !0   "
    " @    !    !@    $         $     8   !:1$]+(#    X    P    !@    @    $          4    (     0    (    !         ! "
    "  @!O;@  #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    R <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  I&:@4.    . <   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $   !N    9&5F875L=',   !S=&]R86=E     &1R86U?9&"
    "EM;0  9')A;5]C;&]C:P!N<V%M<&QE<P   &1A=&%?=VED=&@ ;V9F<V5T      !C:7)C87       '9A;'5E        =7-E7V1S<#0X      X "
    "  \"(!   !@    @    !          4    (     0   !(    !          X    X    !@    @    $          4    (     0    <  "
    "  !         !     '    <W1O<F%G90 .    ,     8    (    !          %    \"     $    $     0         0  0 8G)A;0X   "
    "!     !@    @    $          4    (     0    D    !         !     )    9')A;5]D:6UM          X    P    !@    @    $"
    "          4    (     0    $    !         !   0 Q    #@   $     &    \"     0         !0    @    !    \"@    $     "
    "    $     H   !D<F%M7V-L;V-K        #@   #     &    \"     0         !0    @    !     P    $         $  # #(P,  . "
    "   .     8    (    !          %    \"     $    (     0         0    \"    &YS86UP;&5S#@   #@    &    \"     8     "
    "    !0    @    !     0    $         \"0    @            D0 X   !     !@    @    $          4    (     0    H    ! "
    "        !     *    9&%T85]W:61T:         X    P    !@    @    $          4    (     0    (    !         !   @ S,@ "
    " #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !O9F9S970   X    P    !@    @    $    "
    "      4    (     0    (    !         !   @!O;@  #@   #@    &    \"     0         !0    @    !    !@    $         $"
    "     8   !C:7)C87    X    P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   #@    &    \" "
    "    0         !0    @    !    !0    $         $     4   !V86QU90    X    P    !@    @    $          4    (     0  "
    "  ,    !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    \"0    $         $     D   !U<V5?9'-P"
    "-#@         #@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    ,     8    (    !   "
    "       %    \"     $    $     0         0  0 8G)A;0X    P    !@    @    $          4    (     0    $    !         "
    "!   0 Q    #@   #     &    \"     0         !0    @    !     P    $         $  # #(P,  .    .     8    (    !@    "
    "     %    \"     $    !     0         )    \"            \"1 #@   #     &    \"     0         !0    @    !     @  "
    "  $         $  \" #,R   .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@  "
    "  @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     P   "
    " $         $  # &]F9@ .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  "
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    J 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"NX:@4.    & 8  "
    " 8    (     @         %    \"     $    !     0         %  0 \"0    $    _    9&5F875L=', 961G90      <&]L87)I='D >"
    "%]I;@      >%]O=70     >5]I;@      >5]O=70       X   \"8 P  !@    @    !          4    (     0    P    !          "
    "X    P    !@    @    $          4    (     0    0    !         !  ! !E9&=E#@   #@    &    \"     0         !0    @"
    "    !    !@    $         $     8   !2:7-I;F<   X    X    !@    @    $          4    (     0    @    !         !   "
    "  (    <&]L87)I='D.    0     8    (    !          %    \"     $    +     0         0    \"P   $%C=&EV92!(:6=H     "
    "  .    ,     8    (    !          %    \"     $    $     0         0  0 >%]I;@X   !@    !@    @    $          4   "
    " (     0   \"\\    !         !     O    6S L,\"XP.\"PP+C X+# N,38L,\"XQ-BPP+C(T+# N,C0L,\"XS,BPP+C,R+# N-%T #@   #"
    "@    &    \"     0         !0    @    !    !0    $         $     4   !X7V]U=     X   !@    !@    @    $          4"
    "    (     0   \"\\    !         !     O    6S N-BPP+C8X+# N-C@L,\"XW-BPP+C<V+# N.#0L,\"XX-\"PP+CDR+# N.3(L,5T #@  "
    " #     &    \"     0         !0    @    !    !     $         $  $ 'E?:6X.    4     8    (    !          %    \"   "
    "  $    ?     0         0    'P   %LM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,5T #@   #@    &    \"     0         !0   "
    " @    !    !0    $         $     4   !Y7V]U=     X   !0    !@    @    $          4    (     0   !\\    !         !"
    "     ?    6RTQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ70 .    ,     8    (    !          %    \"     $    $  "
    "   0         0  0 0F]T: X   !     !@    @    $          4    (     0    L    !         !     +    06-T:79E($AI9V@ "
    "      X   !@    !@    @    $          4    (     0   \"\\    !         !     O    6S @,\"XP.\" P+C X(# N,38@,\"XQ-"
    "B P+C(T(# N,C0@,\"XS,B P+C,R(# N-%T #@   &     &    \"     0         !0    @    !    +P    $         $    \"\\   !"
    ";,\"XV(# N-C@@,\"XV.\" P+C<V(# N-S8@,\"XX-\" P+C@T(# N.3(@,\"XY,B Q70 .    4     8    (    !          %    \"     "
    "$    ?     0         0    'P   %LM,2 M,2 @,2 @,2 @,2 @,2 M,2 M,2 M,2 M,5T #@   %     &    \"     0         !0    @"
    "    !    'P    $         $    !\\   !;+3$@+3$@(#$@(#$@+3$@+3$@(#$@(#$@+3$@+3%=  "
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    L 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )#IO@4.    ( 8   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    _    9&5F875L=', 961G90      <&]L87)I='D >%"
    "]I;@      >%]O=70     >5]I;@      >5]O=70       X   \"8 P  !@    @    !          4    (     0    P    !          X"
    "    P    !@    @    $          4    (     0    0    !         !  ! !E9&=E#@   #@    &    \"     0         !0    @ "
    "   !    !@    $         $     8   !2:7-I;F<   X    X    !@    @    $          4    (     0    @    !         !    "
    " (    <&]L87)I='D.    0     8    (    !          %    \"     $    +     0         0    \"P   $%C=&EV92!(:6=H      "
    " .    ,     8    (    !          %    \"     $    $     0         0  0 >%]I;@X   !@    !@    @    $          4    "
    "(     0   \"\\    !         !     O    6S L,\"XP.\"PP+C X+# N,38L,\"XQ-BPP+C(T+# N,C0L,\"XS,BPP+C,R+# N-%T #@   #@"
    "    &    \"     0         !0    @    !    !0    $         $     4   !X7V]U=     X   !@    !@    @    $          4 "
    "   (     0   \"\\    !         !     O    6S N-BPP+C8X+# N-C@L,\"XW-BPP+C<V+# N.#0L,\"XX-\"PP+CDR+# N.3(L,5T #@   "
    "#     &    \"     0         !0    @    !    !     $         $  $ 'E?:6X.    4     8    (    !          %    \"    "
    " $    ?     0         0    'P   %LM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,5T #@   #@    &    \"     0         !0    "
    "@    !    !0    $         $     4   !Y7V]U=     X   !0    !@    @    $          4    (     0   !\\    !         ! "
    "    ?    6RTQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ70 .    .     8    (    !          %    \"     $    &   "
    "  0         0    !@   %)I<VEN9P  #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !!8W1"
    "I=F4@2&EG:       #@   &     &    \"     0         !0    @    !    +P    $         $    \"\\   !;,\" P+C X(# N,#@@,"
    "\"XQ-B P+C$V(# N,C0@,\"XR-\" P+C,R(# N,S(@,\"XT70 .    8     8    (    !          %    \"     $    O     0        "
    " 0    +P   %LP+C8@,\"XV.\" P+C8X(# N-S8@,\"XW-B P+C@T(# N.#0@,\"XY,B P+CDR(#%=  X   !0    !@    @    $          4 "
    "   (     0   !\\    !         !     ?    6RTQ(\"TQ(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q70 .    4     8    (    "
    "!          %    \"     $    ?     0         0    'P   %LM,2 M,2 @,2 @,2 M,2 M,2 M,2 M,2 M,2 M,5T "
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    8 4   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /GH; ,.    T 0   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   !:    9&5F875L=',         9&EV:7-I;VYS       "
    " 9&EV7W-I>F4         ;W)D97(             87)I=&A?='EP95]O=70 8FEN7W!T7V]U=               #@   / \"   &    \"     $"
    "         !0    @    !    \"@    $         #@   $     &    \"     0         !0    @    !    \"0    $         $     "
    "D   !D:79I<VEO;G,         #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            00 "
    "X    X    !@    @    $          4    (     0    @    !         !     (    9&EV7W-I>F4.    4     8    (    !@      "
    "   %    \"     $    $     0         )    (            $!                    P0        #! #@   #@    &    \"     0 "
    "        !0    @    !    !0    $         $     4   !O<F1E<@    X   !0    !@    @    &          4    (     0    0   "
    " !          D    @            \"$                   / _         $ .    0     8    (    !          %    \"     $   "
    " .     0         0    #@   &%R:71H7W1Y<&5?;W5T   .    .     8    (    !          %    \"     $    (     0         "
    "0    \"    %5N<VEG;F5D#@   $     &    \"     0         !0    @    !    \"@    $         $     H   !B:6Y?<'1?;W5T  "
    "      #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @   "
    " &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $  "
    "  !     0         )    \"            $! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "              X    X    !@    @    $          4    (     0    @    !         !     (    56YS:6=N960.    .     8   "
    " (    !@         %    \"     $    !     0         )    \"               "
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    8 4   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /GH; ,.    T 0   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   !:    9&5F875L=',         9&EV:7-I;VYS       "
    " 9&EV7W-I>F4         ;W)D97(             87)I=&A?='EP95]O=70 8FEN7W!T7V]U=               #@   / \"   &    \"     $"
    "         !0    @    !    \"@    $         #@   $     &    \"     0         !0    @    !    \"0    $         $     "
    "D   !D:79I<VEO;G,         #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            00 "
    "X    X    !@    @    $          4    (     0    @    !         !     (    9&EV7W-I>F4.    4     8    (    !@      "
    "   %    \"     $    $     0         )    (            $!                    P0        #! #@   #@    &    \"     0 "
    "        !0    @    !    !0    $         $     4   !O<F1E<@    X   !0    !@    @    &          4    (     0    0   "
    " !          D    @            \"$                   / _         $ .    0     8    (    !          %    \"     $   "
    " .     0         0    #@   &%R:71H7W1Y<&5?;W5T   .    .     8    (    !          %    \"     $    (     0         "
    "0    \"    %5N<VEG;F5D#@   $     &    \"     0         !0    @    !    \"@    $         $     H   !B:6Y?<'1?;W5T  "
    "      #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @   "
    " &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $  "
    "  !     0         )    \"            $! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "              X    X    !@    @    $          4    (     0    @    !         !     (    56YS:6=N960.    .     8   "
    " (    !@         %    \"     $    !     0         )    \"               "
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    8 4   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /GH; ,.    T 0   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   !:    9&5F875L=',         9&EV:7-I;VYS       "
    " 9&EV7W-I>F4         ;W)D97(             87)I=&A?='EP95]O=70 8FEN7W!T7V]U=               #@   / \"   &    \"     $"
    "         !0    @    !    \"@    $         #@   $     &    \"     0         !0    @    !    \"0    $         $     "
    "D   !D:79I<VEO;G,         #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            00 "
    "X    X    !@    @    $          4    (     0    @    !         !     (    9&EV7W-I>F4.    4     8    (    !@      "
    "   %    \"     $    $     0         )    (            $!                    P0        #! #@   #@    &    \"     0 "
    "        !0    @    !    !0    $         $     4   !O<F1E<@    X   !0    !@    @    &          4    (     0    0   "
    " !          D    @            \"$                   / _         $ .    0     8    (    !          %    \"     $   "
    " .     0         0    #@   &%R:71H7W1Y<&5?;W5T   .    .     8    (    !          %    \"     $    (     0         "
    "0    \"    %5N<VEG;F5D#@   $     &    \"     0         !0    @    !    \"@    $         $     H   !B:6Y?<'1?;W5T  "
    "      #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @   "
    " &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $  "
    "  !     0         )    \"            $! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "              X    X    !@    @    $          4    (     0    @    !         !     (    56YS:6=N960.    .     8   "
    " (    !@         %    \"     $    !     0         )    \"               "
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    8 4   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /GH; ,.    T 0   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   !:    9&5F875L=',         9&EV:7-I;VYS       "
    " 9&EV7W-I>F4         ;W)D97(             87)I=&A?='EP95]O=70 8FEN7W!T7V]U=               #@   / \"   &    \"     $"
    "         !0    @    !    \"@    $         #@   $     &    \"     0         !0    @    !    \"0    $         $     "
    "D   !D:79I<VEO;G,         #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            00 "
    "X    X    !@    @    $          4    (     0    @    !         !     (    9&EV7W-I>F4.    4     8    (    !@      "
    "   %    \"     $    $     0         )    (            $!                    P0        #! #@   #@    &    \"     0 "
    "        !0    @    !    !0    $         $     4   !O<F1E<@    X   !0    !@    @    &          4    (     0    0   "
    " !          D    @            \"$                   / _         $ .    0     8    (    !          %    \"     $   "
    " .     0         0    #@   &%R:71H7W1Y<&5?;W5T   .    .     8    (    !          %    \"     $    (     0         "
    "0    \"    %5N<VEG;F5D#@   $     &    \"     0         !0    @    !    \"@    $         $     H   !B:6Y?<'1?;W5T  "
    "      #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @   "
    " &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $  "
    "  !     0         )    \"            $! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "              X    X    !@    @    $          4    (     0    @    !         !     (    56YS:6=N960.    .     8   "
    " (    !@         %    \"     $    !     0         )    \"               "
  }
}
