--Simulators--
Verilator

--Boards--
ordb2a
atlys

--Build tools--
ISE
Synplify
icarus?

Shorten opencores checkout message
Document the internal API
Create system installer (distutils2? packaging from python 3.3)
Read arguments from file
Add glob support in CAPI
Create round-robin wishbone scheduler
Create UART over socket VPI module
Switch to a bette format (YAML?) for CAPI2
Store patched copies in cache
Add checksums to cache
Add use flag support
Export IP-XACT data (for top-level generation with kactus2)
Verilator:
-Come up with a good structure
-load vmem/elf directly to memory
Remove defines files from dbg
Use(or1ktrace/libopcodes/opdis) in or1200-monitor for trace generation
(Use waf for building)
Check if cache is clean and revision is equal to core description
Move generic cores to separate cores (intgen?, rom)
Clean up include files
Add checksum to local cores
Run or1ksim test suite

--DONE--
Support for patches (start with calling patch)
Load test cases with $value$plusargs
Quartus support
Modelsim support
