# FPGA Traffic Light Controller with Priority System

## Description
This project implements a traffic light controller using Verilog HDL.
An emergency vehicle priority system overrides the normal sequence.

## Features
- FSM-based traffic light controller
- Emergency priority override
- Behavioral simulation in Vivado

## Files
- traffic_light.v → main design
- traffic_light_tb.v → testbench
- waveform_simulation.png → simulation result

## Tools Used
- Verilog HDL
- Xilinx Vivado

## Author
Mohit Kumar
