{"files":[{"patch":"@@ -1755,1 +1755,1 @@\n-      add(off_to_args, off_to_args, to_add);\n+      addi(off_to_args, off_to_args, to_add);\n@@ -1852,1 +1852,1 @@\n-    sub(tmp1, tmp1, TypeStackSlotEntries::per_arg_count());\n+    subi(tmp1, tmp1, TypeStackSlotEntries::per_arg_count());\n@@ -1878,1 +1878,1 @@\n-    sub(tmp1, tmp1, TypeStackSlotEntries::per_arg_count());\n+    subi(tmp1, tmp1, TypeStackSlotEntries::per_arg_count());\n","filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp","additions":3,"deletions":3,"binary":false,"changes":6,"status":"modified"},{"patch":"@@ -200,1 +200,1 @@\n-    __ sub(temp_reg, temp_reg, Bytecodes::_breakpoint); \/\/ temp_reg is temporary register.\n+    __ subi(temp_reg, temp_reg, Bytecodes::_breakpoint); \/\/ temp_reg is temporary register.\n@@ -212,1 +212,1 @@\n-  __ sub(temp_reg, temp_reg, (int)Bytecodes::java_code(bc));\n+  __ subi(temp_reg, temp_reg, (int)Bytecodes::java_code(bc));\n","filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"}]}