// Seed: 3877133891
module module_0 (
    output wire id_0,
    input tri id_1,
    input wor id_2,
    output wand id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply0 id_6
    , id_46,
    input supply1 id_7,
    input tri0 id_8,
    input supply1 id_9
    , id_47,
    input supply0 id_10,
    input wor id_11,
    output uwire id_12,
    output wand id_13,
    output wand id_14,
    input tri1 id_15,
    output tri id_16,
    input wand id_17,
    input wire id_18,
    input uwire id_19,
    output wire id_20,
    output tri1 id_21,
    input supply1 id_22,
    output tri id_23,
    input wor id_24,
    input uwire id_25,
    input supply1 id_26,
    input uwire id_27,
    output wand id_28,
    input tri0 id_29,
    input uwire id_30,
    input uwire id_31,
    output wand id_32,
    input wand id_33,
    input supply1 id_34,
    input tri1 id_35
    , id_48,
    input tri id_36,
    output wor id_37,
    input wor id_38,
    input wire id_39,
    input wor id_40
    , id_49,
    input uwire id_41,
    output tri id_42,
    input supply0 id_43,
    output supply1 id_44
);
  assign module_1.id_5 = 0;
  assign id_42 = 1;
  assign id_46[1] = id_27;
  wire id_50;
  wire id_51;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output wor id_2,
    input wor id_3,
    input supply0 id_4,
    input uwire id_5,
    output tri1 id_6,
    input supply1 id_7
);
  wire id_9 = id_9;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_4,
      id_1,
      id_5,
      id_3,
      id_5,
      id_0,
      id_3,
      id_0,
      id_4,
      id_0,
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_4,
      id_4,
      id_5,
      id_2,
      id_2,
      id_3,
      id_2,
      id_0,
      id_0,
      id_3,
      id_3,
      id_2,
      id_0,
      id_5,
      id_0,
      id_1,
      id_0,
      id_4,
      id_5,
      id_0,
      id_2,
      id_3,
      id_3,
      id_4,
      id_0,
      id_6,
      id_7,
      id_2
  );
  assign id_6 = id_7;
endmodule
