Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Aug  9 10:12:30 2018
| Host         : ubuntu-HP-Pavilion-Gaming-Notebook running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file soc_axi_lite_top_control_sets_placed.rpt
| Design       : soc_axi_lite_top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    92 |
| Unused register locations in slices containing registers |   243 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |            2 |
|      3 |            8 |
|      4 |            6 |
|      5 |            1 |
|      6 |            3 |
|      7 |            1 |
|      8 |            9 |
|      9 |            1 |
|     13 |            1 |
|    16+ |           56 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             392 |          170 |
| No           | No                    | Yes                    |              64 |           27 |
| No           | Yes                   | No                     |             467 |          188 |
| Yes          | No                    | No                     |             259 |           93 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1479 |          673 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal             |                                                                        Enable Signal                                                                       |                                                                         Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count |
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_pll/inst/cpu_clk                | u_confreg/step0_sample                                                                                                                                     | u_confreg/clear                                                                                                                                                 |                1 |              1 |
|  clk_pll/inst/cpu_clk                | u_confreg/step1_sample                                                                                                                                     | u_confreg/clear                                                                                                                                                 |                1 |              1 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]_0                                             |                                                                                                                                                                 |                1 |              1 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[34]_0[0] |                                                                                                                                                                 |                1 |              1 |
|  u_cpu/mem_stage/size_reg[1]_i_1_n_5 |                                                                                                                                                            |                                                                                                                                                                 |                1 |              2 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push          |                                                                                                                                                                 |                1 |              2 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                            |                1 |              3 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                            |                1 |              3 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                            |                1 |              3 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                            |                1 |              3 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                            |                1 |              3 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                            |                1 |              3 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                            |                1 |              3 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                            |                2 |              3 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__0_n_0                                         |                                                                                                                                                                 |                1 |              4 |
|  clk_pll/inst/cpu_clk                | cpu_resetn                                                                                                                                                 |                                                                                                                                                                 |                1 |              4 |
|  clk_pll/inst/cpu_clk                | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                                           | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 |                2 |              4 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                    | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                         |                2 |              4 |
|  clk_pll/inst/cpu_clk                | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.num_of_bytes_r_reg[0]                              | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 |                2 |              4 |
|  clk_pll/inst/cpu_clk                |                                                                                                                                                            | u_confreg/state_count[3]_i_1_n_5                                                                                                                                |                1 |              4 |
|  clk_pll/inst/cpu_clk                | u_cpu/mem_stage/p_3_out[0]                                                                                                                                 | u_confreg/clear                                                                                                                                                 |                3 |              5 |
|  clk_pll/inst/cpu_clk                |                                                                                                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_ready_i_reg_0                                                        |                5 |              6 |
|  clk_pll/inst/cpu_clk                |                                                                                                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                                        |                5 |              6 |
|  clk_pll/inst/cpu_clk                | u_cpu/div/cnt[5]_i_1_n_5                                                                                                                                   |                                                                                                                                                                 |                1 |              6 |
|  clk_pll/inst/cpu_clk                | u_cpu/exe_stage/opE[5]_i_1_n_5                                                                                                                             | u_confreg/clear                                                                                                                                                 |                2 |              7 |
|  clk_pll/inst/cpu_clk                | u_cpu/mem_stage/p_0_in0_out[3]                                                                                                                             |                                                                                                                                                                 |                2 |              8 |
|  clk_pll/inst/cpu_clk                | u_cpu/mem_stage/p_0_in0_out[2]                                                                                                                             |                                                                                                                                                                 |                2 |              8 |
|  clk_pll/inst/cpu_clk                | u_cpu/mem_stage/p_0_in0_out[1]                                                                                                                             |                                                                                                                                                                 |                2 |              8 |
|  clk_pll/inst/cpu_clk                | u_confreg/write_uart_valid                                                                                                                                 | u_confreg/clear                                                                                                                                                 |                4 |              8 |
|  clk_pll/inst/cpu_clk                | u_cpu/mem_stage/p_0_in0_out[0]                                                                                                                             |                                                                                                                                                                 |                2 |              8 |
|  clk_pll/inst/cpu_clk                | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 |                3 |              8 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                              | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                            |                2 |              8 |
|  clk_pll/inst/cpu_clk                | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr_reg[0][0]                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 |                4 |              8 |
|  clk_pll/inst/cpu_clk                | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/I24                                                                                 |                                                                                                                                                                 |                1 |              8 |
|  clk_pll/inst/cpu_clk                | u_cpu/wb_stage/status_o_reg[14]                                                                                                                            | u_confreg/clear                                                                                                                                                 |                6 |              9 |
|  clk_pll/inst/cpu_clk                | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                               |                                                                                                                                                                 |                7 |             13 |
|  clk_pll/inst/cpu_clk                | u_confreg/busy01_out                                                                                                                                       | u_confreg/clear                                                                                                                                                 |                5 |             17 |
|  clk_pll/inst/cpu_clk                |                                                                                                                                                            | u_confreg/step0_count[0]_i_1_n_5                                                                                                                                |                5 |             20 |
|  clk_pll/inst/cpu_clk                |                                                                                                                                                            | u_confreg/step1_count[0]_i_1_n_5                                                                                                                                |                5 |             20 |
|  clk_pll/inst/cpu_clk                |                                                                                                                                                            | u_confreg/key_count[0]_i_1_n_5                                                                                                                                  |                5 |             20 |
|  clk_pll/inst/cpu_clk                |                                                                                                                                                            | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 |                9 |             21 |
|  clk_pll/inst/cpu_clk                | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.bmg_address_r_reg[19][0]                           | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 |               11 |             21 |
|  clk_pll/inst/cpu_clk                | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[2][0]                                           | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 |                6 |             21 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                      | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                            |                9 |             23 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                      | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                            |                9 |             23 |
|  clk_pll/inst/cpu_clk                | u_cpu/mem_stage/c_write                                                                                                                                    |                                                                                                                                                                 |                6 |             24 |
|  clk_pll/inst/cpu_clk                | u_cpu/div/dividend[31]_i_2_n_5                                                                                                                             | u_cpu/div/dividend[31]_i_1_n_5                                                                                                                                  |               12 |             31 |
|  clk_pll/inst/cpu_clk                | u_cpu/mem_stage/read_addr_reg[31][0]                                                                                                                       | u_cpu/interface/read_addr[31]_i_1_n_5                                                                                                                           |                8 |             32 |
|  clk_pll/inst/cpu_clk                | u_cpu/mem_stage/write_addr_reg[31][0]                                                                                                                      | u_cpu/interface/write_addr[31]_i_1_n_5                                                                                                                          |                6 |             32 |
|  clk_pll/inst/timer_clk              |                                                                                                                                                            | u_confreg/clear                                                                                                                                                 |                8 |             32 |
|  clk_pll/inst/cpu_clk                | u_cpu/wb_stage/E[0]                                                                                                                                        | u_confreg/clear                                                                                                                                                 |                9 |             32 |
|  clk_pll/inst/cpu_clk                | u_cpu/wb_stage/epc_o_reg[31]_2[0]                                                                                                                          | u_confreg/clear                                                                                                                                                 |                7 |             32 |
|  clk_pll/inst/cpu_clk                | u_cpu/mem_stage/badvaddr_reg[31]_1[0]                                                                                                                      |                                                                                                                                                                 |               12 |             32 |
|  clk_pll/inst/cpu_clk                | u_cpu/mem_stage/E[0]                                                                                                                                       | u_confreg/clear                                                                                                                                                 |               17 |             32 |
|  n_1_2157_BUFG                       |                                                                                                                                                            |                                                                                                                                                                 |               14 |             32 |
|  clk_pll/inst/cpu_clk                | u_confreg/write_cr5                                                                                                                                        | u_confreg/clear                                                                                                                                                 |               20 |             32 |
|  clk_pll/inst/cpu_clk                | u_confreg/conf_wdata_r_0                                                                                                                                   |                                                                                                                                                                 |               12 |             32 |
|  clk_pll/inst/cpu_clk                | u_confreg/write_cr6                                                                                                                                        | u_confreg/clear                                                                                                                                                 |               14 |             32 |
|  clk_pll/inst/cpu_clk                | u_confreg/write_num                                                                                                                                        | u_confreg/clear                                                                                                                                                 |                8 |             32 |
|  n_4_3402_BUFG                       |                                                                                                                                                            |                                                                                                                                                                 |               16 |             32 |
|  clk_pll/inst/cpu_clk                | u_confreg/write_cr4                                                                                                                                        | u_confreg/clear                                                                                                                                                 |               17 |             32 |
|  clk_pll/inst/cpu_clk                | u_confreg/write_cr2                                                                                                                                        | u_confreg/clear                                                                                                                                                 |               20 |             32 |
|  clk_pll/inst/cpu_clk                | u_confreg/write_cr7                                                                                                                                        | u_confreg/clear                                                                                                                                                 |               16 |             32 |
|  clk_pll/inst/cpu_clk                | u_confreg/write_cr1                                                                                                                                        | u_confreg/clear                                                                                                                                                 |               21 |             32 |
|  clk_pll/inst/cpu_clk                | u_confreg/write_cr0                                                                                                                                        | u_confreg/clear                                                                                                                                                 |               24 |             32 |
|  clk_pll/inst/cpu_clk                | u_cpu/div/dividend[64]_i_2_n_5                                                                                                                             | u_cpu/div/dividend[64]_i_1_n_5                                                                                                                                  |                9 |             32 |
|  clk_pll/inst/cpu_clk                | u_confreg/write_cr3                                                                                                                                        | u_confreg/clear                                                                                                                                                 |               20 |             32 |
|  n_2_1027_BUFG                       |                                                                                                                                                            |                                                                                                                                                                 |               15 |             32 |
|  n_3_2047_BUFG                       |                                                                                                                                                            |                                                                                                                                                                 |               14 |             32 |
|  clk_pll/inst/cpu_clk                | u_confreg/conf_rdata_reg0                                                                                                                                  | u_confreg/clear                                                                                                                                                 |               16 |             33 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                     |                                                                                                                                                                 |                9 |             33 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                            |                                                                                                                                                                 |               11 |             33 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                   |                                                                                                                                                                 |                9 |             33 |
|  clk_pll/inst/cpu_clk                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rready[1]                                                   |                                                                                                                                                                 |                8 |             33 |
|  clk_pll/inst/cpu_clk                | u_confreg/write_led_rg1                                                                                                                                    | u_confreg/clear                                                                                                                                                 |               15 |             34 |
|  clk_pll/inst/cpu_clk                | u_confreg/write_led_rg0                                                                                                                                    | u_confreg/clear                                                                                                                                                 |               15 |             34 |
|  clk_pll/inst/cpu_clk                | u_cpu/div/divisor[31]_i_1_n_5                                                                                                                              |                                                                                                                                                                 |               20 |             34 |
|  clk_pll/inst/cpu_clk                | u_cpu/mem_stage/write_size_reg[1]_0[0]                                                                                                                     | u_confreg/clear                                                                                                                                                 |               19 |             38 |
|  clk_pll/inst/cpu_clk                | u_confreg/write_led                                                                                                                                        | u_confreg/clear                                                                                                                                                 |               29 |             48 |
|  clk_pll/inst/cpu_clk                | u_cpu/interface/inst_reg[7]                                                                                                                                |                                                                                                                                                                 |               14 |             56 |
|  n_0_1028_BUFG                       |                                                                                                                                                            |                                                                                                                                                                 |               39 |             64 |
|  clk_pll/inst/cpu_clk                | u_cpu/wb_stage/hilo_writeW                                                                                                                                 | u_confreg/clear                                                                                                                                                 |               34 |             64 |
|  clk_pll/inst/cpu_clk                | u_cpu/div/result_o[63]_i_1_n_5                                                                                                                             | u_confreg/clear                                                                                                                                                 |               17 |             65 |
|  clk_pll/inst/cpu_clk                | u_cpu/exe_stage/E[0]                                                                                                                                       | u_cpu/mem_stage/SS[0]                                                                                                                                           |               25 |             65 |
|  clk_pll/inst/timer_clk              |                                                                                                                                                            |                                                                                                                                                                 |               20 |             67 |
|  clk_pll/inst/cpu_clk                |                                                                                                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                            |               26 |             69 |
|  clk_pll/inst/cpu_clk                | u_cpu/wb_stage/mem_write_dataM_reg[31]                                                                                                                     |                                                                                                                                                                 |               12 |             96 |
|  clk_pll/inst/cpu_clk                |                                                                                                                                                            | u_cpu/mem_stage/cp0_write_next_reg_0                                                                                                                            |               61 |            104 |
|  clk_pll/inst/cpu_clk                |                                                                                                                                                            |                                                                                                                                                                 |               51 |            131 |
|  clk_pll/inst/cpu_clk                | u_cpu/mem_stage/pcM_0                                                                                                                                      | u_cpu/mem_stage/SS[0]                                                                                                                                           |               87 |            182 |
|  clk_pll/inst/cpu_clk                | u_cpu/exe_stage/pcE                                                                                                                                        | u_cpu/exe_stage/controlsE[8]_i_1_n_5                                                                                                                            |              107 |            209 |
|  clk_pll/inst/cpu_clk                |                                                                                                                                                            | u_confreg/clear                                                                                                                                                 |               85 |            229 |
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


