Analysis & Synthesis report for VGAController
Wed Nov 20 09:22:51 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for bomberman_sprite_top:bomberman_sprite_top|rom_bomberman:rom_bomberman|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated
 13. Source assignments for bomb1_sprite_top:bomb1_sprite_top|rom_bomb1:rom_bomb1|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated
 14. Source assignments for bomb2_sprite_top:bomb2_sprite_top|rom_bomb2:rom_bomb2|altsyncram:altsyncram_component|altsyncram_82g1:auto_generated
 15. Source assignments for enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated
 16. Source assignments for explosion_sprite_top:explosion_sprite_top|rom_explosion:rom_explosion|altsyncram:altsyncram_component|altsyncram_nig1:auto_generated
 17. Parameter Settings for User Entity Instance: bomberman_sprite_top:bomberman_sprite_top|rom_bomberman:rom_bomberman|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: bomb1_sprite_top:bomb1_sprite_top|rom_bomb1:rom_bomb1|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: bomb2_sprite_top:bomb2_sprite_top|rom_bomb2:rom_bomb2|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: explosion_sprite_top:explosion_sprite_top|rom_explosion:rom_explosion|altsyncram:altsyncram_component
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "explosion_sprite_top:explosion_sprite_top|sprite_pos_decoder:sprite_pos_decoder"
 24. Port Connectivity Checks: "explosion_sprite_top:explosion_sprite_top"
 25. Port Connectivity Checks: "enemy_sprite_top:enemy_sprite_top|sprite_pos_decoder:sprite_pos_decoder"
 26. Port Connectivity Checks: "enemy_sprite_top:enemy_sprite_top"
 27. Port Connectivity Checks: "bomb2_sprite_top:bomb2_sprite_top|sprite_pos_decoder:sprite_pos_decoder"
 28. Port Connectivity Checks: "bomb2_sprite_top:bomb2_sprite_top"
 29. Port Connectivity Checks: "bomb1_sprite_top:bomb1_sprite_top|sprite_pos_decoder:sprite_pos_decoder"
 30. Port Connectivity Checks: "bomb1_sprite_top:bomb1_sprite_top"
 31. Port Connectivity Checks: "bomberman_sprite_top:bomberman_sprite_top|sprite_pos_decoder:sprite_pos_decoder"
 32. Port Connectivity Checks: "bomberman_sprite_top:bomberman_sprite_top"
 33. Port Connectivity Checks: "vga_signal:vga_signal|comparator:maxscreenv_comparator"
 34. Port Connectivity Checks: "vga_signal:vga_signal|comparator:vmin_comparator"
 35. Port Connectivity Checks: "vga_signal:vga_signal|comparator:maxscreenh_comparator"
 36. Port Connectivity Checks: "vga_signal:vga_signal|comparator:hmin_comparator"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 20 09:22:51 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; VGAController                               ;
; Top-level Entity Name           ; vga_controller_top                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 48                                          ;
; Total pins                      ; 31                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 24,576                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga_controller_top ; VGAController      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; vga_controller_top.sv            ; yes             ; User SystemVerilog HDL File      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv    ;         ;
; visible_logic.sv                 ; yes             ; User SystemVerilog HDL File      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/visible_logic.sv         ;         ;
; vga_signal.sv                    ; yes             ; User SystemVerilog HDL File      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_signal.sv            ;         ;
; sprite_pos_decoder.sv            ; yes             ; User SystemVerilog HDL File      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/sprite_pos_decoder.sv    ;         ;
; rom_explosion.v                  ; yes             ; User Wizard-Generated File       ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_explosion.v          ;         ;
; rom_enemy.v                      ; yes             ; User Wizard-Generated File       ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v              ;         ;
; rom_bomberman.v                  ; yes             ; User Wizard-Generated File       ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomberman.v          ;         ;
; rom_bomb2.v                      ; yes             ; User Wizard-Generated File       ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb2.v              ;         ;
; rom_bomb1.v                      ; yes             ; User Wizard-Generated File       ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb1.v              ;         ;
; rgb_mux.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rgb_mux.sv               ;         ;
; offset_address.sv                ; yes             ; User SystemVerilog HDL File      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/offset_address.sv        ;         ;
; game_screen_printer.sv           ; yes             ; User SystemVerilog HDL File      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/game_screen_printer.sv   ;         ;
; explosion_sprite_top.sv          ; yes             ; User SystemVerilog HDL File      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/explosion_sprite_top.sv  ;         ;
; enemy_sprite_top.sv              ; yes             ; User SystemVerilog HDL File      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv      ;         ;
; counter.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/counter.sv               ;         ;
; comparator.sv                    ; yes             ; User SystemVerilog HDL File      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/comparator.sv            ;         ;
; color_decoder.sv                 ; yes             ; User SystemVerilog HDL File      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/color_decoder.sv         ;         ;
; clock_divider.sv                 ; yes             ; User SystemVerilog HDL File      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/clock_divider.sv         ;         ;
; bomberman_sprite_top.sv          ; yes             ; User SystemVerilog HDL File      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv  ;         ;
; bomb2_sprite_top.sv              ; yes             ; User SystemVerilog HDL File      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomb2_sprite_top.sv      ;         ;
; bomb1_sprite_top.sv              ; yes             ; User SystemVerilog HDL File      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomb1_sprite_top.sv      ;         ;
; explosion.mif                    ; yes             ; User Memory Initialization File  ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/explosion.mif            ;         ;
; enemy.mif                        ; yes             ; User Memory Initialization File  ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy.mif                ;         ;
; bomberman.mif                    ; yes             ; User Memory Initialization File  ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman.mif            ;         ;
; bomb2.mif                        ; yes             ; User Memory Initialization File  ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomb2.mif                ;         ;
; bomb1.mif                        ; yes             ; User Memory Initialization File  ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomb1.mif                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_9hg1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_9hg1.tdf   ;         ;
; db/altsyncram_72g1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_72g1.tdf   ;         ;
; db/altsyncram_82g1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_82g1.tdf   ;         ;
; db/altsyncram_k4g1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf   ;         ;
; db/altsyncram_nig1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_nig1.tdf   ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 216   ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 325   ;
;     -- 7 input functions                    ; 1     ;
;     -- 6 input functions                    ; 105   ;
;     -- 5 input functions                    ; 93    ;
;     -- 4 input functions                    ; 41    ;
;     -- <=3 input functions                  ; 85    ;
;                                             ;       ;
; Dedicated logic registers                   ; 48    ;
;                                             ;       ;
; I/O pins                                    ; 31    ;
; Total MLAB memory bits                      ; 0     ;
; Total block memory bits                     ; 24576 ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; rtl~0 ;
; Maximum fan-out                             ; 63    ;
; Total fan-out                               ; 1917  ;
; Average fan-out                             ; 4.18  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                      ; Entity Name          ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |vga_controller_top                            ; 325 (1)             ; 48 (0)                    ; 24576             ; 0          ; 31   ; 0            ; |vga_controller_top                                                                                                                                      ; vga_controller_top   ; work         ;
;    |bomb1_sprite_top:bomb1_sprite_top|         ; 14 (0)              ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |vga_controller_top|bomb1_sprite_top:bomb1_sprite_top                                                                                                    ; bomb1_sprite_top     ; work         ;
;       |color_decoder:color_decoder|            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|bomb1_sprite_top:bomb1_sprite_top|color_decoder:color_decoder                                                                        ; color_decoder        ; work         ;
;       |offset_address:offset_address|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|bomb1_sprite_top:bomb1_sprite_top|offset_address:offset_address                                                                      ; offset_address       ; work         ;
;       |rom_bomb1:rom_bomb1|                    ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |vga_controller_top|bomb1_sprite_top:bomb1_sprite_top|rom_bomb1:rom_bomb1                                                                                ; rom_bomb1            ; work         ;
;          |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |vga_controller_top|bomb1_sprite_top:bomb1_sprite_top|rom_bomb1:rom_bomb1|altsyncram:altsyncram_component                                                ; altsyncram           ; work         ;
;             |altsyncram_72g1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |vga_controller_top|bomb1_sprite_top:bomb1_sprite_top|rom_bomb1:rom_bomb1|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated                 ; altsyncram_72g1      ; work         ;
;    |bomb2_sprite_top:bomb2_sprite_top|         ; 8 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |vga_controller_top|bomb2_sprite_top:bomb2_sprite_top                                                                                                    ; bomb2_sprite_top     ; work         ;
;       |color_decoder:color_decoder|            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|bomb2_sprite_top:bomb2_sprite_top|color_decoder:color_decoder                                                                        ; color_decoder        ; work         ;
;       |rom_bomb2:rom_bomb2|                    ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |vga_controller_top|bomb2_sprite_top:bomb2_sprite_top|rom_bomb2:rom_bomb2                                                                                ; rom_bomb2            ; work         ;
;          |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |vga_controller_top|bomb2_sprite_top:bomb2_sprite_top|rom_bomb2:rom_bomb2|altsyncram:altsyncram_component                                                ; altsyncram           ; work         ;
;             |altsyncram_82g1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |vga_controller_top|bomb2_sprite_top:bomb2_sprite_top|rom_bomb2:rom_bomb2|altsyncram:altsyncram_component|altsyncram_82g1:auto_generated                 ; altsyncram_82g1      ; work         ;
;       |visible_logic:visible_logic|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|bomb2_sprite_top:bomb2_sprite_top|visible_logic:visible_logic                                                                        ; visible_logic        ; work         ;
;    |bomberman_sprite_top:bomberman_sprite_top| ; 29 (0)              ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |vga_controller_top|bomberman_sprite_top:bomberman_sprite_top                                                                                            ; bomberman_sprite_top ; work         ;
;       |color_decoder:color_decoder|            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|bomberman_sprite_top:bomberman_sprite_top|color_decoder:color_decoder                                                                ; color_decoder        ; work         ;
;       |offset_address:offset_address|          ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|bomberman_sprite_top:bomberman_sprite_top|offset_address:offset_address                                                              ; offset_address       ; work         ;
;       |rom_bomberman:rom_bomberman|            ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |vga_controller_top|bomberman_sprite_top:bomberman_sprite_top|rom_bomberman:rom_bomberman                                                                ; rom_bomberman        ; work         ;
;          |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |vga_controller_top|bomberman_sprite_top:bomberman_sprite_top|rom_bomberman:rom_bomberman|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;             |altsyncram_9hg1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |vga_controller_top|bomberman_sprite_top:bomberman_sprite_top|rom_bomberman:rom_bomberman|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated ; altsyncram_9hg1      ; work         ;
;       |visible_logic:visible_logic|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|bomberman_sprite_top:bomberman_sprite_top|visible_logic:visible_logic                                                                ; visible_logic        ; work         ;
;    |clock_divider:clock_divider|               ; 33 (33)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|clock_divider:clock_divider                                                                                                          ; clock_divider        ; work         ;
;    |explosion_sprite_top:explosion_sprite_top| ; 3 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |vga_controller_top|explosion_sprite_top:explosion_sprite_top                                                                                            ; explosion_sprite_top ; work         ;
;       |rom_explosion:rom_explosion|            ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |vga_controller_top|explosion_sprite_top:explosion_sprite_top|rom_explosion:rom_explosion                                                                ; rom_explosion        ; work         ;
;          |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |vga_controller_top|explosion_sprite_top:explosion_sprite_top|rom_explosion:rom_explosion|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;             |altsyncram_nig1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |vga_controller_top|explosion_sprite_top:explosion_sprite_top|rom_explosion:rom_explosion|altsyncram:altsyncram_component|altsyncram_nig1:auto_generated ; altsyncram_nig1      ; work         ;
;       |visible_logic:visible_logic|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|explosion_sprite_top:explosion_sprite_top|visible_logic:visible_logic                                                                ; visible_logic        ; work         ;
;    |game_screen_printer:game_screen_printer|   ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|game_screen_printer:game_screen_printer                                                                                              ; game_screen_printer  ; work         ;
;    |rgb_mux:rgb_mux|                           ; 105 (105)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|rgb_mux:rgb_mux                                                                                                                      ; rgb_mux              ; work         ;
;    |vga_signal:vga_signal|                     ; 64 (38)             ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|vga_signal:vga_signal                                                                                                                ; vga_signal           ; work         ;
;       |comparator:hmin_comparator|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|vga_signal:vga_signal|comparator:hmin_comparator                                                                                     ; comparator           ; work         ;
;       |comparator:maxscreenh_comparator|       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|vga_signal:vga_signal|comparator:maxscreenh_comparator                                                                               ; comparator           ; work         ;
;       |comparator:maxscreenv_comparator|       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|vga_signal:vga_signal|comparator:maxscreenv_comparator                                                                               ; comparator           ; work         ;
;       |comparator:vmin_comparator|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|vga_signal:vga_signal|comparator:vmin_comparator                                                                                     ; comparator           ; work         ;
;       |counter:h_counter|                      ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|vga_signal:vga_signal|counter:h_counter                                                                                              ; counter              ; work         ;
;       |counter:v_counter|                      ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_controller_top|vga_signal:vga_signal|counter:v_counter                                                                                              ; counter              ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                                                                            ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+
; bomb1_sprite_top:bomb1_sprite_top|rom_bomb1:rom_bomb1|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM  ; 1024         ; 6            ; --           ; --           ; 6144 ; bomb1.mif     ;
; bomb2_sprite_top:bomb2_sprite_top|rom_bomb2:rom_bomb2|altsyncram:altsyncram_component|altsyncram_82g1:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM  ; 1024         ; 6            ; --           ; --           ; 6144 ; bomb2.mif     ;
; bomberman_sprite_top:bomberman_sprite_top|rom_bomberman:rom_bomberman|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 6            ; --           ; --           ; 6144 ; bomberman.mif ;
; explosion_sprite_top:explosion_sprite_top|rom_explosion:rom_explosion|altsyncram:altsyncram_component|altsyncram_nig1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 6            ; --           ; --           ; 6144 ; explosion.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |vga_controller_top|bomb1_sprite_top:bomb1_sprite_top|rom_bomb1:rom_bomb1                 ; rom_bomb1.v     ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |vga_controller_top|bomb2_sprite_top:bomb2_sprite_top|rom_bomb2:rom_bomb2                 ; rom_bomb2.v     ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |vga_controller_top|bomberman_sprite_top:bomberman_sprite_top|rom_bomberman:rom_bomberman ; rom_bomberman.v ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |vga_controller_top|enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy                 ; rom_enemy.v     ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |vga_controller_top|explosion_sprite_top:explosion_sprite_top|rom_explosion:rom_explosion ; rom_explosion.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 48    ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 16:1               ; 24 bits   ; 240 LEs       ; 144 LEs              ; 96 LEs                 ; No         ; |vga_controller_top|rgb_mux:rgb_mux|Selector11 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bomberman_sprite_top:bomberman_sprite_top|rom_bomberman:rom_bomberman|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bomb1_sprite_top:bomb1_sprite_top|rom_bomb1:rom_bomb1|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bomb2_sprite_top:bomb2_sprite_top|rom_bomb2:rom_bomb2|altsyncram:altsyncram_component|altsyncram_82g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for explosion_sprite_top:explosion_sprite_top|rom_explosion:rom_explosion|altsyncram:altsyncram_component|altsyncram_nig1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bomberman_sprite_top:bomberman_sprite_top|rom_bomberman:rom_bomberman|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; bomberman.mif        ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_9hg1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bomb1_sprite_top:bomb1_sprite_top|rom_bomb1:rom_bomb1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; bomb1.mif            ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_72g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bomb2_sprite_top:bomb2_sprite_top|rom_bomb2:rom_bomb2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; bomb2.mif            ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_82g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; enemy.mif            ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_k4g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: explosion_sprite_top:explosion_sprite_top|rom_explosion:rom_explosion|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; explosion.mif        ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_nig1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                  ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                     ;
; Entity Instance                           ; bomberman_sprite_top:bomberman_sprite_top|rom_bomberman:rom_bomberman|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 6                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; bomb1_sprite_top:bomb1_sprite_top|rom_bomb1:rom_bomb1|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 6                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; bomb2_sprite_top:bomb2_sprite_top|rom_bomb2:rom_bomb2|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 6                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 6                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; explosion_sprite_top:explosion_sprite_top|rom_explosion:rom_explosion|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 6                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "explosion_sprite_top:explosion_sprite_top|sprite_pos_decoder:sprite_pos_decoder"                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; pos  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "pos[7..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "explosion_sprite_top:explosion_sprite_top"                                                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pos     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pos[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "enemy_sprite_top:enemy_sprite_top|sprite_pos_decoder:sprite_pos_decoder"                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; pos  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "pos[7..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "enemy_sprite_top:enemy_sprite_top"                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pos     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pos[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bomb2_sprite_top:bomb2_sprite_top|sprite_pos_decoder:sprite_pos_decoder"                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; pos  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "pos[7..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bomb2_sprite_top:bomb2_sprite_top"                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pos     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pos[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bomb1_sprite_top:bomb1_sprite_top|sprite_pos_decoder:sprite_pos_decoder"                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; pos  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "pos[7..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bomb1_sprite_top:bomb1_sprite_top"                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pos     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pos[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bomberman_sprite_top:bomberman_sprite_top|sprite_pos_decoder:sprite_pos_decoder"                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; pos  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "pos[7..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bomberman_sprite_top:bomberman_sprite_top"                                                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pos     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pos[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_signal:vga_signal|comparator:maxscreenv_comparator" ;
+---------------+--------+----------+------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                        ;
+---------------+--------+----------+------------------------------------------------+
; signal2[3..1] ; Input  ; Info     ; Stuck at VCC                                   ;
; signal2[8..4] ; Input  ; Info     ; Stuck at GND                                   ;
; signal2[9]    ; Input  ; Info     ; Stuck at VCC                                   ;
; signal2[0]    ; Input  ; Info     ; Stuck at GND                                   ;
; lower         ; Output ; Info     ; Explicitly unconnected                         ;
; greater       ; Output ; Info     ; Explicitly unconnected                         ;
+---------------+--------+----------+------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_signal:vga_signal|comparator:vmin_comparator" ;
+---------------+--------+----------+------------------------------------------+
; Port          ; Type   ; Severity ; Details                                  ;
+---------------+--------+----------+------------------------------------------+
; signal2[1..0] ; Input  ; Info     ; Stuck at VCC                             ;
; signal2[9..2] ; Input  ; Info     ; Stuck at GND                             ;
; greater       ; Output ; Info     ; Explicitly unconnected                   ;
; equal         ; Output ; Info     ; Explicitly unconnected                   ;
+---------------+--------+----------+------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_signal:vga_signal|comparator:maxscreenh_comparator" ;
+---------------+--------+----------+------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                        ;
+---------------+--------+----------+------------------------------------------------+
; signal2[9..8] ; Input  ; Info     ; Stuck at VCC                                   ;
; signal2[4..3] ; Input  ; Info     ; Stuck at VCC                                   ;
; signal2[7..5] ; Input  ; Info     ; Stuck at GND                                   ;
; signal2[2..1] ; Input  ; Info     ; Stuck at GND                                   ;
; signal2[0]    ; Input  ; Info     ; Stuck at VCC                                   ;
; lower         ; Output ; Info     ; Explicitly unconnected                         ;
; greater       ; Output ; Info     ; Explicitly unconnected                         ;
+---------------+--------+----------+------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_signal:vga_signal|comparator:hmin_comparator" ;
+---------------+--------+----------+------------------------------------------+
; Port          ; Type   ; Severity ; Details                                  ;
+---------------+--------+----------+------------------------------------------+
; signal2[4..0] ; Input  ; Info     ; Stuck at VCC                             ;
; signal2[9..7] ; Input  ; Info     ; Stuck at GND                             ;
; signal2[6]    ; Input  ; Info     ; Stuck at VCC                             ;
; signal2[5]    ; Input  ; Info     ; Stuck at GND                             ;
; lower         ; Output ; Info     ; Explicitly unconnected                   ;
; equal         ; Output ; Info     ; Explicitly unconnected                   ;
+---------------+--------+----------+------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 48                          ;
;     CLR               ; 20                          ;
;     SCLR              ; 28                          ;
; arriav_lcell_comb     ; 328                         ;
;     arith             ; 85                          ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 2                           ;
;         4 data inputs ; 18                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 242                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 23                          ;
;         5 data inputs ; 93                          ;
;         6 data inputs ; 105                         ;
; boundary_port         ; 31                          ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 7.90                        ;
; Average LUT depth     ; 4.66                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 20 09:22:15 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vertical_sync.sv
    Info (12023): Found entity 1: vertical_sync File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vertical_sync.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file horizontal_sync.sv
    Info (12023): Found entity 1: horizontal_sync File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/horizontal_sync.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vertical_counter.sv
    Info (12023): Found entity 1: vertical_counter File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vertical_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller_top.sv
    Info (12023): Found entity 1: vga_controller_top File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller_top_test.sv
    Info (12023): Found entity 1: vga_controller_top_test File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file visible_logic.sv
    Info (12023): Found entity 1: visible_logic File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/visible_logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_signal_test.sv
    Info (12023): Found entity 1: vga_signal_test File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_signal_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_signal.sv
    Info (12023): Found entity 1: vga_signal File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_signal.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_pos_decoder_test.sv
    Info (12023): Found entity 1: sprite_pos_decoder_test File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/sprite_pos_decoder_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_pos_decoder.sv
    Info (12023): Found entity 1: sprite_pos_decoder File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/sprite_pos_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_explosion.v
    Info (12023): Found entity 1: rom_explosion File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_explosion.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_enemy.v
    Info (12023): Found entity 1: rom_enemy File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_bomberman.v
    Info (12023): Found entity 1: rom_bomberman File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomberman.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_bomb2.v
    Info (12023): Found entity 1: rom_bomb2 File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_bomb1.v
    Info (12023): Found entity 1: rom_bomb1 File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rgb_mux_test.sv
    Info (12023): Found entity 1: rgb_mux_test File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rgb_mux_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rgb_mux.sv
    Info (12023): Found entity 1: rgb_mux File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rgb_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pointerprinter.sv
    Info (12023): Found entity 1: PointerPrinter File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/PointerPrinter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file offset_address.sv
    Info (12023): Found entity 1: offset_address File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/offset_address.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game_screen_printer.sv
    Info (12023): Found entity 1: game_screen_printer File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/game_screen_printer.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file explosion_sprite_top.sv
    Info (12023): Found entity 1: explosion_sprite_top File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/explosion_sprite_top.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file escogerpostest.sv
    Info (12023): Found entity 1: escogerPosTest File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/escogerPosTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file escogerpos.sv
    Info (12023): Found entity 1: escogerPos File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/escogerPos.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file enemy_sprite_top.sv
    Info (12023): Found entity 1: enemy_sprite_top File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file counter_test.sv
    Info (12023): Found entity 1: counter_test File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/counter_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.sv
    Info (12023): Found entity 1: comparator File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/comparator.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file color_decoder.sv
    Info (12023): Found entity 1: color_decoder File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/color_decoder.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider_test.sv
    Info (12023): Found entity 1: clock_divider_test File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/clock_divider_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/clock_divider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bomberman_sprite_top.sv
    Info (12023): Found entity 1: bomberman_sprite_top File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file bomb2_sprite_top.sv
    Info (12023): Found entity 1: bomb2_sprite_top File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomb2_sprite_top.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file bomb1_sprite_top.sv
    Info (12023): Found entity 1: bomb1_sprite_top File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomb1_sprite_top.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file horizontal_counter.sv
    Info (12023): Found entity 1: horizontal_counter File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/horizontal_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_sync.sv
    Info (12023): Found entity 1: display_sync File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/display_sync.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_visible.sv
    Info (12023): Found entity 1: display_visible File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/display_visible.sv Line: 1
Info (12127): Elaborating entity "vga_controller_top" for the top level hierarchy
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clock_divider" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv Line: 12
Info (12128): Elaborating entity "vga_signal" for hierarchy "vga_signal:vga_signal" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv Line: 13
Info (12128): Elaborating entity "counter" for hierarchy "vga_signal:vga_signal|counter:h_counter" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_signal.sv Line: 33
Info (12128): Elaborating entity "comparator" for hierarchy "vga_signal:vga_signal|comparator:hmin_comparator" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_signal.sv Line: 36
Info (12128): Elaborating entity "game_screen_printer" for hierarchy "game_screen_printer:game_screen_printer" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv Line: 15
Info (12128): Elaborating entity "bomberman_sprite_top" for hierarchy "bomberman_sprite_top:bomberman_sprite_top" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv Line: 18
Info (12128): Elaborating entity "rom_bomberman" for hierarchy "bomberman_sprite_top:bomberman_sprite_top|rom_bomberman:rom_bomberman" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv Line: 23
Info (12128): Elaborating entity "altsyncram" for hierarchy "bomberman_sprite_top:bomberman_sprite_top|rom_bomberman:rom_bomberman|altsyncram:altsyncram_component" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomberman.v Line: 81
Info (12130): Elaborated megafunction instantiation "bomberman_sprite_top:bomberman_sprite_top|rom_bomberman:rom_bomberman|altsyncram:altsyncram_component" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomberman.v Line: 81
Info (12133): Instantiated megafunction "bomberman_sprite_top:bomberman_sprite_top|rom_bomberman:rom_bomberman|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomberman.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "bomberman.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9hg1.tdf
    Info (12023): Found entity 1: altsyncram_9hg1 File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_9hg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9hg1" for hierarchy "bomberman_sprite_top:bomberman_sprite_top|rom_bomberman:rom_bomberman|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite_pos_decoder" for hierarchy "bomberman_sprite_top:bomberman_sprite_top|sprite_pos_decoder:sprite_pos_decoder" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv Line: 25
Info (12128): Elaborating entity "color_decoder" for hierarchy "bomberman_sprite_top:bomberman_sprite_top|color_decoder:color_decoder" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv Line: 26
Info (12128): Elaborating entity "offset_address" for hierarchy "bomberman_sprite_top:bomberman_sprite_top|offset_address:offset_address" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv Line: 28
Info (12128): Elaborating entity "visible_logic" for hierarchy "bomberman_sprite_top:bomberman_sprite_top|visible_logic:visible_logic" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv Line: 29
Info (12128): Elaborating entity "bomb1_sprite_top" for hierarchy "bomb1_sprite_top:bomb1_sprite_top" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv Line: 21
Info (12128): Elaborating entity "rom_bomb1" for hierarchy "bomb1_sprite_top:bomb1_sprite_top|rom_bomb1:rom_bomb1" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomb1_sprite_top.sv Line: 23
Info (12128): Elaborating entity "altsyncram" for hierarchy "bomb1_sprite_top:bomb1_sprite_top|rom_bomb1:rom_bomb1|altsyncram:altsyncram_component" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb1.v Line: 81
Info (12130): Elaborated megafunction instantiation "bomb1_sprite_top:bomb1_sprite_top|rom_bomb1:rom_bomb1|altsyncram:altsyncram_component" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb1.v Line: 81
Info (12133): Instantiated megafunction "bomb1_sprite_top:bomb1_sprite_top|rom_bomb1:rom_bomb1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb1.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "bomb1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_72g1.tdf
    Info (12023): Found entity 1: altsyncram_72g1 File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_72g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_72g1" for hierarchy "bomb1_sprite_top:bomb1_sprite_top|rom_bomb1:rom_bomb1|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "bomb2_sprite_top" for hierarchy "bomb2_sprite_top:bomb2_sprite_top" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv Line: 24
Info (12128): Elaborating entity "rom_bomb2" for hierarchy "bomb2_sprite_top:bomb2_sprite_top|rom_bomb2:rom_bomb2" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomb2_sprite_top.sv Line: 23
Info (12128): Elaborating entity "altsyncram" for hierarchy "bomb2_sprite_top:bomb2_sprite_top|rom_bomb2:rom_bomb2|altsyncram:altsyncram_component" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb2.v Line: 81
Info (12130): Elaborated megafunction instantiation "bomb2_sprite_top:bomb2_sprite_top|rom_bomb2:rom_bomb2|altsyncram:altsyncram_component" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb2.v Line: 81
Info (12133): Instantiated megafunction "bomb2_sprite_top:bomb2_sprite_top|rom_bomb2:rom_bomb2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb2.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "bomb2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_82g1.tdf
    Info (12023): Found entity 1: altsyncram_82g1 File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_82g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_82g1" for hierarchy "bomb2_sprite_top:bomb2_sprite_top|rom_bomb2:rom_bomb2|altsyncram:altsyncram_component|altsyncram_82g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "enemy_sprite_top" for hierarchy "enemy_sprite_top:enemy_sprite_top" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv Line: 27
Info (12128): Elaborating entity "rom_enemy" for hierarchy "enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv Line: 23
Info (12128): Elaborating entity "altsyncram" for hierarchy "enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v Line: 81
Info (12130): Elaborated megafunction instantiation "enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v Line: 81
Info (12133): Instantiated megafunction "enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "enemy.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k4g1.tdf
    Info (12023): Found entity 1: altsyncram_k4g1 File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k4g1" for hierarchy "enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "explosion_sprite_top" for hierarchy "explosion_sprite_top:explosion_sprite_top" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv Line: 30
Info (12128): Elaborating entity "rom_explosion" for hierarchy "explosion_sprite_top:explosion_sprite_top|rom_explosion:rom_explosion" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/explosion_sprite_top.sv Line: 23
Info (12128): Elaborating entity "altsyncram" for hierarchy "explosion_sprite_top:explosion_sprite_top|rom_explosion:rom_explosion|altsyncram:altsyncram_component" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_explosion.v Line: 81
Info (12130): Elaborated megafunction instantiation "explosion_sprite_top:explosion_sprite_top|rom_explosion:rom_explosion|altsyncram:altsyncram_component" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_explosion.v Line: 81
Info (12133): Instantiated megafunction "explosion_sprite_top:explosion_sprite_top|rom_explosion:rom_explosion|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_explosion.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "explosion.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nig1.tdf
    Info (12023): Found entity 1: altsyncram_nig1 File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_nig1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nig1" for hierarchy "explosion_sprite_top:explosion_sprite_top|rom_explosion:rom_explosion|altsyncram:altsyncram_component|altsyncram_nig1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rgb_mux" for hierarchy "rgb_mux:rgb_mux" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv Line: 39
Info (10264): Verilog HDL Case Statement information at rgb_mux.sv(9): all case item expressions in this case statement are onehot File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rgb_mux.sv Line: 9
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|q_a[0]" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf Line: 34
        Warning (14320): Synthesized away node "enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|q_a[1]" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf Line: 55
        Warning (14320): Synthesized away node "enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|q_a[2]" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf Line: 76
        Warning (14320): Synthesized away node "enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|q_a[3]" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf Line: 97
        Warning (14320): Synthesized away node "enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|q_a[4]" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf Line: 118
        Warning (14320): Synthesized away node "enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|q_a[5]" File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf Line: 139
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_sync_n" is stuck at GND File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv Line: 3
    Warning (13410): Pin "vga_blank_n" is stuck at VCC File: C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv Line: 3
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/output_files/VGAController.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 380 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 325 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4855 megabytes
    Info: Processing ended: Wed Nov 20 09:22:51 2019
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/output_files/VGAController.map.smsg.


