
---------- Begin Simulation Statistics ----------
final_tick                               2542016693500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 213737                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   213735                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.63                       # Real time elapsed on the host
host_tick_rate                              611626058                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195841                       # Number of instructions simulated
sim_ops                                       4195841                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012007                       # Number of seconds simulated
sim_ticks                                 12006848500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.709328                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  416714                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               892143                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2349                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             93842                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            818001                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52728                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          280272                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           227544                       # Number of indirect misses.
system.cpu.branchPred.lookups                  996200                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66026                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27115                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195841                       # Number of instructions committed
system.cpu.committedOps                       4195841                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.720028                       # CPI: cycles per instruction
system.cpu.discardedOps                        201799                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608503                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1456276                       # DTB hits
system.cpu.dtb.data_misses                       7411                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407305                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       853682                       # DTB read hits
system.cpu.dtb.read_misses                       6597                       # DTB read misses
system.cpu.dtb.write_accesses                  201198                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602594                       # DTB write hits
system.cpu.dtb.write_misses                       814                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18027                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3436091                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1055741                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665057                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16820011                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.174824                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1025895                       # ITB accesses
system.cpu.itb.fetch_acv                          576                       # ITB acv
system.cpu.itb.fetch_hits                     1018684                       # ITB hits
system.cpu.itb.fetch_misses                      7211                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4235     69.41%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.05% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6101                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14445                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.34%     47.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2694     52.31%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5150                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11078855000     92.24%     92.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8937500      0.07%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19003500      0.16%     92.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               904006500      7.53%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12010802500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.900148                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945243                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590755                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742735                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8089479500     67.35%     67.35% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3921323000     32.65%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24000328                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85385      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541463     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839252     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592474     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104928      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195841                       # Class of committed instruction
system.cpu.quiesceCycles                        13369                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7180317                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        315305                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22843456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22843456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22843456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22843456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117145.928205                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117145.928205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117145.928205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117145.928205                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13080490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13080490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13080490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13080490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67079.435897                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67079.435897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67079.435897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67079.435897                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22493959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22493959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117156.036458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117156.036458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12880993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12880993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67088.505208                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67088.505208                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.282268                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539552510000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.282268                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205142                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205142                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             129400                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34928                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87693                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34208                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28975                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28975                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88283                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41011                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       264199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       264199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 473927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11258624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11258624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6702912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6703353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17973241                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               63                       # Total snoops (count)
system.membus.snoopTraffic                       4032                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158684                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002760                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052465                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  158246     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158684                       # Request fanout histogram
system.membus.reqLayer0.occupancy              346500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           828412537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376478000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          468129250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5646272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4478784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10125056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5646272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5646272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2235392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2235392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34928                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34928                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470254289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         373019115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843273404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470254289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470254289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186176414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186176414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186176414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470254289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        373019115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1029449818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    120286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000141638750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7400                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7400                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              410006                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112997                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158204                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122402                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158204                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122402                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10438                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2116                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5744                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2036049000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  738830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4806661500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13778.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32528.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104613                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81115                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158204                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122402                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  135011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.431991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.955297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.438806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35001     42.53%     42.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24429     29.68%     72.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9966     12.11%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4584      5.57%     89.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2446      2.97%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1515      1.84%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          937      1.14%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          615      0.75%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2805      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82298                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.967432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.366332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.708215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1344     18.16%     18.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5557     75.09%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           314      4.24%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            83      1.12%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.53%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      0.35%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.18%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7400                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.774953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6606     89.27%     89.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               78      1.05%     90.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              453      6.12%     96.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              183      2.47%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               75      1.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7400                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9457024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  668032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7696768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10125056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7833728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    652.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12006843500                       # Total gap between requests
system.mem_ctrls.avgGap                      42788.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5011072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4445952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7696768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417351147.555497169495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370284675.450015068054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641031491.319308280945                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69981                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122402                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2554301750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2252359750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 294436558250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28952.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32185.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2405488.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315138180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167492325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561703800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          310000140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     947774880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5253981840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        186224160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7742315325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.824937                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    430922000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    400920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11175006500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272483820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144828585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           493345440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          317767500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     947774880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5181020700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        247665120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7604886045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.379029                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    591069000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    400920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11014859500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              130000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11999648500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1732599                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1732599                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1732599                       # number of overall hits
system.cpu.icache.overall_hits::total         1732599                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88284                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88284                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88284                       # number of overall misses
system.cpu.icache.overall_misses::total         88284                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5440825000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5440825000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5440825000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5440825000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1820883                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1820883                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1820883                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1820883                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048484                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048484                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048484                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048484                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61628.664311                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61628.664311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61628.664311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61628.664311                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87693                       # number of writebacks
system.cpu.icache.writebacks::total             87693                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88284                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88284                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88284                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88284                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5352542000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5352542000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5352542000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5352542000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048484                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048484                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048484                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048484                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60628.675638                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60628.675638                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60628.675638                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60628.675638                       # average overall mshr miss latency
system.cpu.icache.replacements                  87693                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1732599                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1732599                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88284                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88284                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5440825000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5440825000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1820883                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1820883                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048484                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048484                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61628.664311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61628.664311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5352542000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5352542000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60628.675638                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60628.675638                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.838608                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1791137                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87771                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.406934                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.838608                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3730049                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3730049                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1316792                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1316792                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1316792                       # number of overall hits
system.cpu.dcache.overall_hits::total         1316792                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105742                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105742                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105742                       # number of overall misses
system.cpu.dcache.overall_misses::total        105742                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6787703000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6787703000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6787703000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6787703000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1422534                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1422534                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1422534                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1422534                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074334                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074334                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074334                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074334                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64191.172855                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64191.172855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64191.172855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64191.172855                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34752                       # number of writebacks
system.cpu.dcache.writebacks::total             34752                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36651                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36651                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69091                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69091                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69091                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69091                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4404160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4404160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4404160000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4404160000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21580500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21580500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048569                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048569                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048569                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048569                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63744.337179                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63744.337179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63744.337179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63744.337179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103752.403846                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103752.403846                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68957                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       785998                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          785998                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49301                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49301                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3298122000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3298122000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       835299                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       835299                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66897.669418                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66897.669418                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2676459000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2676459000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21580500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21580500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66739.620477                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66739.620477                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199819.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199819.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530794                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530794                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3489581000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3489581000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096113                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096113                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61827.058344                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61827.058344                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1727701000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1727701000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59600.558852                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59600.558852                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10281                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10281                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          907                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          907                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63239500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63239500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.081069                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081069                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69723.814774                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69723.814774                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          907                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          907                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62332500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62332500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.081069                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081069                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68723.814774                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68723.814774                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542016693500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.719158                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378407                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68957                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.989370                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.719158                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979218                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979218                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          711                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2959669                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2959669                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551809087500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 626577                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745856                       # Number of bytes of host memory used
host_op_rate                                   626570                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.34                       # Real time elapsed on the host
host_tick_rate                              610252025                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7729678                       # Number of instructions simulated
sim_ops                                       7729678                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007528                       # Number of seconds simulated
sim_ticks                                  7528381000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             38.370892                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  195761                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               510181                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12324                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             62739                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            461079                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29140                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          190229                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           161089                       # Number of indirect misses.
system.cpu.branchPred.lookups                  619743                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   77780                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        15952                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2794470                       # Number of instructions committed
system.cpu.committedOps                       2794470                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.336592                       # CPI: cycles per instruction
system.cpu.discardedOps                        217668                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   351559                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       869544                       # DTB hits
system.cpu.dtb.data_misses                       1905                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   234582                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       537957                       # DTB read hits
system.cpu.dtb.read_misses                       1485                       # DTB read misses
system.cpu.dtb.write_accesses                  116977                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      331587                       # DTB write hits
system.cpu.dtb.write_misses                       420                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204754                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2315297                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            680168                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           375172                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10382239                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.187386                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  600050                       # ITB accesses
system.cpu.itb.fetch_acv                          148                       # ITB acv
system.cpu.itb.fetch_hits                      598561                       # ITB hits
system.cpu.itb.fetch_misses                      1489                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.54%      3.54% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.75% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4348     82.36%     86.11% # number of callpals executed
system.cpu.kern.callpal::rdps                     191      3.62%     89.73% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.77% # number of callpals executed
system.cpu.kern.callpal::rti                      307      5.82%     95.59% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.72% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.80% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.18%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5279                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7340                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1828     38.87%     38.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2827     60.11%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4703                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1825     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1825     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3698                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5095347500     67.66%     67.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                71630500      0.95%     68.61% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 7785500      0.10%     68.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2356091500     31.29%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7530855000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998359                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.645561                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.786307                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 267                      
system.cpu.kern.mode_good::user                   263                      
system.cpu.kern.mode_good::idle                     4                      
system.cpu.kern.mode_switch::kernel               486                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 263                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   8                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.549383                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.705416                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5878468000     78.06%     78.06% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1497148000     19.88%     97.94% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            155239000      2.06%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         14912945                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108406      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1701357     60.88%     64.76% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4411      0.16%     64.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470633     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295790     10.58%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40220      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2794470                       # Class of committed instruction
system.cpu.quiesceCycles                       143817                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4530706                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115115                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230126                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2992542861                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2992542861                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2992542861                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2992542861                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118666.938734                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118666.938734                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118666.938734                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118666.938734                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           858                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   13                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1730199226                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1730199226                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1730199226                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1730199226                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68609.692521                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68609.692521                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68609.692521                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68609.692521                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7608968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7608968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115287.393939                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115287.393939                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4308968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4308968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65287.393939                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65287.393939                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2984933893                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2984933893                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118675.806815                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118675.806815                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1725890258                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1725890258                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68618.410385                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68618.410385                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              80250                       # Transaction distribution
system.membus.trans_dist::WriteReq                730                       # Transaction distribution
system.membus.trans_dist::WriteResp               730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38914                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66925                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9166                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10337                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10337                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66926                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12594                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       200765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       200765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 322728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8565696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8565696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2344128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2346720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12522144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116484                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001459                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038175                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  116314     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     170      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116484                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2504500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           664028395                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          125690250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          355779000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4282496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1463360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5745856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4282496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4282496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2490496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2490496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38914                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38914                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         568846874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         194379110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             763225984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    568846874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        568846874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      330814288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            330814288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      330814288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        568846874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        194379110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1094040272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     63327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000621822500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6445                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6445                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247485                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98915                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89779                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105774                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89779                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105774                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3692                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   997                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5141                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1329982750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  430435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2944114000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15449.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34199.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        97                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61859                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73312                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89779                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105774                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    320                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.328773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.602778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.146652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22581     40.54%     40.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16861     30.27%     70.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7004     12.57%     83.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3064      5.50%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1746      3.13%     92.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          960      1.72%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          605      1.09%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          438      0.79%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2442      4.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55701                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.357952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.954784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1576     24.45%     24.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              43      0.67%     25.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            129      2.00%     27.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           659     10.22%     37.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3370     52.29%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           415      6.44%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           124      1.92%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            56      0.87%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            34      0.53%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            11      0.17%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             8      0.12%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             8      0.12%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             3      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6445                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.257874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.984944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5976     92.72%     92.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           415      6.44%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            32      0.50%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            13      0.20%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             7      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6445                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5509568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  236288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6706048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5745856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6769536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       731.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       890.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    763.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    899.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7528381000                       # Total gap between requests
system.mem_ctrls.avgGap                      38497.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4052928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1456640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6706048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 538353199.711863636971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 193486487.997884273529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 890768944.876727223396                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66914                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105774                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2136018000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    808096000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 189372989500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31921.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35342.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1790354.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            220961580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            117421095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           328632780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          286024680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     594356880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3044329530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        329624640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4921351185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.706446                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    830099750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    251420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6453039000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            177179100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             94150155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           286656720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          261396720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     594356880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3126404400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        260369280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4800513255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.655461                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    649088000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    251420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6633687500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25882                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25882                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               202000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2190000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131424861                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.7                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1493000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              698000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               62500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9715594000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1046670                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1046670                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1046670                       # number of overall hits
system.cpu.icache.overall_hits::total         1046670                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66926                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66926                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66926                       # number of overall misses
system.cpu.icache.overall_misses::total         66926                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4384394500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4384394500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4384394500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4384394500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1113596                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1113596                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1113596                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1113596                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.060099                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.060099                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.060099                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.060099                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65511.079401                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65511.079401                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65511.079401                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65511.079401                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66925                       # number of writebacks
system.cpu.icache.writebacks::total             66925                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66926                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66926                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66926                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66926                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4317468500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4317468500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4317468500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4317468500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.060099                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.060099                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.060099                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.060099                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64511.079401                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64511.079401                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64511.079401                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64511.079401                       # average overall mshr miss latency
system.cpu.icache.replacements                  66925                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1046670                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1046670                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66926                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66926                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4384394500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4384394500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1113596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1113596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.060099                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.060099                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65511.079401                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65511.079401                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66926                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66926                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4317468500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4317468500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.060099                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.060099                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64511.079401                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64511.079401                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998469                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1148424                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66925                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.159866                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998469                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2294118                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2294118                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       807440                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           807440                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       807440                       # number of overall hits
system.cpu.dcache.overall_hits::total          807440                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33714                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33714                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33714                       # number of overall misses
system.cpu.dcache.overall_misses::total         33714                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2229070500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2229070500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2229070500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2229070500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       841154                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       841154                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       841154                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       841154                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040081                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040081                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040081                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040081                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66117.058195                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66117.058195                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66117.058195                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66117.058195                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13762                       # number of writebacks
system.cpu.dcache.writebacks::total             13762                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11253                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11253                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22461                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22461                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1504047000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1504047000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1504047000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1504047000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138551500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138551500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026703                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026703                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026703                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026703                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66962.601843                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66962.601843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66962.601843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66962.601843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94898.287671                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94898.287671                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22862                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       505559                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          505559                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13966                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13966                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1012502500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1012502500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       519525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       519525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026882                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026882                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72497.672920                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72497.672920                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1855                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1855                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    882915500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    882915500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138551500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138551500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023312                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023312                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72901.948642                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72901.948642                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189796.575342                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189796.575342                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19748                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19748                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1216568000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1216568000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61604.618189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61604.618189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9398                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9398                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10350                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10350                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    621131500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    621131500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032180                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032180                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60012.705314                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60012.705314                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6630                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6630                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          421                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          421                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     32750000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     32750000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77790.973872                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77790.973872                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          419                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          419                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     32236500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32236500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059424                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059424                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76936.754177                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76936.754177                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6918                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6918                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6918                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6918                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9792394000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.892224                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              823039                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22865                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.995583                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.892224                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1733111                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1733111                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3165994413000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 431215                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754048                       # Number of bytes of host memory used
host_op_rate                                   431215                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1762.39                       # Real time elapsed on the host
host_tick_rate                              348495529                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   759968869                       # Number of instructions simulated
sim_ops                                     759968869                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.614185                       # Number of seconds simulated
sim_ticks                                614185325500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.896409                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                18184400                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             21419516                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2134                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3457146                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          21134823                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             798261                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1755494                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           957233                       # Number of indirect misses.
system.cpu.branchPred.lookups                30313647                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3713108                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       267486                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   752239191                       # Number of instructions committed
system.cpu.committedOps                     752239191                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.632118                       # CPI: cycles per instruction
system.cpu.discardedOps                       9391128                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                167428808                       # DTB accesses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_hits                    168929837                       # DTB hits
system.cpu.dtb.data_misses                       4611                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                119560518                       # DTB read accesses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_hits                    120239825                       # DTB read hits
system.cpu.dtb.read_misses                       3962                       # DTB read misses
system.cpu.dtb.write_accesses                47868290                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    48690012                       # DTB write hits
system.cpu.dtb.write_misses                       649                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              495562                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          564482854                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         126975512                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         50129954                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       578956917                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.612701                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               108700918                       # ITB accesses
system.cpu.itb.fetch_acv                          206                       # ITB acv
system.cpu.itb.fetch_hits                   108675661                       # ITB hits
system.cpu.itb.fetch_misses                     25257                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.38%      0.38% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13379     82.35%     82.72% # number of callpals executed
system.cpu.kern.callpal::rdps                    1396      8.59%     91.32% # number of callpals executed
system.cpu.kern.callpal::rti                     1182      7.28%     98.59% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.14%     98.73% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      1.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16247                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      43478                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4260     28.02%     28.02% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     28.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     628      4.13%     32.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10301     67.75%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15204                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4221     46.46%     46.46% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.17%     46.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      628      6.91%     53.54% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4221     46.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9085                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             602316826500     98.22%     98.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                27361500      0.00%     98.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               846438000      0.14%     98.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10055177000      1.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         613245803000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990845                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.409766                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.597540                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1121                      
system.cpu.kern.mode_good::user                  1119                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1239                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1119                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.904762                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.949196                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        19918244000      3.25%      3.25% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         593246670000     96.74%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             80786000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1227742958                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            47543100      6.32%      6.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu               532337204     70.77%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5002609      0.67%     77.75% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                492393      0.07%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::MemRead              117977789     15.68%     93.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              48641947      6.47%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             11908      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8787      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               223102      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                752239191                       # Class of committed instruction
system.cpu.quiesceCycles                       627693                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       648786041                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7027                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5280059                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10560037                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2035325010                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2035325010                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2035325010                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2035325010                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117955.665604                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117955.665604                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117955.665604                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117955.665604                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            57                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    28.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1171629191                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1171629191                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1171629191                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1171629191                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67900.851405                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67900.851405                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67900.851405                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67900.851405                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4786485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4786485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 122730.384615                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 122730.384615                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2836485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2836485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 72730.384615                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 72730.384615                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2030538525                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2030538525                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117944.849268                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117944.849268                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1168792706                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1168792706                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67889.910897                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67889.910897                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5131476                       # Transaction distribution
system.membus.trans_dist::WriteReq               1178                       # Transaction distribution
system.membus.trans_dist::WriteResp              1178                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       219645                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4865209                       # Transaction distribution
system.membus.trans_dist::CleanEvict           195124                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            131731                       # Transaction distribution
system.membus.trans_dist::ReadExResp           131731                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4865209                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        265822                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     14590081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     14590081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1192546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1195792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15820385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    622391808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    622391808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6449                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     38396352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     38402801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               661896561                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5583                       # Total snoops (count)
system.membus.snoopTraffic                     357312                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5281605                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001330                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036451                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5274578     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                    7027      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5281605                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3389000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         31310009696                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             209985                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2150539750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        25687888000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      311018432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25440896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336459456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    311018432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     311018432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14057280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14057280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4859663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          397514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5257179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       219645                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             219645                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         506391832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41422181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             547814222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    506391832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        506391832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22887685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22887685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22887685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        506391832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41422181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            570701906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5043318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4717023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    395089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000644628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       311692                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       311692                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15106633                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4735825                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5257179                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5078016                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5257179                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5078016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 145065                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 34698                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            838103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            183572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            149269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            114519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            510757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            210942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            264414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            204289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            284542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             95127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           214021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           289374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           373188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           415509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           244406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           720082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            818271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            177528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            155500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            103089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            514932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            206111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            270172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            202399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            309456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           202441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           286122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           346701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           412494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           235468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           713654                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  54203192500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25560570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            150055330000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10602.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29352.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        77                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4350138                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4103483                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5257179                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5078016                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4946310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  160386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 300322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 311895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 313593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 312016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 311851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 314173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 311886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 312030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 312331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 312834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 312171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 311959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 311895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 311646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 311813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 311816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    239                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1701818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    381.913948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   246.067286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.020226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       400845     23.55%     23.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       393823     23.14%     46.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       232921     13.69%     60.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       152246      8.95%     69.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       106348      6.25%     75.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        87582      5.15%     80.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        59147      3.48%     84.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        45999      2.70%     86.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       222907     13.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1701818                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       311692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.401162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.178506                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2441      0.78%      0.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          25625      8.22%      9.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        279704     89.74%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2744      0.88%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           580      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           214      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           134      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            75      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            37      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            28      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            22      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            27      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           15      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        311692                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       311692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.180444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.169372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.635744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        287480     92.23%     92.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         22802      7.32%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1356      0.44%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            45      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        311692                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              327175296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9284160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               322772160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336459456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            324993024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       532.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       525.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    547.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    529.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  614184409000                       # Total gap between requests
system.mem_ctrls.avgGap                      59426.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    301889472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25285696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    322772160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 491528305.001810014248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41169488.996526010334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 208.406151507767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 525528934.995696127415                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4859663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       397514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5078016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 136022148500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14032920500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       261000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14925373635500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27990.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35301.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    130500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2939213.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5972667120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3174566835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18822817860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13547533860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     48483417840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     219316105290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51159918720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       360477027525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.918984                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 130845205250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20509060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 462831060250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6178242000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3283832475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17677676100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12778570440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     48483417840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     217759767600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      52470518880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       358632025335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.915002                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 134417854000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20509060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 459258411500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18394                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18394                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37756                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6449                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108585                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1651000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2068000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89878010                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              701500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1019000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     969881.024096                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    130943.053401                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       304000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    613863325000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    105153815                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        105153815                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    105153815                       # number of overall hits
system.cpu.icache.overall_hits::total       105153815                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4865208                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4865208                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4865208                       # number of overall misses
system.cpu.icache.overall_misses::total       4865208                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 303027117500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 303027117500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 303027117500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 303027117500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    110019023                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    110019023                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    110019023                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    110019023                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.044222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.044222                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.044222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.044222                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62284.514352                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62284.514352                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62284.514352                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62284.514352                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4865209                       # number of writebacks
system.cpu.icache.writebacks::total           4865209                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4865208                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4865208                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4865208                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4865208                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 298161908500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 298161908500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 298161908500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 298161908500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.044222                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.044222                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.044222                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.044222                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61284.514146                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61284.514146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61284.514146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61284.514146                       # average overall mshr miss latency
system.cpu.icache.replacements                4865209                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    105153815                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       105153815                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4865208                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4865208                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 303027117500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 303027117500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    110019023                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    110019023                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.044222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.044222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62284.514352                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62284.514352                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4865208                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4865208                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 298161908500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 298161908500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.044222                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.044222                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61284.514146                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61284.514146                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           110026254                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4865721                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.612528                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          408                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         224903255                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        224903255                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    163596589                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        163596589                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    163596589                       # number of overall hits
system.cpu.dcache.overall_hits::total       163596589                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       534943                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         534943                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       534943                       # number of overall misses
system.cpu.dcache.overall_misses::total        534943                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35730155000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35730155000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35730155000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35730155000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    164131532                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    164131532                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    164131532                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    164131532                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003259                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003259                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003259                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003259                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66792.452654                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66792.452654                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66792.452654                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66792.452654                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       202429                       # number of writebacks
system.cpu.dcache.writebacks::total            202429                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       139007                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       139007                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       139007                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       139007                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       395936                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       395936                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       395936                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       395936                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1623                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1623                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26558939000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26558939000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26558939000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26558939000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87638500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87638500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002412                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002412                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002412                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002412                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67078.868807                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67078.868807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67078.868807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67078.868807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 53997.843500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 53997.843500                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 397514                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    115199587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       115199587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       298148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        298148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20589225000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20589225000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    115497735                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    115497735                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69057.062264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69057.062264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        33947                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        33947                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       264201                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       264201                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18064878500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18064878500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87638500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87638500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68375.511448                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68375.511448                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196940.449438                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196940.449438                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48397002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48397002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       236795                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       236795                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15140930000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15140930000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48633797                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48633797                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004869                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004869                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63941.088283                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63941.088283                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       105060                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       105060                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       131735                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       131735                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1178                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1178                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8494060500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8494060500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64478.388431                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64478.388431                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10412                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10412                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1583                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1583                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    122678500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    122678500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11995                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11995                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.131972                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.131972                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77497.473152                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77497.473152                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1582                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1582                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    121034500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    121034500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.131888                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.131888                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76507.269279                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76507.269279                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11972                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11972                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11972                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11972                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 614185325500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           164069361                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            398538                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            411.678086                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          767                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         328708512                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        328708512                       # Number of data accesses

---------- End Simulation Statistics   ----------
