// Seed: 4179887133
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4, id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  for (id_5 = 1; -1; id_2 = id_1[-1]) assign id_2 = -1'b0;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_11;
  assign id_1  = id_2;
  assign id_10 = -1;
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
