Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/mips_tb2_isim_beh.exe -prj /home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/mips_tb2_beh.prj work.mips_tb2 work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/PC.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/MUX_Wreg_3_1.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/MUX_Wdata_3_1.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/MUX_PC_3_1.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/MUX_EXT_2_1.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/MUX_data2_2_1.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/IM.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/GRF.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/DM.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/divider.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/contrller_ALU.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/contrller.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/ALU.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/mips.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/mips_tb2.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82888 KB
Fuse CPU Usage: 340 ms
Compiling module PC
Compiling module MUX_PC_3_1
Compiling module IM
Compiling module divider
Compiling module MUX_Wreg_3_1
Compiling module MUX_Wdata_3_1
Compiling module GRF
Compiling module MUX_EXT_2_1
Compiling module MUX_data2_2_1
Compiling module ALU
Compiling module DM
Compiling module contrller
Compiling module contrller_ALU
Compiling module mips
Compiling module mips_tb2
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 16 Verilog Units
Built simulation executable /home/co-eda/Desktop/homework/P/P4/cpu_p4_v1/mips_tb2_isim_beh.exe
Fuse Memory Usage: 86168 KB
Fuse CPU Usage: 350 ms
GCC CPU Usage: 460 ms
