# chip_design Week1
# This is a repository for the VSD-IAT Chip Design program.
# There are totally 5 Days/Topic in the Level 3 program.
# Titles of the lessons are give below.
# 1- Inception of open-source EDA, OpenLANE and Sky130 PDK.
# 2- Good floorplan vs bad floorplan and introduction to library cells.
# 3- Design library cell using Magic Layout and ngspice characterization.
# 4- Pre-layout timing analysis and importance of good clock tree.
# 5- Final steps for RTL2GDS using tritonRoute and openSTA.


# By P- Jyoti Swarup
# Class 9
# Email- dileep.paruchuri@gmail.com
