Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,450
design__inferred_latch__count,0
design__instance__count,1732
design__instance__area,9451.56
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00018171966075897217
power__switching__total,0.00012896276894025505
power__leakage__total,1.8564234594009577E-8
power__total,0.0003107009979430586
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-5.4652621752889
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.12786504161837658
timing__hold__ws__corner:nom_tt_025C_1v80,0.6270026897373978
timing__setup__ws__corner:nom_tt_025C_1v80,4.358922235425242
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.627003
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-5.557596318233893
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.14808953094075084
timing__hold__ws__corner:nom_ss_100C_1v60,1.3515602353184382
timing__setup__ws__corner:nom_ss_100C_1v60,-0.05143263738260918
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-0.052805761258300166
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.05143263738260918
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.351560
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,2
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-5.411966139529059
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.1202970951346806
timing__hold__ws__corner:nom_ff_n40C_1v95,0.21601254729688996
timing__setup__ws__corner:nom_ff_n40C_1v95,5.730784897724587
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.357407
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,-5.410956280637299
clock__skew__worst_setup,0.11883781794984212
timing__hold__ws,0.20464963636309136
timing__setup__ws,-0.2013944623628278
timing__hold__tns,0.0
timing__setup__tns,-0.6979217401547362
timing__hold__wns,0
timing__setup__wns,-0.2013944623628278
timing__hold_vio__count,0
timing__hold_r2r__ws,0.348574
timing__hold_r2r_vio__count,0
timing__setup_vio__count,8
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 400.0 200.0
design__core__bbox,10.12 10.88 389.62 187.68
design__io,141
design__die__area,80000
design__core__area,67095.6
design__instance__count__stdcell,1732
design__instance__area__stdcell,9451.56
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.140867
design__instance__utilization__stdcell,0.140867
design__instance__count__class:buffer,25
design__instance__count__class:inverter,9
design__instance__count__class:sequential_cell,36
design__instance__count__class:multi_input_combinational_cell,114
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,5356
design__instance__count__class:tap_cell,971
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,2259.96
design__instance__displacement__mean,1.213
design__instance__displacement__max,32.96
route__wirelength__estimated,30882.1
design__violations,0
design__instance__count__class:timing_repair_buffer,537
design__instance__count__class:clock_buffer,7
design__instance__count__class:clock_inverter,1
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,11
antenna__violating__nets,11
antenna__violating__pins,11
route__antenna_violation__count,11
antenna_diodes_count,32
design__instance__count__class:antenna_cell,32
route__net,800
route__net__special,2
route__drc_errors__iter:1,250
route__wirelength__iter:1,31860
route__drc_errors__iter:2,187
route__wirelength__iter:2,31727
route__drc_errors__iter:3,169
route__wirelength__iter:3,31614
route__drc_errors__iter:4,2
route__wirelength__iter:4,31565
route__drc_errors__iter:5,0
route__wirelength__iter:5,31565
route__drc_errors,0
route__wirelength,31565
route__vias,4380
route__vias__singlecut,4380
route__vias__multicut,0
design__disconnected_pin__count,36
design__critical_disconnected_pin__count,0
route__wirelength__max,394.09
timing__unannotated_net__count__corner:nom_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-5.463992080112807
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.1259499068467345
timing__hold__ws__corner:min_tt_025C_1v80,0.6126876956976303
timing__setup__ws__corner:min_tt_025C_1v80,4.436518833435344
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.612688
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-5.555818184987364
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.1457363021512015
timing__hold__ws__corner:min_ss_100C_1v60,1.3248515992596588
timing__setup__ws__corner:min_ss_100C_1v60,0.10455636652415473
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.324852
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-5.410956280637299
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.11883781794984212
timing__hold__ws__corner:min_ff_n40C_1v95,0.20464963636309136
timing__setup__ws__corner:min_ff_n40C_1v95,5.784732856462925
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.348574
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-5.466948826155612
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.13150479688524702
timing__hold__ws__corner:max_tt_025C_1v80,0.6416134471992903
timing__setup__ws__corner:max_tt_025C_1v80,4.311251921934888
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.641613
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-5.559783457654261
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.1522266661367202
timing__hold__ws__corner:max_ss_100C_1v60,1.3788763854334738
timing__setup__ws__corner:max_ss_100C_1v60,-0.2013944623628278
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-0.6979217401547362
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.2013944623628278
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.378876
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,6
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-5.413373902364098
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.12352251515704271
timing__hold__ws__corner:max_ff_n40C_1v95,0.22163427276337516
timing__setup__ws__corner:max_ff_n40C_1v95,5.695417632051873
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.366365
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,45
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79985
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000146464
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000229858
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000837136
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000229858
design_powergrid__voltage__worst,0.000229858
design_powergrid__voltage__worst__net:vccd1,1.79985
design_powergrid__drop__worst,0.000229858
design_powergrid__drop__worst__net:vccd1,0.000146464
design_powergrid__voltage__worst__net:vssd1,0.000229858
design_powergrid__drop__worst__net:vssd1,0.000229858
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000007999999999999999637984894607090069484911509789526462554931640625
ir__drop__worst,0.00014599999999999999805190553647804563297540880739688873291015625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
