#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Oct 16 23:51:17 2021
# Process ID: 10836
# Current directory: C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19256 C:\GIT\bldc-driver-fpga\hardware_design\vivado_project\foc_driver\foc_driver.xpr
# Log file: C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/vivado.log
# Journal file: C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/Keshav/AppData/Roaming/Xilinx/Vivado/<>/Xilinx/Vivado/2019.1/data/boards/board_files' does not exist, it will not be used to search board files.
INFO: [Project 1-313] Project file moved from 'X:/VivadoHighSpeed/foc_driver' since last save.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Keshav/AppData/Roaming/Xilinx/Vivado/<>/Xilinx/Vivado/2019.1/data/boards/board_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'X:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1267.574 ; gain = 249.426
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1603.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/pwm_ctl_gpio/U0'
Finished Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/pwm_ctl_gpio/U0'
Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/pwm_ctl_gpio/U0'
Finished Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/pwm_ctl_gpio/U0'
Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/pwm_cfg_gpio/U0'
Finished Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/pwm_cfg_gpio/U0'
Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/pwm_cfg_gpio/U0'
Finished Parsing XDC File [c:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/pwm_cfg_gpio/U0'
Parsing XDC File [C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.srcs/constrs_1/new/pynq-z1-focshield.xdc]
Finished Parsing XDC File [C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.srcs/constrs_1/new/pynq-z1-focshield.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2295.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 2339.184 ; gain = 1038.500
set_property package_pin "" [get_ports [list  U_H]]
place_ports U_H N17
place_ports U_L P18
place_ports V_H R17
place_ports V_L F16
place_ports W_H V18
place_ports W_L V17
save_constraints
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.112 . Memory (MB): peak = 2388.051 ; gain = 25.461
[Sun Oct 17 00:03:08 2021] Launched impl_1...
Run output will be captured here: C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 17 00:05:55 2021] Launched impl_1...
Run output will be captured here: C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/runme.log
open_bd_design {C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:pwm_generator:1.0 - phase_u_pwm
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:pwm_generator:1.0 - phase_v_pwm
Adding component instance block -- xilinx.com:module_ref:pwm_generator:1.0 - phase_w_pwm
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - pwm_ctl_gpio
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - pwm_cfg_gpio
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Successfully read diagram <design_1> from block design file <C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2489.062 ; gain = 101.012
write_bd_tcl
ERROR: [Common 17-163] Missing value for option 'tcl_filename', please type 'write_bd_tcl -help' for usage info.
write_bd_tcl C:\GIT\bldc-driver-fpga\hardware_design\vivado_project\design_1.tcl
ERROR: [Common 17-36] Cannot write file [C:GITldc-driver-fpgahardware_designivado_projectdesign_1.tcl]: Invalid argument
write_bd_tcl C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/design_1.tcl
INFO: [BD 5-148] Tcl file written out <C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/design_1.tcl>.

write_hw_platform -fixed -include_bit -force -file C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (X:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 1 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2790.977 ; gain = 169.801
