--relax --debug typical --mt auto -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L xil_defaultlib -L axi_vip_v1_1_1 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_13 -L blk_mem_gen_v8_4_1 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_15 -L fifo_generator_v13_2_1 -L axi_data_fifo_v2_1_14 -L axi_crossbar_v2_1_16 -L axi_protocol_converter_v2_1_15 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi_sim xil_defaultlib.axi_sim xil_defaultlib.glbl -log elaborate.log
