<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::DMA::ISR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html">DMA</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html">ISR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::DMA::ISR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> interrupt status register (DMA_ISR)  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a62e28e0740d63832d44fc9213d44c39a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a62e28e0740d63832d44fc9213d44c39a">GIF1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 0, 1 &gt;</td></tr>
<tr class="memdesc:a62e28e0740d63832d44fc9213d44c39a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Global interrupt flag.  <a href="#a62e28e0740d63832d44fc9213d44c39a">More...</a><br /></td></tr>
<tr class="separator:a62e28e0740d63832d44fc9213d44c39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a709eed95e67c94758e32ccbfe1a9c197"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a709eed95e67c94758e32ccbfe1a9c197">TCIF1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 1, 1 &gt;</td></tr>
<tr class="memdesc:a709eed95e67c94758e32ccbfe1a9c197"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Transfer Complete flag.  <a href="#a709eed95e67c94758e32ccbfe1a9c197">More...</a><br /></td></tr>
<tr class="separator:a709eed95e67c94758e32ccbfe1a9c197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084440d2941d08063fc9d6bf0e30f97f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a084440d2941d08063fc9d6bf0e30f97f">HTIF1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 2, 1 &gt;</td></tr>
<tr class="memdesc:a084440d2941d08063fc9d6bf0e30f97f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Half Transfer Complete flag.  <a href="#a084440d2941d08063fc9d6bf0e30f97f">More...</a><br /></td></tr>
<tr class="separator:a084440d2941d08063fc9d6bf0e30f97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea00865bc44924db7e5d9e3e065b602"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a2ea00865bc44924db7e5d9e3e065b602">TEIF1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 3, 1 &gt;</td></tr>
<tr class="memdesc:a2ea00865bc44924db7e5d9e3e065b602"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Transfer Error flag.  <a href="#a2ea00865bc44924db7e5d9e3e065b602">More...</a><br /></td></tr>
<tr class="separator:a2ea00865bc44924db7e5d9e3e065b602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4fb7a3f05730e51e73f1e5f4b61247c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#ae4fb7a3f05730e51e73f1e5f4b61247c">GIF2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 4, 1 &gt;</td></tr>
<tr class="memdesc:ae4fb7a3f05730e51e73f1e5f4b61247c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Global interrupt flag.  <a href="#ae4fb7a3f05730e51e73f1e5f4b61247c">More...</a><br /></td></tr>
<tr class="separator:ae4fb7a3f05730e51e73f1e5f4b61247c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ae75825e9ac8a5217941e6d71eb512c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a1ae75825e9ac8a5217941e6d71eb512c">TCIF2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 5, 1 &gt;</td></tr>
<tr class="memdesc:a1ae75825e9ac8a5217941e6d71eb512c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Transfer Complete flag.  <a href="#a1ae75825e9ac8a5217941e6d71eb512c">More...</a><br /></td></tr>
<tr class="separator:a1ae75825e9ac8a5217941e6d71eb512c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7898089c64423c4e8b5f3477d1049bd0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a7898089c64423c4e8b5f3477d1049bd0">HTIF2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 6, 1 &gt;</td></tr>
<tr class="memdesc:a7898089c64423c4e8b5f3477d1049bd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Half Transfer Complete flag.  <a href="#a7898089c64423c4e8b5f3477d1049bd0">More...</a><br /></td></tr>
<tr class="separator:a7898089c64423c4e8b5f3477d1049bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a318931d0879e0555ae5766201af2e8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a4a318931d0879e0555ae5766201af2e8">TEIF2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 7, 1 &gt;</td></tr>
<tr class="memdesc:a4a318931d0879e0555ae5766201af2e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Transfer Error flag.  <a href="#a4a318931d0879e0555ae5766201af2e8">More...</a><br /></td></tr>
<tr class="separator:a4a318931d0879e0555ae5766201af2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36016b040ff28915bee0fcf4ff9b8dcd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a36016b040ff28915bee0fcf4ff9b8dcd">GIF3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 8, 1 &gt;</td></tr>
<tr class="memdesc:a36016b040ff28915bee0fcf4ff9b8dcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 Global interrupt flag.  <a href="#a36016b040ff28915bee0fcf4ff9b8dcd">More...</a><br /></td></tr>
<tr class="separator:a36016b040ff28915bee0fcf4ff9b8dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc84ff673803467e0bb222c5dcf2533d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#abc84ff673803467e0bb222c5dcf2533d">TCIF3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 9, 1 &gt;</td></tr>
<tr class="memdesc:abc84ff673803467e0bb222c5dcf2533d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 Transfer Complete flag.  <a href="#abc84ff673803467e0bb222c5dcf2533d">More...</a><br /></td></tr>
<tr class="separator:abc84ff673803467e0bb222c5dcf2533d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb95c639f2e3027dd942ceddbe25a31"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a0cb95c639f2e3027dd942ceddbe25a31">HTIF3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 10, 1 &gt;</td></tr>
<tr class="memdesc:a0cb95c639f2e3027dd942ceddbe25a31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 Half Transfer Complete flag.  <a href="#a0cb95c639f2e3027dd942ceddbe25a31">More...</a><br /></td></tr>
<tr class="separator:a0cb95c639f2e3027dd942ceddbe25a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b618c62b8e831a2ade5d2a2d666fc0b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a3b618c62b8e831a2ade5d2a2d666fc0b">TEIF3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 11, 1 &gt;</td></tr>
<tr class="memdesc:a3b618c62b8e831a2ade5d2a2d666fc0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 Transfer Error flag.  <a href="#a3b618c62b8e831a2ade5d2a2d666fc0b">More...</a><br /></td></tr>
<tr class="separator:a3b618c62b8e831a2ade5d2a2d666fc0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ffc576a68b9834ab8ed03c4ec843941"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a2ffc576a68b9834ab8ed03c4ec843941">GIF4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 12, 1 &gt;</td></tr>
<tr class="memdesc:a2ffc576a68b9834ab8ed03c4ec843941"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 Global interrupt flag.  <a href="#a2ffc576a68b9834ab8ed03c4ec843941">More...</a><br /></td></tr>
<tr class="separator:a2ffc576a68b9834ab8ed03c4ec843941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d812d17bbd32ae4a168827acaf3146"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#aa1d812d17bbd32ae4a168827acaf3146">TCIF4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 13, 1 &gt;</td></tr>
<tr class="memdesc:aa1d812d17bbd32ae4a168827acaf3146"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 Transfer Complete flag.  <a href="#aa1d812d17bbd32ae4a168827acaf3146">More...</a><br /></td></tr>
<tr class="separator:aa1d812d17bbd32ae4a168827acaf3146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a490fed133b02b2ba632ca7798f5cc158"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a490fed133b02b2ba632ca7798f5cc158">HTIF4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 14, 1 &gt;</td></tr>
<tr class="memdesc:a490fed133b02b2ba632ca7798f5cc158"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 Half Transfer Complete flag.  <a href="#a490fed133b02b2ba632ca7798f5cc158">More...</a><br /></td></tr>
<tr class="separator:a490fed133b02b2ba632ca7798f5cc158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13978b6fdbe68de7bbbf5386f852b7af"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a13978b6fdbe68de7bbbf5386f852b7af">TEIF4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 15, 1 &gt;</td></tr>
<tr class="memdesc:a13978b6fdbe68de7bbbf5386f852b7af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 Transfer Error flag.  <a href="#a13978b6fdbe68de7bbbf5386f852b7af">More...</a><br /></td></tr>
<tr class="separator:a13978b6fdbe68de7bbbf5386f852b7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a234a60200b0438e3efb75758114e3f7f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a234a60200b0438e3efb75758114e3f7f">GIF5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 16, 1 &gt;</td></tr>
<tr class="memdesc:a234a60200b0438e3efb75758114e3f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 Global interrupt flag.  <a href="#a234a60200b0438e3efb75758114e3f7f">More...</a><br /></td></tr>
<tr class="separator:a234a60200b0438e3efb75758114e3f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3901f45b49209c2b338598e91e5b8db"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#ad3901f45b49209c2b338598e91e5b8db">TCIF5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 17, 1 &gt;</td></tr>
<tr class="memdesc:ad3901f45b49209c2b338598e91e5b8db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 Transfer Complete flag.  <a href="#ad3901f45b49209c2b338598e91e5b8db">More...</a><br /></td></tr>
<tr class="separator:ad3901f45b49209c2b338598e91e5b8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb0e0b5bec32cbf71d4cd30062f0a88"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a3fb0e0b5bec32cbf71d4cd30062f0a88">HTIF5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 18, 1 &gt;</td></tr>
<tr class="memdesc:a3fb0e0b5bec32cbf71d4cd30062f0a88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 Half Transfer Complete flag.  <a href="#a3fb0e0b5bec32cbf71d4cd30062f0a88">More...</a><br /></td></tr>
<tr class="separator:a3fb0e0b5bec32cbf71d4cd30062f0a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d83f089701e1f64d0399736fc0d586"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a20d83f089701e1f64d0399736fc0d586">TEIF5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 19, 1 &gt;</td></tr>
<tr class="memdesc:a20d83f089701e1f64d0399736fc0d586"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 Transfer Error flag.  <a href="#a20d83f089701e1f64d0399736fc0d586">More...</a><br /></td></tr>
<tr class="separator:a20d83f089701e1f64d0399736fc0d586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84fdd34b85f0902a3396ac6d1acefacd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a84fdd34b85f0902a3396ac6d1acefacd">GIF6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 20, 1 &gt;</td></tr>
<tr class="memdesc:a84fdd34b85f0902a3396ac6d1acefacd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 Global interrupt flag.  <a href="#a84fdd34b85f0902a3396ac6d1acefacd">More...</a><br /></td></tr>
<tr class="separator:a84fdd34b85f0902a3396ac6d1acefacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53bf6bb63ed67461c3ce4dd7b37b69b2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a53bf6bb63ed67461c3ce4dd7b37b69b2">TCIF6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 21, 1 &gt;</td></tr>
<tr class="memdesc:a53bf6bb63ed67461c3ce4dd7b37b69b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 Transfer Complete flag.  <a href="#a53bf6bb63ed67461c3ce4dd7b37b69b2">More...</a><br /></td></tr>
<tr class="separator:a53bf6bb63ed67461c3ce4dd7b37b69b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a005c7df08244272957bc8dca385b673a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a005c7df08244272957bc8dca385b673a">HTIF6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 22, 1 &gt;</td></tr>
<tr class="memdesc:a005c7df08244272957bc8dca385b673a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 Half Transfer Complete flag.  <a href="#a005c7df08244272957bc8dca385b673a">More...</a><br /></td></tr>
<tr class="separator:a005c7df08244272957bc8dca385b673a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a4857bf3a1109e80814feb45f1f355c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a1a4857bf3a1109e80814feb45f1f355c">TEIF6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 23, 1 &gt;</td></tr>
<tr class="memdesc:a1a4857bf3a1109e80814feb45f1f355c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 Transfer Error flag.  <a href="#a1a4857bf3a1109e80814feb45f1f355c">More...</a><br /></td></tr>
<tr class="separator:a1a4857bf3a1109e80814feb45f1f355c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39b738ad3d5e8f93eef8687e7939a43a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a39b738ad3d5e8f93eef8687e7939a43a">GIF7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 24, 1 &gt;</td></tr>
<tr class="memdesc:a39b738ad3d5e8f93eef8687e7939a43a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 Global interrupt flag.  <a href="#a39b738ad3d5e8f93eef8687e7939a43a">More...</a><br /></td></tr>
<tr class="separator:a39b738ad3d5e8f93eef8687e7939a43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac3ac623ad837b996ad8d92ff8213ae"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a4ac3ac623ad837b996ad8d92ff8213ae">TCIF7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 25, 1 &gt;</td></tr>
<tr class="memdesc:a4ac3ac623ad837b996ad8d92ff8213ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 Transfer Complete flag.  <a href="#a4ac3ac623ad837b996ad8d92ff8213ae">More...</a><br /></td></tr>
<tr class="separator:a4ac3ac623ad837b996ad8d92ff8213ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74900512fdca1c27f3c7632e58a715f8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a74900512fdca1c27f3c7632e58a715f8">HTIF7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 26, 1 &gt;</td></tr>
<tr class="memdesc:a74900512fdca1c27f3c7632e58a715f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 Half Transfer Complete flag.  <a href="#a74900512fdca1c27f3c7632e58a715f8">More...</a><br /></td></tr>
<tr class="separator:a74900512fdca1c27f3c7632e58a715f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab574ca2d8d41199ba842ea71a01be536"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#ab574ca2d8d41199ba842ea71a01be536">TEIF7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 27, 1 &gt;</td></tr>
<tr class="memdesc:ab574ca2d8d41199ba842ea71a01be536"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 Transfer Error flag.  <a href="#ab574ca2d8d41199ba842ea71a01be536">More...</a><br /></td></tr>
<tr class="separator:ab574ca2d8d41199ba842ea71a01be536"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> interrupt status register (DMA_ISR) </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a62e28e0740d63832d44fc9213d44c39a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a62e28e0740d63832d44fc9213d44c39a">STM32LIB::reg::DMA::ISR::GIF1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 Global interrupt flag. </p>

</div>
</div>
<a class="anchor" id="a709eed95e67c94758e32ccbfe1a9c197"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a709eed95e67c94758e32ccbfe1a9c197">STM32LIB::reg::DMA::ISR::TCIF1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 Transfer Complete flag. </p>

</div>
</div>
<a class="anchor" id="a084440d2941d08063fc9d6bf0e30f97f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a084440d2941d08063fc9d6bf0e30f97f">STM32LIB::reg::DMA::ISR::HTIF1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 Half Transfer Complete flag. </p>

</div>
</div>
<a class="anchor" id="a2ea00865bc44924db7e5d9e3e065b602"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a2ea00865bc44924db7e5d9e3e065b602">STM32LIB::reg::DMA::ISR::TEIF1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 Transfer Error flag. </p>

</div>
</div>
<a class="anchor" id="ae4fb7a3f05730e51e73f1e5f4b61247c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#ae4fb7a3f05730e51e73f1e5f4b61247c">STM32LIB::reg::DMA::ISR::GIF2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 Global interrupt flag. </p>

</div>
</div>
<a class="anchor" id="a1ae75825e9ac8a5217941e6d71eb512c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a1ae75825e9ac8a5217941e6d71eb512c">STM32LIB::reg::DMA::ISR::TCIF2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 Transfer Complete flag. </p>

</div>
</div>
<a class="anchor" id="a7898089c64423c4e8b5f3477d1049bd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a7898089c64423c4e8b5f3477d1049bd0">STM32LIB::reg::DMA::ISR::HTIF2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 Half Transfer Complete flag. </p>

</div>
</div>
<a class="anchor" id="a4a318931d0879e0555ae5766201af2e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a4a318931d0879e0555ae5766201af2e8">STM32LIB::reg::DMA::ISR::TEIF2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 Transfer Error flag. </p>

</div>
</div>
<a class="anchor" id="a36016b040ff28915bee0fcf4ff9b8dcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a36016b040ff28915bee0fcf4ff9b8dcd">STM32LIB::reg::DMA::ISR::GIF3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 3 Global interrupt flag. </p>

</div>
</div>
<a class="anchor" id="abc84ff673803467e0bb222c5dcf2533d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#abc84ff673803467e0bb222c5dcf2533d">STM32LIB::reg::DMA::ISR::TCIF3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 3 Transfer Complete flag. </p>

</div>
</div>
<a class="anchor" id="a0cb95c639f2e3027dd942ceddbe25a31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a0cb95c639f2e3027dd942ceddbe25a31">STM32LIB::reg::DMA::ISR::HTIF3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 3 Half Transfer Complete flag. </p>

</div>
</div>
<a class="anchor" id="a3b618c62b8e831a2ade5d2a2d666fc0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a3b618c62b8e831a2ade5d2a2d666fc0b">STM32LIB::reg::DMA::ISR::TEIF3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 3 Transfer Error flag. </p>

</div>
</div>
<a class="anchor" id="a2ffc576a68b9834ab8ed03c4ec843941"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a2ffc576a68b9834ab8ed03c4ec843941">STM32LIB::reg::DMA::ISR::GIF4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 4 Global interrupt flag. </p>

</div>
</div>
<a class="anchor" id="aa1d812d17bbd32ae4a168827acaf3146"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#aa1d812d17bbd32ae4a168827acaf3146">STM32LIB::reg::DMA::ISR::TCIF4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 4 Transfer Complete flag. </p>

</div>
</div>
<a class="anchor" id="a490fed133b02b2ba632ca7798f5cc158"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a490fed133b02b2ba632ca7798f5cc158">STM32LIB::reg::DMA::ISR::HTIF4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 4 Half Transfer Complete flag. </p>

</div>
</div>
<a class="anchor" id="a13978b6fdbe68de7bbbf5386f852b7af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a13978b6fdbe68de7bbbf5386f852b7af">STM32LIB::reg::DMA::ISR::TEIF4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 4 Transfer Error flag. </p>

</div>
</div>
<a class="anchor" id="a234a60200b0438e3efb75758114e3f7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a234a60200b0438e3efb75758114e3f7f">STM32LIB::reg::DMA::ISR::GIF5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 5 Global interrupt flag. </p>

</div>
</div>
<a class="anchor" id="ad3901f45b49209c2b338598e91e5b8db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#ad3901f45b49209c2b338598e91e5b8db">STM32LIB::reg::DMA::ISR::TCIF5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 17, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 5 Transfer Complete flag. </p>

</div>
</div>
<a class="anchor" id="a3fb0e0b5bec32cbf71d4cd30062f0a88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a3fb0e0b5bec32cbf71d4cd30062f0a88">STM32LIB::reg::DMA::ISR::HTIF5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 18, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 5 Half Transfer Complete flag. </p>

</div>
</div>
<a class="anchor" id="a20d83f089701e1f64d0399736fc0d586"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a20d83f089701e1f64d0399736fc0d586">STM32LIB::reg::DMA::ISR::TEIF5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 19, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 5 Transfer Error flag. </p>

</div>
</div>
<a class="anchor" id="a84fdd34b85f0902a3396ac6d1acefacd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a84fdd34b85f0902a3396ac6d1acefacd">STM32LIB::reg::DMA::ISR::GIF6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 20, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 6 Global interrupt flag. </p>

</div>
</div>
<a class="anchor" id="a53bf6bb63ed67461c3ce4dd7b37b69b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a53bf6bb63ed67461c3ce4dd7b37b69b2">STM32LIB::reg::DMA::ISR::TCIF6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 21, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 6 Transfer Complete flag. </p>

</div>
</div>
<a class="anchor" id="a005c7df08244272957bc8dca385b673a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a005c7df08244272957bc8dca385b673a">STM32LIB::reg::DMA::ISR::HTIF6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 22, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 6 Half Transfer Complete flag. </p>

</div>
</div>
<a class="anchor" id="a1a4857bf3a1109e80814feb45f1f355c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a1a4857bf3a1109e80814feb45f1f355c">STM32LIB::reg::DMA::ISR::TEIF6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 23, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 6 Transfer Error flag. </p>

</div>
</div>
<a class="anchor" id="a39b738ad3d5e8f93eef8687e7939a43a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a39b738ad3d5e8f93eef8687e7939a43a">STM32LIB::reg::DMA::ISR::GIF7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 24, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 7 Global interrupt flag. </p>

</div>
</div>
<a class="anchor" id="a4ac3ac623ad837b996ad8d92ff8213ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a4ac3ac623ad837b996ad8d92ff8213ae">STM32LIB::reg::DMA::ISR::TCIF7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 25, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 7 Transfer Complete flag. </p>

</div>
</div>
<a class="anchor" id="a74900512fdca1c27f3c7632e58a715f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#a74900512fdca1c27f3c7632e58a715f8">STM32LIB::reg::DMA::ISR::HTIF7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 26, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 7 Half Transfer Complete flag. </p>

</div>
</div>
<a class="anchor" id="ab574ca2d8d41199ba842ea71a01be536"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html#ab574ca2d8d41199ba842ea71a01be536">STM32LIB::reg::DMA::ISR::TEIF7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40020000, 27, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 7 Transfer Error flag. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:14 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
