<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LFW615 (RLOOP - AUX PROP UNIT (APU)): dmaBase Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="sil3_style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SIL3_LOGO_180X50.BMP"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LFW615 (RLOOP - AUX PROP UNIT (APU))
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structdma_base.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">dmaBase Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>DMA Register Frame Definition.  
 <a href="structdma_base.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="rm4__dma____private_8h_source.html">COMMON_CODE/RM4/LCCM229__RM4__DMA/rm4_dma__private.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for dmaBase:</div>
<div class="dyncontent">
<div class="center"><img src="structdma_base__coll__graph.png" border="0" usemap="#dma_base_coll__map" alt="Collaboration graph"/></div>
<map name="dma_base_coll__map" id="dma_base_coll__map">
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a582d9d34f417572bd2409396f73a2143"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a582d9d34f417572bd2409396f73a2143">GCTRL</a></td></tr>
<tr class="memdesc:a582d9d34f417572bd2409396f73a2143"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0000: Global Control Register  <a href="#a582d9d34f417572bd2409396f73a2143">More...</a><br /></td></tr>
<tr class="separator:a582d9d34f417572bd2409396f73a2143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ef95d6fcd1ed027061d7f7dd63e29a7"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a9ef95d6fcd1ed027061d7f7dd63e29a7">PEND</a></td></tr>
<tr class="memdesc:a9ef95d6fcd1ed027061d7f7dd63e29a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0004: Channel Pending Register  <a href="#a9ef95d6fcd1ed027061d7f7dd63e29a7">More...</a><br /></td></tr>
<tr class="separator:a9ef95d6fcd1ed027061d7f7dd63e29a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfebae29c57a882305946536291a7d18"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#abfebae29c57a882305946536291a7d18">FBREG</a></td></tr>
<tr class="memdesc:abfebae29c57a882305946536291a7d18"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0008: Fall Back Register  <a href="#abfebae29c57a882305946536291a7d18">More...</a><br /></td></tr>
<tr class="separator:abfebae29c57a882305946536291a7d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab257511b382004c95df0355d3785b2fc"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ab257511b382004c95df0355d3785b2fc">DMASTAT</a></td></tr>
<tr class="memdesc:ab257511b382004c95df0355d3785b2fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x000C: Status Register  <a href="#ab257511b382004c95df0355d3785b2fc">More...</a><br /></td></tr>
<tr class="separator:ab257511b382004c95df0355d3785b2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad401a3d547da502d4a23f698d911fd61"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ad401a3d547da502d4a23f698d911fd61">u32RM4_DMA_BASE__rsvd1</a></td></tr>
<tr class="memdesc:ad401a3d547da502d4a23f698d911fd61"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0010: Reserved  <a href="#ad401a3d547da502d4a23f698d911fd61">More...</a><br /></td></tr>
<tr class="separator:ad401a3d547da502d4a23f698d911fd61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f3e4f74ee58b072dee656e33288fa2"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ac8f3e4f74ee58b072dee656e33288fa2">HWCHENAS</a></td></tr>
<tr class="memdesc:ac8f3e4f74ee58b072dee656e33288fa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0014: HW Channel Enable Set  <a href="#ac8f3e4f74ee58b072dee656e33288fa2">More...</a><br /></td></tr>
<tr class="separator:ac8f3e4f74ee58b072dee656e33288fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4525c5be9f182bd9242811e8f3a56fe5"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a4525c5be9f182bd9242811e8f3a56fe5">u32RM4_DMA_BASE__rsvd2</a></td></tr>
<tr class="memdesc:a4525c5be9f182bd9242811e8f3a56fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0018: Reserved  <a href="#a4525c5be9f182bd9242811e8f3a56fe5">More...</a><br /></td></tr>
<tr class="separator:a4525c5be9f182bd9242811e8f3a56fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dbfe9020e81cc3cc52bc6050cdb5686"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a6dbfe9020e81cc3cc52bc6050cdb5686">HWCHENAR</a></td></tr>
<tr class="memdesc:a6dbfe9020e81cc3cc52bc6050cdb5686"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x001C: HW Channel Enable Reset  <a href="#a6dbfe9020e81cc3cc52bc6050cdb5686">More...</a><br /></td></tr>
<tr class="separator:a6dbfe9020e81cc3cc52bc6050cdb5686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24b8eef5947d0fa8613c4413f73b5a6"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#af24b8eef5947d0fa8613c4413f73b5a6">u32RM4_DMA_BASE__rsvd3</a></td></tr>
<tr class="memdesc:af24b8eef5947d0fa8613c4413f73b5a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0020: Reserved  <a href="#af24b8eef5947d0fa8613c4413f73b5a6">More...</a><br /></td></tr>
<tr class="separator:af24b8eef5947d0fa8613c4413f73b5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b69c2e0842b67ae17804fc06b96508"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a10b69c2e0842b67ae17804fc06b96508">SWCHENAS</a></td></tr>
<tr class="memdesc:a10b69c2e0842b67ae17804fc06b96508"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0024: SW Channel Enable Set  <a href="#a10b69c2e0842b67ae17804fc06b96508">More...</a><br /></td></tr>
<tr class="separator:a10b69c2e0842b67ae17804fc06b96508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b9422436651fc863b058bead7a402a"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a80b9422436651fc863b058bead7a402a">u32RM4_DMA_BASE__rsvd4</a></td></tr>
<tr class="memdesc:a80b9422436651fc863b058bead7a402a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0028: Reserved  <a href="#a80b9422436651fc863b058bead7a402a">More...</a><br /></td></tr>
<tr class="separator:a80b9422436651fc863b058bead7a402a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9caa37abd1e24a1fa24ea596111da80"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ab9caa37abd1e24a1fa24ea596111da80">SWCHENAR</a></td></tr>
<tr class="memdesc:ab9caa37abd1e24a1fa24ea596111da80"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x002C: SW Channel Enable Reset  <a href="#ab9caa37abd1e24a1fa24ea596111da80">More...</a><br /></td></tr>
<tr class="separator:ab9caa37abd1e24a1fa24ea596111da80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3029f94b7a09613c622a410c2dbeec8c"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a3029f94b7a09613c622a410c2dbeec8c">u32RM4_DMA_BASE__rsvd5</a></td></tr>
<tr class="memdesc:a3029f94b7a09613c622a410c2dbeec8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0030: Reserved  <a href="#a3029f94b7a09613c622a410c2dbeec8c">More...</a><br /></td></tr>
<tr class="separator:a3029f94b7a09613c622a410c2dbeec8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b50bab5a3525a132bff69cdd54f07b"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a46b50bab5a3525a132bff69cdd54f07b">CHPRIOS</a></td></tr>
<tr class="memdesc:a46b50bab5a3525a132bff69cdd54f07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0034: Channel Priority Set  <a href="#a46b50bab5a3525a132bff69cdd54f07b">More...</a><br /></td></tr>
<tr class="separator:a46b50bab5a3525a132bff69cdd54f07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca1bd4a68143024321fc19658d3b912e"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#aca1bd4a68143024321fc19658d3b912e">u32RM4_DMA_BASE__rsvd6</a></td></tr>
<tr class="memdesc:aca1bd4a68143024321fc19658d3b912e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0038: Reserved  <a href="#aca1bd4a68143024321fc19658d3b912e">More...</a><br /></td></tr>
<tr class="separator:aca1bd4a68143024321fc19658d3b912e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d666f9e4d24b2d595d6eab515135f28"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a0d666f9e4d24b2d595d6eab515135f28">CHPRIOR</a></td></tr>
<tr class="memdesc:a0d666f9e4d24b2d595d6eab515135f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x003C: Channel Priority Reset  <a href="#a0d666f9e4d24b2d595d6eab515135f28">More...</a><br /></td></tr>
<tr class="separator:a0d666f9e4d24b2d595d6eab515135f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e97cd735fa2bcb487c0ac9baae123b8"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a1e97cd735fa2bcb487c0ac9baae123b8">u32RM4_DMA_BASE__rsvd7</a></td></tr>
<tr class="memdesc:a1e97cd735fa2bcb487c0ac9baae123b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0040: Reserved  <a href="#a1e97cd735fa2bcb487c0ac9baae123b8">More...</a><br /></td></tr>
<tr class="separator:a1e97cd735fa2bcb487c0ac9baae123b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759cf23890d4eade65ce3e32e0d0b253"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a759cf23890d4eade65ce3e32e0d0b253">GCHIENAS</a></td></tr>
<tr class="memdesc:a759cf23890d4eade65ce3e32e0d0b253"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0044: Global Channel Interrupt Enable Set  <a href="#a759cf23890d4eade65ce3e32e0d0b253">More...</a><br /></td></tr>
<tr class="separator:a759cf23890d4eade65ce3e32e0d0b253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a739b0a1d0322b75103366e4db1a1fd94"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a739b0a1d0322b75103366e4db1a1fd94">u32RM4_DMA_BASE__rsvd8</a></td></tr>
<tr class="memdesc:a739b0a1d0322b75103366e4db1a1fd94"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0048: Reserved  <a href="#a739b0a1d0322b75103366e4db1a1fd94">More...</a><br /></td></tr>
<tr class="separator:a739b0a1d0322b75103366e4db1a1fd94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16f05328c71b1a3eea2b70b3dc1f476f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a16f05328c71b1a3eea2b70b3dc1f476f">GCHIENAR</a></td></tr>
<tr class="memdesc:a16f05328c71b1a3eea2b70b3dc1f476f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x004C: Global Channel Interrupt Enable Reset  <a href="#a16f05328c71b1a3eea2b70b3dc1f476f">More...</a><br /></td></tr>
<tr class="separator:a16f05328c71b1a3eea2b70b3dc1f476f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af107acd821da94b33d77c6083ac049"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a1af107acd821da94b33d77c6083ac049">u32RM4_DMA_BASE__rsvd9</a></td></tr>
<tr class="memdesc:a1af107acd821da94b33d77c6083ac049"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0050: Reserved  <a href="#a1af107acd821da94b33d77c6083ac049">More...</a><br /></td></tr>
<tr class="separator:a1af107acd821da94b33d77c6083ac049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0181f7e2bb32262ed21bb92dc2690c07"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a0181f7e2bb32262ed21bb92dc2690c07">DREQASI</a> [8U]</td></tr>
<tr class="memdesc:a0181f7e2bb32262ed21bb92dc2690c07"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0054 - 0x70: DMA Request Assignment Register  <a href="#a0181f7e2bb32262ed21bb92dc2690c07">More...</a><br /></td></tr>
<tr class="separator:a0181f7e2bb32262ed21bb92dc2690c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d4ac87eae837db8f9b7bd1bae50210"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a01d4ac87eae837db8f9b7bd1bae50210">rsvd10</a> [8U]</td></tr>
<tr class="memdesc:a01d4ac87eae837db8f9b7bd1bae50210"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0074 - 0x90: Reserved  <a href="#a01d4ac87eae837db8f9b7bd1bae50210">More...</a><br /></td></tr>
<tr class="separator:a01d4ac87eae837db8f9b7bd1bae50210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a13ba908f46e4c80bff8349c7cf735"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ac3a13ba908f46e4c80bff8349c7cf735">PAR</a> [4U]</td></tr>
<tr class="memdesc:ac3a13ba908f46e4c80bff8349c7cf735"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0094 - 0xA0: Port Assignment Register  <a href="#ac3a13ba908f46e4c80bff8349c7cf735">More...</a><br /></td></tr>
<tr class="separator:ac3a13ba908f46e4c80bff8349c7cf735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcabca7bedcfe396b02d76736bd65bbd"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#adcabca7bedcfe396b02d76736bd65bbd">rsvd11</a> [4U]</td></tr>
<tr class="memdesc:adcabca7bedcfe396b02d76736bd65bbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00A4 - 0xB0: Reserved  <a href="#adcabca7bedcfe396b02d76736bd65bbd">More...</a><br /></td></tr>
<tr class="separator:adcabca7bedcfe396b02d76736bd65bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5417253d5cc69c214166af04b1500a41"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a5417253d5cc69c214166af04b1500a41">FTCMAP</a></td></tr>
<tr class="memdesc:a5417253d5cc69c214166af04b1500a41"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00B4: INTERRUPT__FRAME_TX_COMPLETE Interrupt Mapping Register  <a href="#a5417253d5cc69c214166af04b1500a41">More...</a><br /></td></tr>
<tr class="separator:a5417253d5cc69c214166af04b1500a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2f07938313f51bbe00d604573047ae"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a3c2f07938313f51bbe00d604573047ae">rsvd12</a></td></tr>
<tr class="memdesc:a3c2f07938313f51bbe00d604573047ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00B8: Reserved  <a href="#a3c2f07938313f51bbe00d604573047ae">More...</a><br /></td></tr>
<tr class="separator:a3c2f07938313f51bbe00d604573047ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6db9745c2e2bbef8a1aff0fa26296eea"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a6db9745c2e2bbef8a1aff0fa26296eea">LFSMAP</a></td></tr>
<tr class="memdesc:a6db9745c2e2bbef8a1aff0fa26296eea"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00BC: INTERRUPT__LAST_FRAME_START Interrupt Mapping Register  <a href="#a6db9745c2e2bbef8a1aff0fa26296eea">More...</a><br /></td></tr>
<tr class="separator:a6db9745c2e2bbef8a1aff0fa26296eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eef8756a6d17d5a9afcf86e62791aac"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a7eef8756a6d17d5a9afcf86e62791aac">rsvd13</a></td></tr>
<tr class="memdesc:a7eef8756a6d17d5a9afcf86e62791aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00C0: Reserved  <a href="#a7eef8756a6d17d5a9afcf86e62791aac">More...</a><br /></td></tr>
<tr class="separator:a7eef8756a6d17d5a9afcf86e62791aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a738b8c343b4066416ab2aadafa7270ae"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a738b8c343b4066416ab2aadafa7270ae">HBCMAP</a></td></tr>
<tr class="memdesc:a738b8c343b4066416ab2aadafa7270ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00C4: INTERRUPT__HALF_BLOCK_COMPLETE Interrupt Mapping Register  <a href="#a738b8c343b4066416ab2aadafa7270ae">More...</a><br /></td></tr>
<tr class="separator:a738b8c343b4066416ab2aadafa7270ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d028d5d19187fd965e207cbcf480fb"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a15d028d5d19187fd965e207cbcf480fb">rsvd14</a></td></tr>
<tr class="memdesc:a15d028d5d19187fd965e207cbcf480fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00C8: Reserved  <a href="#a15d028d5d19187fd965e207cbcf480fb">More...</a><br /></td></tr>
<tr class="separator:a15d028d5d19187fd965e207cbcf480fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6cd68f327631d2b5590ef4379cdf881"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ac6cd68f327631d2b5590ef4379cdf881">BTCMAP</a></td></tr>
<tr class="memdesc:ac6cd68f327631d2b5590ef4379cdf881"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00CC: INTERRUPT__BLOCK_TX_COMPLETE Interrupt Mapping Register  <a href="#ac6cd68f327631d2b5590ef4379cdf881">More...</a><br /></td></tr>
<tr class="separator:ac6cd68f327631d2b5590ef4379cdf881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d326ac2cd90ac25e79e8e58bf6f0f9"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a68d326ac2cd90ac25e79e8e58bf6f0f9">rsvd15</a></td></tr>
<tr class="memdesc:a68d326ac2cd90ac25e79e8e58bf6f0f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00D0: Reserved  <a href="#a68d326ac2cd90ac25e79e8e58bf6f0f9">More...</a><br /></td></tr>
<tr class="separator:a68d326ac2cd90ac25e79e8e58bf6f0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc70b5e61fdf9e7ceda874d7b596952"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a0dc70b5e61fdf9e7ceda874d7b596952">BERMAP</a></td></tr>
<tr class="memdesc:a0dc70b5e61fdf9e7ceda874d7b596952"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00D4: BER Interrupt Mapping Register  <a href="#a0dc70b5e61fdf9e7ceda874d7b596952">More...</a><br /></td></tr>
<tr class="separator:a0dc70b5e61fdf9e7ceda874d7b596952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e1d327dce9fb537ea540445360a865"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a00e1d327dce9fb537ea540445360a865">rsvd16</a></td></tr>
<tr class="memdesc:a00e1d327dce9fb537ea540445360a865"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00D8: Reserved  <a href="#a00e1d327dce9fb537ea540445360a865">More...</a><br /></td></tr>
<tr class="separator:a00e1d327dce9fb537ea540445360a865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a256a16193a75b62ec715ff30168e759f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a256a16193a75b62ec715ff30168e759f">FTCINTENAS</a></td></tr>
<tr class="memdesc:a256a16193a75b62ec715ff30168e759f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00DC: INTERRUPT__FRAME_TX_COMPLETE Interrupt Enable Set  <a href="#a256a16193a75b62ec715ff30168e759f">More...</a><br /></td></tr>
<tr class="separator:a256a16193a75b62ec715ff30168e759f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee1aad1defe6e6460de61bc76cb306f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#acee1aad1defe6e6460de61bc76cb306f">rsvd17</a></td></tr>
<tr class="memdesc:acee1aad1defe6e6460de61bc76cb306f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00E0: Reserved  <a href="#acee1aad1defe6e6460de61bc76cb306f">More...</a><br /></td></tr>
<tr class="separator:acee1aad1defe6e6460de61bc76cb306f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2af081c85ff629f2f3311cf70959d3"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#aea2af081c85ff629f2f3311cf70959d3">FTCINTENAR</a></td></tr>
<tr class="memdesc:aea2af081c85ff629f2f3311cf70959d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00E4: INTERRUPT__FRAME_TX_COMPLETE Interrupt Enable Reset  <a href="#aea2af081c85ff629f2f3311cf70959d3">More...</a><br /></td></tr>
<tr class="separator:aea2af081c85ff629f2f3311cf70959d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa94b1c9a8c027136d836e9267649059c"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#aa94b1c9a8c027136d836e9267649059c">rsvd18</a></td></tr>
<tr class="memdesc:aa94b1c9a8c027136d836e9267649059c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00E8: Reserved  <a href="#aa94b1c9a8c027136d836e9267649059c">More...</a><br /></td></tr>
<tr class="separator:aa94b1c9a8c027136d836e9267649059c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a448fc1e0bf7854ac84d0aa4d0bf54353"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a448fc1e0bf7854ac84d0aa4d0bf54353">LFSINTENAS</a></td></tr>
<tr class="memdesc:a448fc1e0bf7854ac84d0aa4d0bf54353"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00EC: INTERRUPT__LAST_FRAME_START Interrupt Enable Set  <a href="#a448fc1e0bf7854ac84d0aa4d0bf54353">More...</a><br /></td></tr>
<tr class="separator:a448fc1e0bf7854ac84d0aa4d0bf54353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52b7a80d967ee2a80cecbdd271b0404"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ac52b7a80d967ee2a80cecbdd271b0404">rsvd19</a></td></tr>
<tr class="memdesc:ac52b7a80d967ee2a80cecbdd271b0404"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00F0: Reserved  <a href="#ac52b7a80d967ee2a80cecbdd271b0404">More...</a><br /></td></tr>
<tr class="separator:ac52b7a80d967ee2a80cecbdd271b0404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f569b51b759b4bef2ccdb66a4ab3169"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a5f569b51b759b4bef2ccdb66a4ab3169">LFSINTENAR</a></td></tr>
<tr class="memdesc:a5f569b51b759b4bef2ccdb66a4ab3169"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00F4: INTERRUPT__LAST_FRAME_START Interrupt Enable Reset  <a href="#a5f569b51b759b4bef2ccdb66a4ab3169">More...</a><br /></td></tr>
<tr class="separator:a5f569b51b759b4bef2ccdb66a4ab3169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285e9950505cd589a3735c2ff8cc42e1"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a285e9950505cd589a3735c2ff8cc42e1">rsvd20</a></td></tr>
<tr class="memdesc:a285e9950505cd589a3735c2ff8cc42e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00F8: Reserved  <a href="#a285e9950505cd589a3735c2ff8cc42e1">More...</a><br /></td></tr>
<tr class="separator:a285e9950505cd589a3735c2ff8cc42e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae500ee24094b9fc005fd5505e2b0d947"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ae500ee24094b9fc005fd5505e2b0d947">HBCINTENAS</a></td></tr>
<tr class="memdesc:ae500ee24094b9fc005fd5505e2b0d947"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00FC: INTERRUPT__HALF_BLOCK_COMPLETE Interrupt Enable Set  <a href="#ae500ee24094b9fc005fd5505e2b0d947">More...</a><br /></td></tr>
<tr class="separator:ae500ee24094b9fc005fd5505e2b0d947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a647b01abda73108ffbe8d6a51c0d2360"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a647b01abda73108ffbe8d6a51c0d2360">rsvd21</a></td></tr>
<tr class="memdesc:a647b01abda73108ffbe8d6a51c0d2360"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0100: Reserved  <a href="#a647b01abda73108ffbe8d6a51c0d2360">More...</a><br /></td></tr>
<tr class="separator:a647b01abda73108ffbe8d6a51c0d2360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b112e095bbd386680f88b04f957cb4"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ac9b112e095bbd386680f88b04f957cb4">HBCINTENAR</a></td></tr>
<tr class="memdesc:ac9b112e095bbd386680f88b04f957cb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0104: INTERRUPT__HALF_BLOCK_COMPLETE Interrupt Enable Reset  <a href="#ac9b112e095bbd386680f88b04f957cb4">More...</a><br /></td></tr>
<tr class="separator:ac9b112e095bbd386680f88b04f957cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ec878c26497b8bb32f02c0b01a6c28"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ae5ec878c26497b8bb32f02c0b01a6c28">rsvd22</a></td></tr>
<tr class="memdesc:ae5ec878c26497b8bb32f02c0b01a6c28"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0108: Reserved  <a href="#ae5ec878c26497b8bb32f02c0b01a6c28">More...</a><br /></td></tr>
<tr class="separator:ae5ec878c26497b8bb32f02c0b01a6c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd40379120f09ddf29c357943b1ec27"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#adcd40379120f09ddf29c357943b1ec27">BTCINTENAS</a></td></tr>
<tr class="memdesc:adcd40379120f09ddf29c357943b1ec27"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x010C: INTERRUPT__BLOCK_TX_COMPLETE Interrupt Enable Set  <a href="#adcd40379120f09ddf29c357943b1ec27">More...</a><br /></td></tr>
<tr class="separator:adcd40379120f09ddf29c357943b1ec27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a517056f5868a9381237d9222752887f1"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a517056f5868a9381237d9222752887f1">rsvd23</a></td></tr>
<tr class="memdesc:a517056f5868a9381237d9222752887f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0110: Reserved  <a href="#a517056f5868a9381237d9222752887f1">More...</a><br /></td></tr>
<tr class="separator:a517056f5868a9381237d9222752887f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1e02a0556335303be1ac0ef0adda057"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#aa1e02a0556335303be1ac0ef0adda057">BTCINTENAR</a></td></tr>
<tr class="memdesc:aa1e02a0556335303be1ac0ef0adda057"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0114: INTERRUPT__BLOCK_TX_COMPLETE Interrupt Enable Reset  <a href="#aa1e02a0556335303be1ac0ef0adda057">More...</a><br /></td></tr>
<tr class="separator:aa1e02a0556335303be1ac0ef0adda057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa1852cd40c2cffda8c2038f8b1b394"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a6fa1852cd40c2cffda8c2038f8b1b394">rsvd24</a></td></tr>
<tr class="memdesc:a6fa1852cd40c2cffda8c2038f8b1b394"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0118: Reserved  <a href="#a6fa1852cd40c2cffda8c2038f8b1b394">More...</a><br /></td></tr>
<tr class="separator:a6fa1852cd40c2cffda8c2038f8b1b394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1155907124dd2112897ac675bf6f6a"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#abd1155907124dd2112897ac675bf6f6a">GINTFLAG</a></td></tr>
<tr class="memdesc:abd1155907124dd2112897ac675bf6f6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x011C: Global Interrupt Flag Register  <a href="#abd1155907124dd2112897ac675bf6f6a">More...</a><br /></td></tr>
<tr class="separator:abd1155907124dd2112897ac675bf6f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84210d5318a3cf1e913d3ef050efcdec"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a84210d5318a3cf1e913d3ef050efcdec">rsvd25</a></td></tr>
<tr class="memdesc:a84210d5318a3cf1e913d3ef050efcdec"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0120: Reserved  <a href="#a84210d5318a3cf1e913d3ef050efcdec">More...</a><br /></td></tr>
<tr class="separator:a84210d5318a3cf1e913d3ef050efcdec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f2cb74be932be7e0d7b18b0f97612fb"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a2f2cb74be932be7e0d7b18b0f97612fb">FTCFLAG</a></td></tr>
<tr class="memdesc:a2f2cb74be932be7e0d7b18b0f97612fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0124: INTERRUPT__FRAME_TX_COMPLETE Interrupt Flag Register  <a href="#a2f2cb74be932be7e0d7b18b0f97612fb">More...</a><br /></td></tr>
<tr class="separator:a2f2cb74be932be7e0d7b18b0f97612fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192555a56e1a21d03e1b4997cb3d7e13"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a192555a56e1a21d03e1b4997cb3d7e13">rsvd26</a></td></tr>
<tr class="memdesc:a192555a56e1a21d03e1b4997cb3d7e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0128: Reserved  <a href="#a192555a56e1a21d03e1b4997cb3d7e13">More...</a><br /></td></tr>
<tr class="separator:a192555a56e1a21d03e1b4997cb3d7e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3aee966f5b0951df2f2ed3668275db8"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ae3aee966f5b0951df2f2ed3668275db8">LFSFLAG</a></td></tr>
<tr class="memdesc:ae3aee966f5b0951df2f2ed3668275db8"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x012C: INTERRUPT__LAST_FRAME_START Interrupt Flag Register  <a href="#ae3aee966f5b0951df2f2ed3668275db8">More...</a><br /></td></tr>
<tr class="separator:ae3aee966f5b0951df2f2ed3668275db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a81f1805c5ceb5fc013037344dadb5"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a85a81f1805c5ceb5fc013037344dadb5">rsvd27</a></td></tr>
<tr class="memdesc:a85a81f1805c5ceb5fc013037344dadb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0130: Reserved  <a href="#a85a81f1805c5ceb5fc013037344dadb5">More...</a><br /></td></tr>
<tr class="separator:a85a81f1805c5ceb5fc013037344dadb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51809d10f7b9a8180c9a587a9be706ff"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a51809d10f7b9a8180c9a587a9be706ff">HBCFLAG</a></td></tr>
<tr class="memdesc:a51809d10f7b9a8180c9a587a9be706ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0134: INTERRUPT__HALF_BLOCK_COMPLETE Interrupt Flag Register  <a href="#a51809d10f7b9a8180c9a587a9be706ff">More...</a><br /></td></tr>
<tr class="separator:a51809d10f7b9a8180c9a587a9be706ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642c3d4db575963ead8baef6beffa520"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a642c3d4db575963ead8baef6beffa520">rsvd28</a></td></tr>
<tr class="memdesc:a642c3d4db575963ead8baef6beffa520"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0138: Reserved  <a href="#a642c3d4db575963ead8baef6beffa520">More...</a><br /></td></tr>
<tr class="separator:a642c3d4db575963ead8baef6beffa520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10411f5be623cca1867e6f7527ab4ae5"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a10411f5be623cca1867e6f7527ab4ae5">BTCFLAG</a></td></tr>
<tr class="memdesc:a10411f5be623cca1867e6f7527ab4ae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x013C: INTERRUPT__BLOCK_TX_COMPLETE Interrupt Flag Register  <a href="#a10411f5be623cca1867e6f7527ab4ae5">More...</a><br /></td></tr>
<tr class="separator:a10411f5be623cca1867e6f7527ab4ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a2eb5feeef70a57c707adc2a65dc84b"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a3a2eb5feeef70a57c707adc2a65dc84b">rsvd29</a></td></tr>
<tr class="memdesc:a3a2eb5feeef70a57c707adc2a65dc84b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0140: Reserved  <a href="#a3a2eb5feeef70a57c707adc2a65dc84b">More...</a><br /></td></tr>
<tr class="separator:a3a2eb5feeef70a57c707adc2a65dc84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9225b890d534f510ddc10ec2ec89158"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#af9225b890d534f510ddc10ec2ec89158">BERFLAG</a></td></tr>
<tr class="memdesc:af9225b890d534f510ddc10ec2ec89158"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0144: BER Interrupt Flag Register  <a href="#af9225b890d534f510ddc10ec2ec89158">More...</a><br /></td></tr>
<tr class="separator:af9225b890d534f510ddc10ec2ec89158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11fd4bcd274309edc077b34684951f44"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a11fd4bcd274309edc077b34684951f44">rsvd30</a></td></tr>
<tr class="memdesc:a11fd4bcd274309edc077b34684951f44"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0148: Reserved  <a href="#a11fd4bcd274309edc077b34684951f44">More...</a><br /></td></tr>
<tr class="separator:a11fd4bcd274309edc077b34684951f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e664cd6c2f20ca4d4362ace138ce5a0"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a2e664cd6c2f20ca4d4362ace138ce5a0">FTCAOFFSET</a></td></tr>
<tr class="memdesc:a2e664cd6c2f20ca4d4362ace138ce5a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x014C: FTCA Interrupt Channel Offset Register  <a href="#a2e664cd6c2f20ca4d4362ace138ce5a0">More...</a><br /></td></tr>
<tr class="separator:a2e664cd6c2f20ca4d4362ace138ce5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61b74a104c1f2b6c0d47077b877fb7a"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ad61b74a104c1f2b6c0d47077b877fb7a">LFSAOFFSET</a></td></tr>
<tr class="memdesc:ad61b74a104c1f2b6c0d47077b877fb7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0150: LFSA Interrupt Channel Offset Register  <a href="#ad61b74a104c1f2b6c0d47077b877fb7a">More...</a><br /></td></tr>
<tr class="separator:ad61b74a104c1f2b6c0d47077b877fb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8a17729856c677c9ee514367006ac4"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a5f8a17729856c677c9ee514367006ac4">HBCAOFFSET</a></td></tr>
<tr class="memdesc:a5f8a17729856c677c9ee514367006ac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0154: HBCA Interrupt Channel Offset Register  <a href="#a5f8a17729856c677c9ee514367006ac4">More...</a><br /></td></tr>
<tr class="separator:a5f8a17729856c677c9ee514367006ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a916dbaae709d9aa8783e386a10f6a019"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a916dbaae709d9aa8783e386a10f6a019">BTCAOFFSET</a></td></tr>
<tr class="memdesc:a916dbaae709d9aa8783e386a10f6a019"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0158: BTCA Interrupt Channel Offset Register  <a href="#a916dbaae709d9aa8783e386a10f6a019">More...</a><br /></td></tr>
<tr class="separator:a916dbaae709d9aa8783e386a10f6a019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdabb037df5e983a49ce017fbfd67641"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#acdabb037df5e983a49ce017fbfd67641">BERAOFFSET</a></td></tr>
<tr class="memdesc:acdabb037df5e983a49ce017fbfd67641"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x015C: BERA Interrupt Channel Offset Register  <a href="#acdabb037df5e983a49ce017fbfd67641">More...</a><br /></td></tr>
<tr class="separator:acdabb037df5e983a49ce017fbfd67641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7098e85f524eb2d97a0160728bec1b34"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a7098e85f524eb2d97a0160728bec1b34">FTCBOFFSET</a></td></tr>
<tr class="memdesc:a7098e85f524eb2d97a0160728bec1b34"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0160: FTCB Interrupt Channel Offset Register  <a href="#a7098e85f524eb2d97a0160728bec1b34">More...</a><br /></td></tr>
<tr class="separator:a7098e85f524eb2d97a0160728bec1b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a18c1132385e571b2730988898bdbea"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a7a18c1132385e571b2730988898bdbea">LFSBOFFSET</a></td></tr>
<tr class="memdesc:a7a18c1132385e571b2730988898bdbea"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0164: LFSB Interrupt Channel Offset Register  <a href="#a7a18c1132385e571b2730988898bdbea">More...</a><br /></td></tr>
<tr class="separator:a7a18c1132385e571b2730988898bdbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4fe624ab262cc376fc025538dec0677"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ab4fe624ab262cc376fc025538dec0677">HBCBOFFSET</a></td></tr>
<tr class="memdesc:ab4fe624ab262cc376fc025538dec0677"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0168: HBCB Interrupt Channel Offset Register  <a href="#ab4fe624ab262cc376fc025538dec0677">More...</a><br /></td></tr>
<tr class="separator:ab4fe624ab262cc376fc025538dec0677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50e261694803f26b67bc097adabc2044"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a50e261694803f26b67bc097adabc2044">BTCBOFFSET</a></td></tr>
<tr class="memdesc:a50e261694803f26b67bc097adabc2044"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x016C: BTCB Interrupt Channel Offset Register  <a href="#a50e261694803f26b67bc097adabc2044">More...</a><br /></td></tr>
<tr class="separator:a50e261694803f26b67bc097adabc2044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a2a9cca3b56088ad6b5fc68b537b207"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a9a2a9cca3b56088ad6b5fc68b537b207">BERBOFFSET</a></td></tr>
<tr class="memdesc:a9a2a9cca3b56088ad6b5fc68b537b207"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0170: BERB Interrupt Channel Offset Register  <a href="#a9a2a9cca3b56088ad6b5fc68b537b207">More...</a><br /></td></tr>
<tr class="separator:a9a2a9cca3b56088ad6b5fc68b537b207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace996b7eebfb35e89c736981a8a43f11"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ace996b7eebfb35e89c736981a8a43f11">rsvd31</a></td></tr>
<tr class="memdesc:ace996b7eebfb35e89c736981a8a43f11"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0174: Reserved  <a href="#ace996b7eebfb35e89c736981a8a43f11">More...</a><br /></td></tr>
<tr class="separator:ace996b7eebfb35e89c736981a8a43f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fa4f50ea6c97b697e28ee7cb85c6330"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a8fa4f50ea6c97b697e28ee7cb85c6330">PTCRL</a></td></tr>
<tr class="memdesc:a8fa4f50ea6c97b697e28ee7cb85c6330"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0178: Port Control Register  <a href="#a8fa4f50ea6c97b697e28ee7cb85c6330">More...</a><br /></td></tr>
<tr class="separator:a8fa4f50ea6c97b697e28ee7cb85c6330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeafe54f3d19281de7e13e3d57b878562"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#aeafe54f3d19281de7e13e3d57b878562">RTCTRL</a></td></tr>
<tr class="memdesc:aeafe54f3d19281de7e13e3d57b878562"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x017C: RAM Test Control Register  <a href="#aeafe54f3d19281de7e13e3d57b878562">More...</a><br /></td></tr>
<tr class="separator:aeafe54f3d19281de7e13e3d57b878562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592736e0f33afc4fb9e5be896b7a8212"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a592736e0f33afc4fb9e5be896b7a8212">DCTRL</a></td></tr>
<tr class="memdesc:a592736e0f33afc4fb9e5be896b7a8212"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0180: Debug Control  <a href="#a592736e0f33afc4fb9e5be896b7a8212">More...</a><br /></td></tr>
<tr class="separator:a592736e0f33afc4fb9e5be896b7a8212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f3aa1dc960a2973a70c24319e15242"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a34f3aa1dc960a2973a70c24319e15242">WPR</a></td></tr>
<tr class="memdesc:a34f3aa1dc960a2973a70c24319e15242"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0184: Watch Point Register  <a href="#a34f3aa1dc960a2973a70c24319e15242">More...</a><br /></td></tr>
<tr class="separator:a34f3aa1dc960a2973a70c24319e15242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0683ba1350db0556d2345a6c989b1ed"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ab0683ba1350db0556d2345a6c989b1ed">WMR</a></td></tr>
<tr class="memdesc:ab0683ba1350db0556d2345a6c989b1ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0188: Watch Mask Register  <a href="#ab0683ba1350db0556d2345a6c989b1ed">More...</a><br /></td></tr>
<tr class="separator:ab0683ba1350db0556d2345a6c989b1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd13e45a4e59a12587b8c0120586d5ec"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#afd13e45a4e59a12587b8c0120586d5ec">PAACSADDR</a></td></tr>
<tr class="memdesc:afd13e45a4e59a12587b8c0120586d5ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x018C:  <a href="#afd13e45a4e59a12587b8c0120586d5ec">More...</a><br /></td></tr>
<tr class="separator:afd13e45a4e59a12587b8c0120586d5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ecd493716db2ca75379d419ba80a0b"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ac8ecd493716db2ca75379d419ba80a0b">PAACDADDR</a></td></tr>
<tr class="memdesc:ac8ecd493716db2ca75379d419ba80a0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0190:  <a href="#ac8ecd493716db2ca75379d419ba80a0b">More...</a><br /></td></tr>
<tr class="separator:ac8ecd493716db2ca75379d419ba80a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f2761fb29446a39a8bd8f8b5705cb08"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a9f2761fb29446a39a8bd8f8b5705cb08">PAACTC</a></td></tr>
<tr class="memdesc:a9f2761fb29446a39a8bd8f8b5705cb08"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0194:  <a href="#a9f2761fb29446a39a8bd8f8b5705cb08">More...</a><br /></td></tr>
<tr class="separator:a9f2761fb29446a39a8bd8f8b5705cb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c52ab0fc883648256f1fe48ad3d1309"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a2c52ab0fc883648256f1fe48ad3d1309">PBACSADDR</a></td></tr>
<tr class="memdesc:a2c52ab0fc883648256f1fe48ad3d1309"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0198: Port B Active Channel Source Address Register  <a href="#a2c52ab0fc883648256f1fe48ad3d1309">More...</a><br /></td></tr>
<tr class="separator:a2c52ab0fc883648256f1fe48ad3d1309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e40499e5c2c155efab48f51a593c11"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ac0e40499e5c2c155efab48f51a593c11">PBACDADDR</a></td></tr>
<tr class="memdesc:ac0e40499e5c2c155efab48f51a593c11"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x019C: Port B Active Channel Destination Address Register  <a href="#ac0e40499e5c2c155efab48f51a593c11">More...</a><br /></td></tr>
<tr class="separator:ac0e40499e5c2c155efab48f51a593c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03e422c59e938dc70a48b1a10ebdf19"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ae03e422c59e938dc70a48b1a10ebdf19">PBACTC</a></td></tr>
<tr class="memdesc:ae03e422c59e938dc70a48b1a10ebdf19"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x01A0: Port B Active Channel Transfer Count Register  <a href="#ae03e422c59e938dc70a48b1a10ebdf19">More...</a><br /></td></tr>
<tr class="separator:ae03e422c59e938dc70a48b1a10ebdf19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75dd476084ef4123e26c26185cfeaf0f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a75dd476084ef4123e26c26185cfeaf0f">rsvd32</a></td></tr>
<tr class="memdesc:a75dd476084ef4123e26c26185cfeaf0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x01A4: Reserved  <a href="#a75dd476084ef4123e26c26185cfeaf0f">More...</a><br /></td></tr>
<tr class="separator:a75dd476084ef4123e26c26185cfeaf0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9ab32698b4abf06325fef7b4f44d2fa"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ab9ab32698b4abf06325fef7b4f44d2fa">DMAPCR</a></td></tr>
<tr class="memdesc:ab9ab32698b4abf06325fef7b4f44d2fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x01A8: Parity Control Register  <a href="#ab9ab32698b4abf06325fef7b4f44d2fa">More...</a><br /></td></tr>
<tr class="separator:ab9ab32698b4abf06325fef7b4f44d2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12a9cc002ba93561a43df475e88433b2"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a12a9cc002ba93561a43df475e88433b2">DMAPAR</a></td></tr>
<tr class="memdesc:a12a9cc002ba93561a43df475e88433b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x01AC: DMA Parity Error Address Register  <a href="#a12a9cc002ba93561a43df475e88433b2">More...</a><br /></td></tr>
<tr class="separator:a12a9cc002ba93561a43df475e88433b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3738bafc1c6ccfad068bce1ddd469b4"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#ac3738bafc1c6ccfad068bce1ddd469b4">DMAMPCTRL</a></td></tr>
<tr class="memdesc:ac3738bafc1c6ccfad068bce1ddd469b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x01B0: DMA Memory Protection Control Register  <a href="#ac3738bafc1c6ccfad068bce1ddd469b4">More...</a><br /></td></tr>
<tr class="separator:ac3738bafc1c6ccfad068bce1ddd469b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ddadeed7911410c81211f7cc485a62"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#a02ddadeed7911410c81211f7cc485a62">DMAMPST</a></td></tr>
<tr class="memdesc:a02ddadeed7911410c81211f7cc485a62"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x01B4: DMA Memory Protection Status Register  <a href="#a02ddadeed7911410c81211f7cc485a62">More...</a><br /></td></tr>
<tr class="separator:a02ddadeed7911410c81211f7cc485a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0c05a6e62001c9a0d667950ce1d5f34"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:afd62582e66dcbf9bb79cee930ac041cc"><td class="memItemLeft" >&#160;&#160;&#160;Luint32&#160;&#160;&#160;<a class="el" href="structdma_base.html#ae10f665f2ec088c2d59dcd5f6299f339">STARTADD</a></td></tr>
<tr class="memdesc:afd62582e66dcbf9bb79cee930ac041cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x01B8, 0x01C0, 0x01C8, 0x1D0: DMA Memory Protection Region Start Address Register  <a href="#afd62582e66dcbf9bb79cee930ac041cc">More...</a><br /></td></tr>
<tr class="separator:afd62582e66dcbf9bb79cee930ac041cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f15ecd427706eca96783b9ffccd20d9"><td class="memItemLeft" >&#160;&#160;&#160;Luint32&#160;&#160;&#160;<a class="el" href="structdma_base.html#a55be36e2933af56df0e8b0121f39abf0">ENDADD</a></td></tr>
<tr class="memdesc:a5f15ecd427706eca96783b9ffccd20d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x01B8, 0x01C0, 0x01C8, 0x1D0: DMA Memory Protection Region Start Address Register  <a href="#a5f15ecd427706eca96783b9ffccd20d9">More...</a><br /></td></tr>
<tr class="separator:a5f15ecd427706eca96783b9ffccd20d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0c05a6e62001c9a0d667950ce1d5f34"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma_base.html#aa0c05a6e62001c9a0d667950ce1d5f34">DMAMPR</a> [4U]</td></tr>
<tr class="separator:aa0c05a6e62001c9a0d667950ce1d5f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMA Register Frame Definition. </p>
<p>This type is used to access the DMA Registers. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="acdabb037df5e983a49ce017fbfd67641"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::BERAOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x015C: BERA Interrupt Channel Offset Register </p>

</div>
</div>
<a class="anchor" id="a9a2a9cca3b56088ad6b5fc68b537b207"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::BERBOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0170: BERB Interrupt Channel Offset Register </p>

</div>
</div>
<a class="anchor" id="af9225b890d534f510ddc10ec2ec89158"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::BERFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0144: BER Interrupt Flag Register </p>

</div>
</div>
<a class="anchor" id="a0dc70b5e61fdf9e7ceda874d7b596952"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::BERMAP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00D4: BER Interrupt Mapping Register </p>

</div>
</div>
<a class="anchor" id="a916dbaae709d9aa8783e386a10f6a019"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::BTCAOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0158: BTCA Interrupt Channel Offset Register </p>

</div>
</div>
<a class="anchor" id="a50e261694803f26b67bc097adabc2044"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::BTCBOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x016C: BTCB Interrupt Channel Offset Register </p>

</div>
</div>
<a class="anchor" id="a10411f5be623cca1867e6f7527ab4ae5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::BTCFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x013C: INTERRUPT__BLOCK_TX_COMPLETE Interrupt Flag Register </p>

</div>
</div>
<a class="anchor" id="aa1e02a0556335303be1ac0ef0adda057"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::BTCINTENAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0114: INTERRUPT__BLOCK_TX_COMPLETE Interrupt Enable Reset </p>

</div>
</div>
<a class="anchor" id="adcd40379120f09ddf29c357943b1ec27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::BTCINTENAS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x010C: INTERRUPT__BLOCK_TX_COMPLETE Interrupt Enable Set </p>

</div>
</div>
<a class="anchor" id="ac6cd68f327631d2b5590ef4379cdf881"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::BTCMAP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00CC: INTERRUPT__BLOCK_TX_COMPLETE Interrupt Mapping Register </p>

</div>
</div>
<a class="anchor" id="a0d666f9e4d24b2d595d6eab515135f28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::CHPRIOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x003C: Channel Priority Reset </p>

</div>
</div>
<a class="anchor" id="a46b50bab5a3525a132bff69cdd54f07b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::CHPRIOS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0034: Channel Priority Set </p>

</div>
</div>
<a class="anchor" id="a592736e0f33afc4fb9e5be896b7a8212"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::DCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0180: Debug Control </p>

</div>
</div>
<a class="anchor" id="ac3738bafc1c6ccfad068bce1ddd469b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::DMAMPCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x01B0: DMA Memory Protection Control Register </p>

</div>
</div>
<a class="anchor" id="aa0c05a6e62001c9a0d667950ce1d5f34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  dmaBase::DMAMPR[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02ddadeed7911410c81211f7cc485a62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::DMAMPST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x01B4: DMA Memory Protection Status Register </p>

</div>
</div>
<a class="anchor" id="a12a9cc002ba93561a43df475e88433b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::DMAPAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x01AC: DMA Parity Error Address Register </p>

</div>
</div>
<a class="anchor" id="ab9ab32698b4abf06325fef7b4f44d2fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::DMAPCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x01A8: Parity Control Register </p>

</div>
</div>
<a class="anchor" id="ab257511b382004c95df0355d3785b2fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::DMASTAT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x000C: Status Register </p>

</div>
</div>
<a class="anchor" id="a0181f7e2bb32262ed21bb92dc2690c07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::DREQASI[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0054 - 0x70: DMA Request Assignment Register </p>

</div>
</div>
<a class="anchor" id="a55be36e2933af56df0e8b0121f39abf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::ENDADD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x01B8, 0x01C0, 0x01C8, 0x1D0: DMA Memory Protection Region Start Address Register </p>

</div>
</div>
<a class="anchor" id="abfebae29c57a882305946536291a7d18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::FBREG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0008: Fall Back Register </p>

</div>
</div>
<a class="anchor" id="a2e664cd6c2f20ca4d4362ace138ce5a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::FTCAOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x014C: FTCA Interrupt Channel Offset Register </p>

</div>
</div>
<a class="anchor" id="a7098e85f524eb2d97a0160728bec1b34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::FTCBOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0160: FTCB Interrupt Channel Offset Register </p>

</div>
</div>
<a class="anchor" id="a2f2cb74be932be7e0d7b18b0f97612fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::FTCFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0124: INTERRUPT__FRAME_TX_COMPLETE Interrupt Flag Register </p>

</div>
</div>
<a class="anchor" id="aea2af081c85ff629f2f3311cf70959d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::FTCINTENAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00E4: INTERRUPT__FRAME_TX_COMPLETE Interrupt Enable Reset </p>

</div>
</div>
<a class="anchor" id="a256a16193a75b62ec715ff30168e759f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::FTCINTENAS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00DC: INTERRUPT__FRAME_TX_COMPLETE Interrupt Enable Set </p>

</div>
</div>
<a class="anchor" id="a5417253d5cc69c214166af04b1500a41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::FTCMAP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00B4: INTERRUPT__FRAME_TX_COMPLETE Interrupt Mapping Register </p>

</div>
</div>
<a class="anchor" id="a16f05328c71b1a3eea2b70b3dc1f476f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::GCHIENAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x004C: Global Channel Interrupt Enable Reset </p>

</div>
</div>
<a class="anchor" id="a759cf23890d4eade65ce3e32e0d0b253"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::GCHIENAS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0044: Global Channel Interrupt Enable Set </p>

</div>
</div>
<a class="anchor" id="a582d9d34f417572bd2409396f73a2143"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::GCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0000: Global Control Register </p>

</div>
</div>
<a class="anchor" id="abd1155907124dd2112897ac675bf6f6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::GINTFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x011C: Global Interrupt Flag Register </p>

</div>
</div>
<a class="anchor" id="a5f8a17729856c677c9ee514367006ac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::HBCAOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0154: HBCA Interrupt Channel Offset Register </p>

</div>
</div>
<a class="anchor" id="ab4fe624ab262cc376fc025538dec0677"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::HBCBOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0168: HBCB Interrupt Channel Offset Register </p>

</div>
</div>
<a class="anchor" id="a51809d10f7b9a8180c9a587a9be706ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::HBCFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0134: INTERRUPT__HALF_BLOCK_COMPLETE Interrupt Flag Register </p>

</div>
</div>
<a class="anchor" id="ac9b112e095bbd386680f88b04f957cb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::HBCINTENAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0104: INTERRUPT__HALF_BLOCK_COMPLETE Interrupt Enable Reset </p>

</div>
</div>
<a class="anchor" id="ae500ee24094b9fc005fd5505e2b0d947"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::HBCINTENAS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00FC: INTERRUPT__HALF_BLOCK_COMPLETE Interrupt Enable Set </p>

</div>
</div>
<a class="anchor" id="a738b8c343b4066416ab2aadafa7270ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::HBCMAP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00C4: INTERRUPT__HALF_BLOCK_COMPLETE Interrupt Mapping Register </p>

</div>
</div>
<a class="anchor" id="a6dbfe9020e81cc3cc52bc6050cdb5686"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::HWCHENAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x001C: HW Channel Enable Reset </p>

</div>
</div>
<a class="anchor" id="ac8f3e4f74ee58b072dee656e33288fa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::HWCHENAS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0014: HW Channel Enable Set </p>

</div>
</div>
<a class="anchor" id="ad61b74a104c1f2b6c0d47077b877fb7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::LFSAOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0150: LFSA Interrupt Channel Offset Register </p>

</div>
</div>
<a class="anchor" id="a7a18c1132385e571b2730988898bdbea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::LFSBOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0164: LFSB Interrupt Channel Offset Register </p>

</div>
</div>
<a class="anchor" id="ae3aee966f5b0951df2f2ed3668275db8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::LFSFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x012C: INTERRUPT__LAST_FRAME_START Interrupt Flag Register </p>

</div>
</div>
<a class="anchor" id="a5f569b51b759b4bef2ccdb66a4ab3169"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::LFSINTENAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00F4: INTERRUPT__LAST_FRAME_START Interrupt Enable Reset </p>

</div>
</div>
<a class="anchor" id="a448fc1e0bf7854ac84d0aa4d0bf54353"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::LFSINTENAS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00EC: INTERRUPT__LAST_FRAME_START Interrupt Enable Set </p>

</div>
</div>
<a class="anchor" id="a6db9745c2e2bbef8a1aff0fa26296eea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::LFSMAP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00BC: INTERRUPT__LAST_FRAME_START Interrupt Mapping Register </p>

</div>
</div>
<a class="anchor" id="ac8ecd493716db2ca75379d419ba80a0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::PAACDADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0190: </p>

</div>
</div>
<a class="anchor" id="afd13e45a4e59a12587b8c0120586d5ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::PAACSADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x018C: </p>

</div>
</div>
<a class="anchor" id="a9f2761fb29446a39a8bd8f8b5705cb08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::PAACTC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0194: </p>

</div>
</div>
<a class="anchor" id="ac3a13ba908f46e4c80bff8349c7cf735"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::PAR[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0094 - 0xA0: Port Assignment Register </p>

</div>
</div>
<a class="anchor" id="ac0e40499e5c2c155efab48f51a593c11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::PBACDADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x019C: Port B Active Channel Destination Address Register </p>

</div>
</div>
<a class="anchor" id="a2c52ab0fc883648256f1fe48ad3d1309"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::PBACSADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0198: Port B Active Channel Source Address Register </p>

</div>
</div>
<a class="anchor" id="ae03e422c59e938dc70a48b1a10ebdf19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::PBACTC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x01A0: Port B Active Channel Transfer Count Register </p>

</div>
</div>
<a class="anchor" id="a9ef95d6fcd1ed027061d7f7dd63e29a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::PEND</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0004: Channel Pending Register </p>

</div>
</div>
<a class="anchor" id="a8fa4f50ea6c97b697e28ee7cb85c6330"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::PTCRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0178: Port Control Register </p>

</div>
</div>
<a class="anchor" id="a01d4ac87eae837db8f9b7bd1bae50210"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd10[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0074 - 0x90: Reserved </p>

</div>
</div>
<a class="anchor" id="adcabca7bedcfe396b02d76736bd65bbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd11[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00A4 - 0xB0: Reserved </p>

</div>
</div>
<a class="anchor" id="a3c2f07938313f51bbe00d604573047ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00B8: Reserved </p>

</div>
</div>
<a class="anchor" id="a7eef8756a6d17d5a9afcf86e62791aac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00C0: Reserved </p>

</div>
</div>
<a class="anchor" id="a15d028d5d19187fd965e207cbcf480fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00C8: Reserved </p>

</div>
</div>
<a class="anchor" id="a68d326ac2cd90ac25e79e8e58bf6f0f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00D0: Reserved </p>

</div>
</div>
<a class="anchor" id="a00e1d327dce9fb537ea540445360a865"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00D8: Reserved </p>

</div>
</div>
<a class="anchor" id="acee1aad1defe6e6460de61bc76cb306f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00E0: Reserved </p>

</div>
</div>
<a class="anchor" id="aa94b1c9a8c027136d836e9267649059c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00E8: Reserved </p>

</div>
</div>
<a class="anchor" id="ac52b7a80d967ee2a80cecbdd271b0404"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00F0: Reserved </p>

</div>
</div>
<a class="anchor" id="a285e9950505cd589a3735c2ff8cc42e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00F8: Reserved </p>

</div>
</div>
<a class="anchor" id="a647b01abda73108ffbe8d6a51c0d2360"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0100: Reserved </p>

</div>
</div>
<a class="anchor" id="ae5ec878c26497b8bb32f02c0b01a6c28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0108: Reserved </p>

</div>
</div>
<a class="anchor" id="a517056f5868a9381237d9222752887f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd23</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0110: Reserved </p>

</div>
</div>
<a class="anchor" id="a6fa1852cd40c2cffda8c2038f8b1b394"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0118: Reserved </p>

</div>
</div>
<a class="anchor" id="a84210d5318a3cf1e913d3ef050efcdec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0120: Reserved </p>

</div>
</div>
<a class="anchor" id="a192555a56e1a21d03e1b4997cb3d7e13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0128: Reserved </p>

</div>
</div>
<a class="anchor" id="a85a81f1805c5ceb5fc013037344dadb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0130: Reserved </p>

</div>
</div>
<a class="anchor" id="a642c3d4db575963ead8baef6beffa520"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0138: Reserved </p>

</div>
</div>
<a class="anchor" id="a3a2eb5feeef70a57c707adc2a65dc84b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0140: Reserved </p>

</div>
</div>
<a class="anchor" id="a11fd4bcd274309edc077b34684951f44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0148: Reserved </p>

</div>
</div>
<a class="anchor" id="ace996b7eebfb35e89c736981a8a43f11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd31</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0174: Reserved </p>

</div>
</div>
<a class="anchor" id="a75dd476084ef4123e26c26185cfeaf0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::rsvd32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x01A4: Reserved </p>

</div>
</div>
<a class="anchor" id="aeafe54f3d19281de7e13e3d57b878562"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::RTCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x017C: RAM Test Control Register </p>

</div>
</div>
<a class="anchor" id="ae10f665f2ec088c2d59dcd5f6299f339"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::STARTADD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x01B8, 0x01C0, 0x01C8, 0x1D0: DMA Memory Protection Region Start Address Register </p>

</div>
</div>
<a class="anchor" id="ab9caa37abd1e24a1fa24ea596111da80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::SWCHENAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x002C: SW Channel Enable Reset </p>

</div>
</div>
<a class="anchor" id="a10b69c2e0842b67ae17804fc06b96508"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::SWCHENAS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0024: SW Channel Enable Set </p>

</div>
</div>
<a class="anchor" id="ad401a3d547da502d4a23f698d911fd61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::u32RM4_DMA_BASE__rsvd1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0010: Reserved </p>

</div>
</div>
<a class="anchor" id="a4525c5be9f182bd9242811e8f3a56fe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::u32RM4_DMA_BASE__rsvd2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0018: Reserved </p>

</div>
</div>
<a class="anchor" id="af24b8eef5947d0fa8613c4413f73b5a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::u32RM4_DMA_BASE__rsvd3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0020: Reserved </p>

</div>
</div>
<a class="anchor" id="a80b9422436651fc863b058bead7a402a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::u32RM4_DMA_BASE__rsvd4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0028: Reserved </p>

</div>
</div>
<a class="anchor" id="a3029f94b7a09613c622a410c2dbeec8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::u32RM4_DMA_BASE__rsvd5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0030: Reserved </p>

</div>
</div>
<a class="anchor" id="aca1bd4a68143024321fc19658d3b912e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::u32RM4_DMA_BASE__rsvd6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0038: Reserved </p>

</div>
</div>
<a class="anchor" id="a1e97cd735fa2bcb487c0ac9baae123b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::u32RM4_DMA_BASE__rsvd7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0040: Reserved </p>

</div>
</div>
<a class="anchor" id="a739b0a1d0322b75103366e4db1a1fd94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::u32RM4_DMA_BASE__rsvd8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0048: Reserved </p>

</div>
</div>
<a class="anchor" id="a1af107acd821da94b33d77c6083ac049"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::u32RM4_DMA_BASE__rsvd9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0050: Reserved </p>

</div>
</div>
<a class="anchor" id="ab0683ba1350db0556d2345a6c989b1ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::WMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0188: Watch Mask Register </p>

</div>
</div>
<a class="anchor" id="a34f3aa1dc960a2973a70c24319e15242"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 dmaBase::WPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0184: Watch Point Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>COMMON_CODE/RM4/LCCM229__RM4__DMA/<a class="el" href="rm4__dma____private_8h_source.html">rm4_dma__private.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structdma_base.html">dmaBase</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
