Protel Design System Design Rule Check
PCB File : D:\Radio\Jobe\Universal_Driver\Universal_Driver_hard\Universal_Driver\Universal_Driver.PcbDoc
Date     : 18.09.2020
Time     : 19:46:26

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=4mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.228mm < 0.254mm) Between Pad IC2-10(53.9mm,7.5mm) on Multi-Layer And Track (50.1mm,10mm)(62.8mm,10mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.228mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.228mm < 0.254mm) Between Pad IC2-12(51.36mm,7.5mm) on Multi-Layer And Track (50.1mm,10mm)(62.8mm,10mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.228mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.228mm < 0.254mm) Between Pad IC2-4(61.52mm,7.5mm) on Multi-Layer And Track (50.1mm,10mm)(62.8mm,10mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.228mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.228mm < 0.254mm) Between Pad IC2-6(58.98mm,7.5mm) on Multi-Layer And Track (50.1mm,10mm)(62.8mm,10mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.228mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.228mm < 0.254mm) Between Pad IC2-8(56.44mm,7.5mm) on Multi-Layer And Track (50.1mm,10mm)(62.8mm,10mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.228mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.228mm < 0.254mm) Between Pad IC4-10(28.08mm,7.5mm) on Multi-Layer And Track (24.2mm,10mm)(37mm,10mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.228mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.228mm < 0.254mm) Between Pad IC4-12(25.54mm,7.5mm) on Multi-Layer And Track (24.2mm,10mm)(37mm,10mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.228mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.235mm < 0.254mm) Between Pad IC4-4(35.7mm,7.5mm) on Multi-Layer And Track (24.2mm,10mm)(37mm,10mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.235mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.228mm < 0.254mm) Between Pad IC4-6(33.16mm,7.5mm) on Multi-Layer And Track (24.2mm,10mm)(37mm,10mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.228mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.228mm < 0.254mm) Between Pad IC4-8(30.62mm,7.5mm) on Multi-Layer And Track (24.2mm,10mm)(37mm,10mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.228mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad R19-1(27.9mm,85.6mm) on Bottom Layer And Via (28.55mm,87.1mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Pad R60-1(26.9mm,65.5mm) on Top Layer And Via (26.517mm,67.047mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.166mm < 0.254mm) Between Pad R60-2(24.9mm,65.5mm) on Top Layer And Via (24.14mm,66.95mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.166mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad TP2-1(16.3mm,70mm) on Top Layer And Via (14.5mm,69.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U10-2(33.245mm,37.6mm) on Top Layer And Pad U10-3(33.245mm,36.65mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Pad U10-3(33.245mm,36.65mm) on Top Layer And Via (32.048mm,37.552mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U10-4(35.755mm,36.65mm) on Top Layer And Pad U10-5(35.755mm,37.6mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U11-1(41.65mm,67.155mm) on Top Layer And Pad U11-2(40.7mm,67.155mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U12-2(33.245mm,41.6mm) on Top Layer And Pad U12-3(33.245mm,40.65mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Pad U12-3(33.245mm,40.65mm) on Top Layer And Via (32mm,41.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U12-4(35.755mm,40.65mm) on Top Layer And Pad U12-5(35.755mm,41.6mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U13-2(21.6mm,66.6mm) on Top Layer And Pad U13-3(20.65mm,66.6mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U3-1(11.025mm,47.77mm) on Top Layer And Pad U3-2(10.375mm,47.77mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U3-10(5.175mm,47.77mm) on Top Layer And Pad U3-9(5.825mm,47.77mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U3-11(5.175mm,42.03mm) on Top Layer And Pad U3-12(5.825mm,42.03mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U3-12(5.825mm,42.03mm) on Top Layer And Pad U3-13(6.475mm,42.03mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U3-13(6.475mm,42.03mm) on Top Layer And Pad U3-14(7.125mm,42.03mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U3-14(7.125mm,42.03mm) on Top Layer And Pad U3-15(7.775mm,42.03mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U3-15(7.775mm,42.03mm) on Top Layer And Pad U3-16(8.425mm,42.03mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U3-18(9.725mm,42.03mm) on Top Layer And Pad U3-19(10.375mm,42.03mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U3-2(10.375mm,47.77mm) on Top Layer And Pad U3-3(9.725mm,47.77mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U3-3(9.725mm,47.77mm) on Top Layer And Pad U3-4(9.075mm,47.77mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U3-3(9.725mm,47.77mm) on Top Layer And Via (9.6mm,46.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U3-4(9.075mm,47.77mm) on Top Layer And Pad U3-5(8.425mm,47.77mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.17mm < 0.254mm) Between Pad U3-4(9.075mm,47.77mm) on Top Layer And Via (9.6mm,46.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.17mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U3-5(8.425mm,47.77mm) on Top Layer And Pad U3-6(7.775mm,47.77mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U3-6(7.775mm,47.77mm) on Top Layer And Pad U3-7(7.125mm,47.77mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U3-7(7.125mm,47.77mm) on Top Layer And Pad U3-8(6.475mm,47.77mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U3-8(6.475mm,47.77mm) on Top Layer And Pad U3-9(5.825mm,47.77mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-1(20.25mm,87.27mm) on Top Layer And Pad U4-2(19.75mm,87.27mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-10(15.75mm,87.27mm) on Top Layer And Pad U4-11(15.25mm,87.27mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-10(15.75mm,87.27mm) on Top Layer And Pad U4-9(16.25mm,87.27mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-11(15.25mm,87.27mm) on Top Layer And Pad U4-12(14.75mm,87.27mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-12(14.75mm,87.27mm) on Top Layer And Pad U4-13(14.25mm,87.27mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-13(14.25mm,87.27mm) on Top Layer And Pad U4-14(13.75mm,87.27mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-14(13.75mm,87.27mm) on Top Layer And Pad U4-15(13.25mm,87.27mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-15(13.25mm,87.27mm) on Top Layer And Pad U4-16(12.75mm,87.27mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-17(10.83mm,85.35mm) on Top Layer And Pad U4-18(10.83mm,84.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-18(10.83mm,84.85mm) on Top Layer And Pad U4-19(10.83mm,84.35mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-19(10.83mm,84.35mm) on Top Layer And Pad U4-20(10.83mm,83.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-2(19.75mm,87.27mm) on Top Layer And Pad U4-3(19.25mm,87.27mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-20(10.83mm,83.85mm) on Top Layer And Pad U4-21(10.83mm,83.35mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-21(10.83mm,83.35mm) on Top Layer And Pad U4-22(10.83mm,82.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-22(10.83mm,82.85mm) on Top Layer And Pad U4-23(10.83mm,82.35mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-23(10.83mm,82.35mm) on Top Layer And Pad U4-24(10.83mm,81.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-24(10.83mm,81.85mm) on Top Layer And Pad U4-25(10.83mm,81.35mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-25(10.83mm,81.35mm) on Top Layer And Pad U4-26(10.83mm,80.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-26(10.83mm,80.85mm) on Top Layer And Pad U4-27(10.83mm,80.35mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-27(10.83mm,80.35mm) on Top Layer And Pad U4-28(10.83mm,79.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-28(10.83mm,79.85mm) on Top Layer And Pad U4-29(10.83mm,79.35mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-29(10.83mm,79.35mm) on Top Layer And Pad U4-30(10.83mm,78.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-3(19.25mm,87.27mm) on Top Layer And Pad U4-4(18.75mm,87.27mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-30(10.83mm,78.85mm) on Top Layer And Pad U4-31(10.83mm,78.35mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-31(10.83mm,78.35mm) on Top Layer And Pad U4-32(10.83mm,77.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-33(12.75mm,75.93mm) on Top Layer And Pad U4-34(13.25mm,75.93mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-34(13.25mm,75.93mm) on Top Layer And Pad U4-35(13.75mm,75.93mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-35(13.75mm,75.93mm) on Top Layer And Pad U4-36(14.25mm,75.93mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-36(14.25mm,75.93mm) on Top Layer And Pad U4-37(14.75mm,75.93mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-37(14.75mm,75.93mm) on Top Layer And Pad U4-38(15.25mm,75.93mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-38(15.25mm,75.93mm) on Top Layer And Pad U4-39(15.75mm,75.93mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-39(15.75mm,75.93mm) on Top Layer And Pad U4-40(16.25mm,75.93mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-4(18.75mm,87.27mm) on Top Layer And Pad U4-5(18.25mm,87.27mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-40(16.25mm,75.93mm) on Top Layer And Pad U4-41(16.75mm,75.93mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-41(16.75mm,75.93mm) on Top Layer And Pad U4-42(17.25mm,75.93mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-42(17.25mm,75.93mm) on Top Layer And Pad U4-43(17.75mm,75.93mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-43(17.75mm,75.93mm) on Top Layer And Pad U4-44(18.25mm,75.93mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-44(18.25mm,75.93mm) on Top Layer And Pad U4-45(18.75mm,75.93mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-45(18.75mm,75.93mm) on Top Layer And Pad U4-46(19.25mm,75.93mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-46(19.25mm,75.93mm) on Top Layer And Pad U4-47(19.75mm,75.93mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-47(19.75mm,75.93mm) on Top Layer And Pad U4-48(20.25mm,75.93mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-49(22.17mm,77.85mm) on Top Layer And Pad U4-50(22.17mm,78.35mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-5(18.25mm,87.27mm) on Top Layer And Pad U4-6(17.75mm,87.27mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-50(22.17mm,78.35mm) on Top Layer And Pad U4-51(22.17mm,78.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-51(22.17mm,78.85mm) on Top Layer And Pad U4-52(22.17mm,79.35mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-52(22.17mm,79.35mm) on Top Layer And Pad U4-53(22.17mm,79.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-53(22.17mm,79.85mm) on Top Layer And Pad U4-54(22.17mm,80.35mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-54(22.17mm,80.35mm) on Top Layer And Pad U4-55(22.17mm,80.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-55(22.17mm,80.85mm) on Top Layer And Pad U4-56(22.17mm,81.35mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-56(22.17mm,81.35mm) on Top Layer And Pad U4-57(22.17mm,81.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-57(22.17mm,81.85mm) on Top Layer And Pad U4-58(22.17mm,82.35mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-58(22.17mm,82.35mm) on Top Layer And Pad U4-59(22.17mm,82.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-59(22.17mm,82.85mm) on Top Layer And Pad U4-60(22.17mm,83.35mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-6(17.75mm,87.27mm) on Top Layer And Pad U4-7(17.25mm,87.27mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.158mm < 0.254mm) Between Pad U4-6(17.75mm,87.27mm) on Top Layer And Via (17.6mm,85.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.158mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-60(22.17mm,83.35mm) on Top Layer And Pad U4-61(22.17mm,83.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-61(22.17mm,83.85mm) on Top Layer And Pad U4-62(22.17mm,84.35mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-62(22.17mm,84.35mm) on Top Layer And Pad U4-63(22.17mm,84.85mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-63(22.17mm,84.85mm) on Top Layer And Pad U4-64(22.17mm,85.35mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-7(17.25mm,87.27mm) on Top Layer And Pad U4-8(16.75mm,87.27mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Pad U4-7(17.25mm,87.27mm) on Top Layer And Via (17.6mm,85.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-8(16.75mm,87.27mm) on Top Layer And Pad U4-9(16.25mm,87.27mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-2(33.245mm,57.7mm) on Top Layer And Pad U5-3(33.245mm,56.75mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-4(35.755mm,56.75mm) on Top Layer And Pad U5-5(35.755mm,57.7mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U6-2(33.245mm,49.7mm) on Top Layer And Pad U6-3(33.245mm,48.75mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U6-4(35.755mm,48.75mm) on Top Layer And Pad U6-5(35.755mm,49.7mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-1(17.6mm,59.74mm) on Top Layer And Pad U7-2(16.95mm,59.74mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-10(11.75mm,59.74mm) on Top Layer And Pad U7-9(12.4mm,59.74mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-11(11.75mm,54mm) on Top Layer And Pad U7-12(12.4mm,54mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-12(12.4mm,54mm) on Top Layer And Pad U7-13(13.05mm,54mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-13(13.05mm,54mm) on Top Layer And Pad U7-14(13.7mm,54mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-14(13.7mm,54mm) on Top Layer And Pad U7-15(14.35mm,54mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-15(14.35mm,54mm) on Top Layer And Pad U7-16(15mm,54mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-16(15mm,54mm) on Top Layer And Pad U7-17(15.65mm,54mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-17(15.65mm,54mm) on Top Layer And Pad U7-18(16.3mm,54mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-18(16.3mm,54mm) on Top Layer And Pad U7-19(16.95mm,54mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-19(16.95mm,54mm) on Top Layer And Pad U7-20(17.6mm,54mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-2(16.95mm,59.74mm) on Top Layer And Pad U7-3(16.3mm,59.74mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-3(16.3mm,59.74mm) on Top Layer And Pad U7-4(15.65mm,59.74mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-4(15.65mm,59.74mm) on Top Layer And Pad U7-5(15mm,59.74mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-5(15mm,59.74mm) on Top Layer And Pad U7-6(14.35mm,59.74mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-6(14.35mm,59.74mm) on Top Layer And Pad U7-7(13.7mm,59.74mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-7(13.7mm,59.74mm) on Top Layer And Pad U7-8(13.05mm,59.74mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U7-8(13.05mm,59.74mm) on Top Layer And Pad U7-9(12.4mm,59.74mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U8-2(33.245mm,53.45mm) on Top Layer And Pad U8-3(33.245mm,52.5mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U8-4(35.755mm,52.5mm) on Top Layer And Pad U8-5(35.755mm,53.45mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U9-2(33.245mm,45.5mm) on Top Layer And Pad U9-3(33.245mm,44.55mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Pad U9-3(33.245mm,44.55mm) on Top Layer And Via (32mm,45.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U9-4(35.755mm,44.55mm) on Top Layer And Pad U9-5(35.755mm,45.5mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Via (11.127mm,66.8mm) from Top Layer to Bottom Layer And Via (12.2mm,66.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.07mm] / [Bottom Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (12.2mm,66.8mm) from Top Layer to Bottom Layer And Via (12.2mm,68mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (12.2mm,68mm) from Top Layer to Bottom Layer And Via (13.3mm,68mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Via (17.7mm,73.6mm) from Top Layer to Bottom Layer And Via (18.1mm,72.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.074mm] / [Bottom Solder] Mask Sliver [0.074mm]
Rule Violations :132

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Arc (59mm,54mm) on Top Overlay And Pad D3-C(59.2mm,56.132mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Arc (77.1mm,30.9mm) on Bottom Overlay And Pad D17-C(76.9mm,33.031mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Arc (77.1mm,5.275mm) on Bottom Overlay And Pad D13-C(76.9mm,7.407mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Arc (84mm,30.9mm) on Bottom Overlay And Pad D18-C(83.8mm,33.031mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Arc (88.73mm,79.84mm) on Bottom Overlay And Pad D9-1(88.73mm,78.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C10-1(17.6mm,82.7mm) on Bottom Layer And Track (16.8mm,81.975mm)(16.8mm,85.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C10-1(17.6mm,82.7mm) on Bottom Layer And Track (17.34mm,83.36mm)(17.87mm,83.36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C10-1(17.6mm,82.7mm) on Bottom Layer And Track (18.4mm,81.975mm)(18.4mm,85.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C11-1(19.7mm,78.5mm) on Bottom Layer And Track (17.35mm,77.7mm)(20.425mm,77.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C11-1(19.7mm,78.5mm) on Bottom Layer And Track (17.35mm,79.3mm)(20.425mm,79.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C11-1(19.7mm,78.5mm) on Bottom Layer And Track (19.04mm,78.24mm)(19.04mm,78.77mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C13-1(26.4mm,101.8mm) on Top Layer And Track (24.05mm,101mm)(27.125mm,101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C13-1(26.4mm,101.8mm) on Top Layer And Track (24.05mm,102.6mm)(27.125mm,102.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C13-1(26.4mm,101.8mm) on Top Layer And Track (25.74mm,101.53mm)(25.74mm,102.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C13-2(24.8mm,101.8mm) on Top Layer And Track (24.05mm,101mm)(27.125mm,101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C13-2(24.8mm,101.8mm) on Top Layer And Track (24.05mm,102.6mm)(27.125mm,102.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C13-2(24.8mm,101.8mm) on Top Layer And Track (25.46mm,101.53mm)(25.46mm,102.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C14-2(13.3mm,93.5mm) on Top Layer And Track (10.975mm,92.7mm)(14.05mm,92.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C14-2(13.3mm,93.5mm) on Top Layer And Track (10.975mm,94.3mm)(14.05mm,94.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C14-2(13.3mm,93.5mm) on Top Layer And Track (12.64mm,93.24mm)(12.64mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C19-2(5.3mm,24.04mm) on Bottom Layer And Track (2.975mm,23.24mm)(6.05mm,23.24mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C19-2(5.3mm,24.04mm) on Bottom Layer And Track (2.975mm,24.84mm)(6.05mm,24.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C19-2(5.3mm,24.04mm) on Bottom Layer And Track (4.64mm,23.77mm)(4.64mm,24.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C20-1(3.7mm,26.1mm) on Bottom Layer And Track (2.975mm,25.3mm)(6.05mm,25.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C20-1(3.7mm,26.1mm) on Bottom Layer And Track (2.975mm,26.9mm)(6.05mm,26.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C20-1(3.7mm,26.1mm) on Bottom Layer And Track (4.36mm,25.83mm)(4.36mm,26.36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C21-1(13.1mm,83.6mm) on Bottom Layer And Track (12.3mm,81.25mm)(12.3mm,84.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C21-1(13.1mm,83.6mm) on Bottom Layer And Track (12.83mm,82.94mm)(13.36mm,82.94mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C21-1(13.1mm,83.6mm) on Bottom Layer And Track (13.9mm,81.25mm)(13.9mm,84.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C21-2(13.1mm,82mm) on Bottom Layer And Track (12.3mm,81.25mm)(12.3mm,84.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C21-2(13.1mm,82mm) on Bottom Layer And Track (12.83mm,82.66mm)(13.36mm,82.66mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C21-2(13.1mm,82mm) on Bottom Layer And Track (13.9mm,81.25mm)(13.9mm,84.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C4-1(49.9mm,87.9mm) on Top Layer And Track (49.175mm,87.1mm)(52.25mm,87.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C4-1(49.9mm,87.9mm) on Top Layer And Track (49.175mm,88.7mm)(52.25mm,88.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C4-1(49.9mm,87.9mm) on Top Layer And Track (50.56mm,87.64mm)(50.56mm,88.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C4-2(51.5mm,87.9mm) on Top Layer And Track (49.175mm,87.1mm)(52.25mm,87.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C4-2(51.5mm,87.9mm) on Top Layer And Track (49.175mm,88.7mm)(52.25mm,88.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C4-2(51.5mm,87.9mm) on Top Layer And Track (50.84mm,87.64mm)(50.84mm,88.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C9-2(20mm,82mm) on Bottom Layer And Track (19.2mm,81.25mm)(19.2mm,84.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C9-2(20mm,82mm) on Bottom Layer And Track (19.73mm,82.66mm)(20.26mm,82.66mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C9-2(20mm,82mm) on Bottom Layer And Track (20.8mm,81.25mm)(20.8mm,84.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad IC2-1(65.33mm,12.58mm) on Multi-Layer And Text "1" (65.775mm,15.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC2-1(65.33mm,12.58mm) on Multi-Layer And Track (65.076mm,11.31mm)(65.584mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC2-1(65.33mm,12.58mm) on Multi-Layer And Track (65.076mm,8.262mm)(65.076mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad IC2-1(65.33mm,12.58mm) on Multi-Layer And Track (65.584mm,8.262mm)(65.584mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC2-10(53.9mm,7.5mm) on Multi-Layer And Track (47.042mm,8.262mm)(65.076mm,8.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC2-11(52.63mm,12.58mm) on Multi-Layer And Track (52.376mm,11.31mm)(52.884mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC2-11(52.63mm,12.58mm) on Multi-Layer And Track (52.376mm,8.262mm)(52.376mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad IC2-11(52.63mm,12.58mm) on Multi-Layer And Track (52.884mm,8.262mm)(52.884mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC2-13(50.09mm,12.58mm) on Multi-Layer And Track (49.836mm,11.31mm)(50.344mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC2-13(50.09mm,12.58mm) on Multi-Layer And Track (49.836mm,8.262mm)(49.836mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad IC2-13(50.09mm,12.58mm) on Multi-Layer And Track (50.344mm,8.262mm)(50.344mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad IC2-14(48.82mm,7.5mm) on Multi-Layer And Text "14" (49.771mm,6.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC2-14(48.82mm,7.5mm) on Multi-Layer And Track (47.042mm,8.262mm)(65.076mm,8.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad IC2-15(47.55mm,12.58mm) on Multi-Layer And Text "15" (48.373mm,15.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC2-15(47.55mm,12.58mm) on Multi-Layer And Track (47.296mm,11.31mm)(47.804mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC2-15(47.55mm,12.58mm) on Multi-Layer And Track (47.296mm,8.262mm)(47.296mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad IC2-15(47.55mm,12.58mm) on Multi-Layer And Track (47.804mm,8.262mm)(47.804mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad IC2-2(64.06mm,7.5mm) on Multi-Layer And Text "2" (64.62mm,6.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC2-2(64.06mm,7.5mm) on Multi-Layer And Track (47.042mm,8.262mm)(65.076mm,8.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC2-3(62.79mm,12.58mm) on Multi-Layer And Track (62.536mm,11.31mm)(63.044mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC2-3(62.79mm,12.58mm) on Multi-Layer And Track (62.536mm,8.262mm)(62.536mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad IC2-3(62.79mm,12.58mm) on Multi-Layer And Track (63.044mm,8.262mm)(63.044mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC2-4(61.52mm,7.5mm) on Multi-Layer And Track (47.042mm,8.262mm)(65.076mm,8.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC2-5(60.25mm,12.58mm) on Multi-Layer And Track (59.996mm,11.31mm)(60.504mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC2-5(60.25mm,12.58mm) on Multi-Layer And Track (59.996mm,8.262mm)(59.996mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad IC2-5(60.25mm,12.58mm) on Multi-Layer And Track (60.504mm,8.262mm)(60.504mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC2-6(58.98mm,7.5mm) on Multi-Layer And Track (47.042mm,8.262mm)(65.076mm,8.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC2-7(57.71mm,12.58mm) on Multi-Layer And Track (57.456mm,11.31mm)(57.964mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC2-7(57.71mm,12.58mm) on Multi-Layer And Track (57.456mm,8.262mm)(57.456mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad IC2-7(57.71mm,12.58mm) on Multi-Layer And Track (57.964mm,8.262mm)(57.964mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC2-9(55.17mm,12.58mm) on Multi-Layer And Track (54.916mm,11.31mm)(55.424mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC2-9(55.17mm,12.58mm) on Multi-Layer And Track (54.916mm,8.262mm)(54.916mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad IC2-9(55.17mm,12.58mm) on Multi-Layer And Track (55.424mm,8.262mm)(55.424mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad IC4-1(39.51mm,12.58mm) on Multi-Layer And Text "1" (39.955mm,15.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC4-1(39.51mm,12.58mm) on Multi-Layer And Track (39.256mm,11.31mm)(39.764mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC4-1(39.51mm,12.58mm) on Multi-Layer And Track (39.256mm,8.262mm)(39.256mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad IC4-1(39.51mm,12.58mm) on Multi-Layer And Track (39.764mm,8.262mm)(39.764mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC4-10(28.08mm,7.5mm) on Multi-Layer And Track (21.222mm,8.262mm)(39.256mm,8.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC4-12(25.54mm,7.5mm) on Multi-Layer And Track (21.222mm,8.262mm)(39.256mm,8.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC4-13(24.27mm,12.58mm) on Multi-Layer And Track (24.016mm,11.31mm)(24.524mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC4-13(24.27mm,12.58mm) on Multi-Layer And Track (24.016mm,8.262mm)(24.016mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad IC4-13(24.27mm,12.58mm) on Multi-Layer And Track (24.524mm,8.262mm)(24.524mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad IC4-14(23mm,7.5mm) on Multi-Layer And Text "14" (23.951mm,6.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC4-14(23mm,7.5mm) on Multi-Layer And Track (21.222mm,8.262mm)(39.256mm,8.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad IC4-2(38.24mm,7.5mm) on Multi-Layer And Text "2" (38.8mm,6.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC4-2(38.24mm,7.5mm) on Multi-Layer And Track (21.222mm,8.262mm)(39.256mm,8.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC4-3(36.97mm,12.58mm) on Multi-Layer And Track (36.716mm,11.31mm)(37.224mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC4-3(36.97mm,12.58mm) on Multi-Layer And Track (36.716mm,8.262mm)(36.716mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad IC4-3(36.97mm,12.58mm) on Multi-Layer And Track (37.224mm,8.262mm)(37.224mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC4-4(35.7mm,7.5mm) on Multi-Layer And Track (21.222mm,8.262mm)(39.256mm,8.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC4-5(34.43mm,12.58mm) on Multi-Layer And Track (34.176mm,11.31mm)(34.684mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC4-5(34.43mm,12.58mm) on Multi-Layer And Track (34.176mm,8.262mm)(34.176mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad IC4-5(34.43mm,12.58mm) on Multi-Layer And Track (34.684mm,8.262mm)(34.684mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC4-6(33.16mm,7.5mm) on Multi-Layer And Track (21.222mm,8.262mm)(39.256mm,8.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC4-7(31.89mm,12.58mm) on Multi-Layer And Track (31.636mm,11.31mm)(32.144mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC4-7(31.89mm,12.58mm) on Multi-Layer And Track (31.636mm,8.262mm)(31.636mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad IC4-7(31.89mm,12.58mm) on Multi-Layer And Track (32.144mm,8.262mm)(32.144mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC4-8(30.62mm,7.5mm) on Multi-Layer And Track (21.222mm,8.262mm)(39.256mm,8.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC4-9(29.35mm,12.58mm) on Multi-Layer And Track (29.096mm,11.31mm)(29.604mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad IC4-9(29.35mm,12.58mm) on Multi-Layer And Track (29.096mm,8.262mm)(29.096mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad IC4-9(29.35mm,12.58mm) on Multi-Layer And Track (29.604mm,8.262mm)(29.604mm,11.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-1(66.3mm,59.6mm) on Top Layer And Track (64.8mm,53.1mm)(64.8mm,66.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(76.3mm,59.6mm) on Top Layer And Track (77.8mm,53.1mm)(77.8mm,66.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R10-2(89.4mm,67.4mm) on Top Layer And Track (88.6mm,66.4mm)(88.6mm,68.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R10-2(89.4mm,67.4mm) on Top Layer And Track (88.6mm,66.4mm)(92.2mm,66.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R10-2(89.4mm,67.4mm) on Top Layer And Track (88.6mm,68.4mm)(92.2mm,68.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(89.4mm,67.4mm) on Top Layer And Track (90.125mm,67.1mm)(90.125mm,67.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(89.4mm,67.4mm) on Top Layer And Track (90.125mm,67.1mm)(90.675mm,67.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(89.4mm,67.4mm) on Top Layer And Track (90.125mm,67.675mm)(90.675mm,67.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R1-1(47.6mm,110.3mm) on Top Layer And Track (46.8mm,109.3mm)(46.8mm,111.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R1-1(47.6mm,110.3mm) on Top Layer And Track (46.8mm,109.3mm)(50.4mm,109.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R1-1(47.6mm,110.3mm) on Top Layer And Track (46.8mm,111.3mm)(50.4mm,111.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(47.6mm,110.3mm) on Top Layer And Track (48.325mm,110.025mm)(48.325mm,110.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(47.6mm,110.3mm) on Top Layer And Track (48.325mm,110.025mm)(48.875mm,110.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(47.6mm,110.3mm) on Top Layer And Track (48.325mm,110.6mm)(48.875mm,110.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R11-1(91.4mm,69.683mm) on Top Layer And Track (88.6mm,68.683mm)(92.2mm,68.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R11-1(91.4mm,69.683mm) on Top Layer And Track (88.6mm,70.683mm)(92.2mm,70.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(91.4mm,69.683mm) on Top Layer And Track (90.125mm,69.383mm)(90.675mm,69.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(91.4mm,69.683mm) on Top Layer And Track (90.125mm,69.958mm)(90.675mm,69.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(91.4mm,69.683mm) on Top Layer And Track (90.675mm,69.383mm)(90.675mm,69.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R11-1(91.4mm,69.683mm) on Top Layer And Track (92.2mm,68.683mm)(92.2mm,70.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R11-2(89.4mm,69.683mm) on Top Layer And Track (88.6mm,68.683mm)(88.6mm,70.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R11-2(89.4mm,69.683mm) on Top Layer And Track (88.6mm,68.683mm)(92.2mm,68.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R11-2(89.4mm,69.683mm) on Top Layer And Track (88.6mm,70.683mm)(92.2mm,70.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(89.4mm,69.683mm) on Top Layer And Track (90.125mm,69.383mm)(90.125mm,69.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(89.4mm,69.683mm) on Top Layer And Track (90.125mm,69.383mm)(90.675mm,69.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(89.4mm,69.683mm) on Top Layer And Track (90.125mm,69.958mm)(90.675mm,69.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R1-2(49.6mm,110.3mm) on Top Layer And Track (46.8mm,109.3mm)(50.4mm,109.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R1-2(49.6mm,110.3mm) on Top Layer And Track (46.8mm,111.3mm)(50.4mm,111.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(49.6mm,110.3mm) on Top Layer And Track (48.325mm,110.025mm)(48.875mm,110.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(49.6mm,110.3mm) on Top Layer And Track (48.325mm,110.6mm)(48.875mm,110.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(49.6mm,110.3mm) on Top Layer And Track (48.875mm,110.025mm)(48.875mm,110.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R1-2(49.6mm,110.3mm) on Top Layer And Track (50.4mm,109.3mm)(50.4mm,111.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R15-1(91.4mm,78.817mm) on Top Layer And Track (88.6mm,77.817mm)(92.2mm,77.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R15-1(91.4mm,78.817mm) on Top Layer And Track (88.6mm,79.817mm)(92.2mm,79.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(91.4mm,78.817mm) on Top Layer And Track (90.125mm,78.517mm)(90.675mm,78.517mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(91.4mm,78.817mm) on Top Layer And Track (90.125mm,79.092mm)(90.675mm,79.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(91.4mm,78.817mm) on Top Layer And Track (90.675mm,78.517mm)(90.675mm,79.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R15-1(91.4mm,78.817mm) on Top Layer And Track (92.2mm,77.817mm)(92.2mm,79.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R15-2(89.4mm,78.817mm) on Top Layer And Track (88.6mm,77.817mm)(88.6mm,79.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R15-2(89.4mm,78.817mm) on Top Layer And Track (88.6mm,77.817mm)(92.2mm,77.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R15-2(89.4mm,78.817mm) on Top Layer And Track (88.6mm,79.817mm)(92.2mm,79.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(89.4mm,78.817mm) on Top Layer And Track (90.125mm,78.517mm)(90.125mm,79.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(89.4mm,78.817mm) on Top Layer And Track (90.125mm,78.517mm)(90.675mm,78.517mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(89.4mm,78.817mm) on Top Layer And Track (90.125mm,79.092mm)(90.675mm,79.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R17-1(91.4mm,81.1mm) on Top Layer And Track (88.6mm,80.1mm)(92.2mm,80.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R17-1(91.4mm,81.1mm) on Top Layer And Track (88.6mm,82.1mm)(92.2mm,82.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(91.4mm,81.1mm) on Top Layer And Track (90.125mm,80.8mm)(90.675mm,80.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(91.4mm,81.1mm) on Top Layer And Track (90.125mm,81.375mm)(90.675mm,81.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(91.4mm,81.1mm) on Top Layer And Track (90.675mm,80.8mm)(90.675mm,81.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R17-1(91.4mm,81.1mm) on Top Layer And Track (92.2mm,80.1mm)(92.2mm,82.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R19-1(27.9mm,85.6mm) on Bottom Layer And Track (25.1mm,84.6mm)(28.7mm,84.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R19-1(27.9mm,85.6mm) on Bottom Layer And Track (25.1mm,86.6mm)(28.7mm,86.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(27.9mm,85.6mm) on Bottom Layer And Track (26.625mm,85.325mm)(27.175mm,85.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(27.9mm,85.6mm) on Bottom Layer And Track (26.625mm,85.9mm)(27.175mm,85.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(27.9mm,85.6mm) on Bottom Layer And Track (27.175mm,85.325mm)(27.175mm,85.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R19-1(27.9mm,85.6mm) on Bottom Layer And Track (28.7mm,84.6mm)(28.7mm,86.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R20-2(28.4mm,107.6mm) on Top Layer And Track (25.6mm,106.6mm)(29.2mm,106.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R20-2(28.4mm,107.6mm) on Top Layer And Track (25.6mm,108.6mm)(29.2mm,108.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(28.4mm,107.6mm) on Top Layer And Track (27.125mm,107.325mm)(27.675mm,107.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(28.4mm,107.6mm) on Top Layer And Track (27.125mm,107.9mm)(27.675mm,107.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(28.4mm,107.6mm) on Top Layer And Track (27.675mm,107.325mm)(27.675mm,107.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R20-2(28.4mm,107.6mm) on Top Layer And Track (29.2mm,106.6mm)(29.2mm,108.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R2-1(44.2mm,106.7mm) on Bottom Layer And Track (43.4mm,105.7mm)(43.4mm,107.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R2-1(44.2mm,106.7mm) on Bottom Layer And Track (43.4mm,105.7mm)(47mm,105.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R2-1(44.2mm,106.7mm) on Bottom Layer And Track (43.4mm,107.7mm)(47mm,107.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(44.2mm,106.7mm) on Bottom Layer And Track (44.925mm,106.4mm)(44.925mm,106.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(44.2mm,106.7mm) on Bottom Layer And Track (44.925mm,106.4mm)(45.475mm,106.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(44.2mm,106.7mm) on Bottom Layer And Track (44.925mm,106.975mm)(45.475mm,106.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R21-1(26.4mm,105.3mm) on Top Layer And Track (25.6mm,104.3mm)(25.6mm,106.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R21-1(26.4mm,105.3mm) on Top Layer And Track (25.6mm,104.3mm)(29.2mm,104.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R21-1(26.4mm,105.3mm) on Top Layer And Track (25.6mm,106.3mm)(29.2mm,106.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(26.4mm,105.3mm) on Top Layer And Track (27.125mm,105.025mm)(27.125mm,105.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(26.4mm,105.3mm) on Top Layer And Track (27.125mm,105.025mm)(27.675mm,105.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(26.4mm,105.3mm) on Top Layer And Track (27.125mm,105.6mm)(27.675mm,105.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R21-2(28.4mm,105.3mm) on Top Layer And Track (25.6mm,104.3mm)(29.2mm,104.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R21-2(28.4mm,105.3mm) on Top Layer And Track (25.6mm,106.3mm)(29.2mm,106.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(28.4mm,105.3mm) on Top Layer And Track (27.125mm,105.025mm)(27.675mm,105.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(28.4mm,105.3mm) on Top Layer And Track (27.125mm,105.6mm)(27.675mm,105.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(28.4mm,105.3mm) on Top Layer And Track (27.675mm,105.025mm)(27.675mm,105.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R21-2(28.4mm,105.3mm) on Top Layer And Track (29.2mm,104.3mm)(29.2mm,106.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R22-1(30.1mm,93.7mm) on Bottom Layer And Track (29.3mm,92.7mm)(29.3mm,94.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R22-1(30.1mm,93.7mm) on Bottom Layer And Track (29.3mm,92.7mm)(32.9mm,92.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R22-1(30.1mm,93.7mm) on Bottom Layer And Track (29.3mm,94.7mm)(32.9mm,94.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(30.1mm,93.7mm) on Bottom Layer And Track (30.825mm,93.4mm)(30.825mm,93.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(30.1mm,93.7mm) on Bottom Layer And Track (30.825mm,93.4mm)(31.375mm,93.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(30.1mm,93.7mm) on Bottom Layer And Track (30.825mm,93.975mm)(31.375mm,93.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R35-1(32.1mm,93.7mm) on Top Layer And Track (29.3mm,92.7mm)(32.9mm,92.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R35-1(32.1mm,93.7mm) on Top Layer And Track (29.3mm,94.7mm)(32.9mm,94.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R35-1(32.1mm,93.7mm) on Top Layer And Track (30.825mm,93.4mm)(31.375mm,93.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R35-1(32.1mm,93.7mm) on Top Layer And Track (30.825mm,93.975mm)(31.375mm,93.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R35-1(32.1mm,93.7mm) on Top Layer And Track (31.375mm,93.4mm)(31.375mm,93.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R35-1(32.1mm,93.7mm) on Top Layer And Track (32.9mm,92.7mm)(32.9mm,94.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R35-2(30.1mm,93.7mm) on Top Layer And Track (29.3mm,92.7mm)(29.3mm,94.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R35-2(30.1mm,93.7mm) on Top Layer And Track (29.3mm,92.7mm)(32.9mm,92.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R35-2(30.1mm,93.7mm) on Top Layer And Track (29.3mm,94.7mm)(32.9mm,94.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R35-2(30.1mm,93.7mm) on Top Layer And Track (30.825mm,93.4mm)(30.825mm,93.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R35-2(30.1mm,93.7mm) on Top Layer And Track (30.825mm,93.4mm)(31.375mm,93.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R35-2(30.1mm,93.7mm) on Top Layer And Track (30.825mm,93.975mm)(31.375mm,93.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R36-2(30.1mm,91.2mm) on Top Layer And Track (29.3mm,90.2mm)(29.3mm,92.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R36-2(30.1mm,91.2mm) on Top Layer And Track (29.3mm,90.2mm)(32.9mm,90.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R36-2(30.1mm,91.2mm) on Top Layer And Track (29.3mm,92.2mm)(32.9mm,92.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R36-2(30.1mm,91.2mm) on Top Layer And Track (30.825mm,90.9mm)(30.825mm,91.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R36-2(30.1mm,91.2mm) on Top Layer And Track (30.825mm,90.9mm)(31.375mm,90.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R36-2(30.1mm,91.2mm) on Top Layer And Track (30.825mm,91.475mm)(31.375mm,91.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R37-1(35mm,30.7mm) on Top Layer And Track (34.2mm,29.7mm)(34.2mm,31.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R37-1(35mm,30.7mm) on Top Layer And Track (34.2mm,29.7mm)(37.8mm,29.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R37-1(35mm,30.7mm) on Top Layer And Track (34.2mm,31.7mm)(37.8mm,31.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R37-1(35mm,30.7mm) on Top Layer And Track (35.725mm,30.425mm)(35.725mm,31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R37-1(35mm,30.7mm) on Top Layer And Track (35.725mm,30.425mm)(36.275mm,30.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R37-1(35mm,30.7mm) on Top Layer And Track (35.725mm,31mm)(36.275mm,31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R37-2(37mm,30.7mm) on Top Layer And Track (34.2mm,29.7mm)(37.8mm,29.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R37-2(37mm,30.7mm) on Top Layer And Track (34.2mm,31.7mm)(37.8mm,31.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R37-2(37mm,30.7mm) on Top Layer And Track (35.725mm,30.425mm)(36.275mm,30.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R37-2(37mm,30.7mm) on Top Layer And Track (35.725mm,31mm)(36.275mm,31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R37-2(37mm,30.7mm) on Top Layer And Track (36.275mm,30.425mm)(36.275mm,31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R37-2(37mm,30.7mm) on Top Layer And Track (37.8mm,29.7mm)(37.8mm,31.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R38-1(13.4mm,102.2mm) on Top Layer And Track (10.6mm,101.2mm)(14.2mm,101.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R38-1(13.4mm,102.2mm) on Top Layer And Track (10.6mm,103.2mm)(14.2mm,103.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R38-1(13.4mm,102.2mm) on Top Layer And Track (12.125mm,101.9mm)(12.675mm,101.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R38-1(13.4mm,102.2mm) on Top Layer And Track (12.125mm,102.475mm)(12.675mm,102.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R38-1(13.4mm,102.2mm) on Top Layer And Track (12.675mm,101.9mm)(12.675mm,102.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R38-1(13.4mm,102.2mm) on Top Layer And Track (14.2mm,101.2mm)(14.2mm,103.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R38-2(11.4mm,102.2mm) on Top Layer And Track (10.6mm,101.2mm)(10.6mm,103.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R38-2(11.4mm,102.2mm) on Top Layer And Track (10.6mm,101.2mm)(14.2mm,101.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R38-2(11.4mm,102.2mm) on Top Layer And Track (10.6mm,103.2mm)(14.2mm,103.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R38-2(11.4mm,102.2mm) on Top Layer And Track (12.125mm,101.9mm)(12.125mm,102.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R38-2(11.4mm,102.2mm) on Top Layer And Track (12.125mm,101.9mm)(12.675mm,101.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R38-2(11.4mm,102.2mm) on Top Layer And Track (12.125mm,102.475mm)(12.675mm,102.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R39-1(13.4mm,99.9mm) on Top Layer And Track (10.6mm,100.9mm)(14.2mm,100.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R39-1(13.4mm,99.9mm) on Top Layer And Track (10.6mm,98.9mm)(14.2mm,98.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R39-1(13.4mm,99.9mm) on Top Layer And Track (12.125mm,100.175mm)(12.675mm,100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R39-1(13.4mm,99.9mm) on Top Layer And Track (12.125mm,99.6mm)(12.675mm,99.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R39-1(13.4mm,99.9mm) on Top Layer And Track (12.675mm,99.6mm)(12.675mm,100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R39-1(13.4mm,99.9mm) on Top Layer And Track (14.2mm,98.9mm)(14.2mm,100.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R40-1(9.3mm,97.7mm) on Top Layer And Track (10.3mm,94.9mm)(10.3mm,98.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R40-1(9.3mm,97.7mm) on Top Layer And Track (8.3mm,94.9mm)(8.3mm,98.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R40-1(9.3mm,97.7mm) on Top Layer And Track (8.3mm,98.5mm)(10.3mm,98.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R40-1(9.3mm,97.7mm) on Top Layer And Track (9.025mm,96.425mm)(9.025mm,96.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R40-1(9.3mm,97.7mm) on Top Layer And Track (9.025mm,96.975mm)(9.6mm,96.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R40-1(9.3mm,97.7mm) on Top Layer And Track (9.6mm,96.425mm)(9.6mm,96.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R40-2(9.3mm,95.7mm) on Top Layer And Track (10.3mm,94.9mm)(10.3mm,98.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R40-2(9.3mm,95.7mm) on Top Layer And Track (8.3mm,94.9mm)(10.3mm,94.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R40-2(9.3mm,95.7mm) on Top Layer And Track (8.3mm,94.9mm)(8.3mm,98.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R40-2(9.3mm,95.7mm) on Top Layer And Track (9.025mm,96.425mm)(9.025mm,96.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R40-2(9.3mm,95.7mm) on Top Layer And Track (9.025mm,96.425mm)(9.6mm,96.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R40-2(9.3mm,95.7mm) on Top Layer And Track (9.6mm,96.425mm)(9.6mm,96.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R4-2(46.2mm,104.3mm) on Bottom Layer And Track (43.4mm,103.3mm)(47mm,103.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R4-2(46.2mm,104.3mm) on Bottom Layer And Track (43.4mm,105.3mm)(47mm,105.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(46.2mm,104.3mm) on Bottom Layer And Track (44.925mm,104.575mm)(45.475mm,104.575mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(46.2mm,104.3mm) on Bottom Layer And Track (44.925mm,104mm)(45.475mm,104mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(46.2mm,104.3mm) on Bottom Layer And Track (45.475mm,104mm)(45.475mm,104.575mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R4-2(46.2mm,104.3mm) on Bottom Layer And Track (47mm,103.3mm)(47mm,105.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R42-2(22.4mm,20.7mm) on Top Layer And Track (21.6mm,19.7mm)(21.6mm,21.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R42-2(22.4mm,20.7mm) on Top Layer And Track (21.6mm,19.7mm)(25.2mm,19.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R42-2(22.4mm,20.7mm) on Top Layer And Track (21.6mm,21.7mm)(25.2mm,21.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R42-2(22.4mm,20.7mm) on Top Layer And Track (23.125mm,20.4mm)(23.125mm,20.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R42-2(22.4mm,20.7mm) on Top Layer And Track (23.125mm,20.4mm)(23.675mm,20.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R42-2(22.4mm,20.7mm) on Top Layer And Track (23.125mm,20.975mm)(23.675mm,20.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R53-2(44.6mm,54.1mm) on Top Layer And Track (43.6mm,53.3mm)(43.6mm,56.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R53-2(44.6mm,54.1mm) on Top Layer And Track (43.6mm,53.3mm)(45.6mm,53.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R53-2(44.6mm,54.1mm) on Top Layer And Track (44.325mm,54.825mm)(44.325mm,55.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R53-2(44.6mm,54.1mm) on Top Layer And Track (44.325mm,54.825mm)(44.9mm,54.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R53-2(44.6mm,54.1mm) on Top Layer And Track (44.9mm,54.825mm)(44.9mm,55.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R53-2(44.6mm,54.1mm) on Top Layer And Track (45.6mm,53.3mm)(45.6mm,56.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R54-1(20.8mm,57mm) on Top Layer And Track (19.8mm,54.2mm)(19.8mm,57.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R54-1(20.8mm,57mm) on Top Layer And Track (19.8mm,57.8mm)(21.8mm,57.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R54-1(20.8mm,57mm) on Top Layer And Track (20.525mm,55.725mm)(20.525mm,56.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R54-1(20.8mm,57mm) on Top Layer And Track (20.525mm,56.275mm)(21.1mm,56.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R54-1(20.8mm,57mm) on Top Layer And Track (21.1mm,55.725mm)(21.1mm,56.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R54-1(20.8mm,57mm) on Top Layer And Track (21.8mm,54.2mm)(21.8mm,57.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R55-1(44.1mm,66.3mm) on Top Layer And Track (43.3mm,65.3mm)(43.3mm,67.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R55-1(44.1mm,66.3mm) on Top Layer And Track (43.3mm,65.3mm)(46.9mm,65.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R55-1(44.1mm,66.3mm) on Top Layer And Track (43.3mm,67.3mm)(46.9mm,67.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R55-1(44.1mm,66.3mm) on Top Layer And Track (44.825mm,66.025mm)(44.825mm,66.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R55-1(44.1mm,66.3mm) on Top Layer And Track (44.825mm,66.025mm)(45.375mm,66.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R55-1(44.1mm,66.3mm) on Top Layer And Track (44.825mm,66.6mm)(45.375mm,66.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R56-1(46.1mm,64mm) on Top Layer And Track (43.3mm,63mm)(46.9mm,63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R56-1(46.1mm,64mm) on Top Layer And Track (43.3mm,65mm)(46.9mm,65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R56-1(46.1mm,64mm) on Top Layer And Track (44.825mm,63.7mm)(45.375mm,63.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R56-1(46.1mm,64mm) on Top Layer And Track (44.825mm,64.275mm)(45.375mm,64.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R56-1(46.1mm,64mm) on Top Layer And Track (45.375mm,63.7mm)(45.375mm,64.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R56-1(46.1mm,64mm) on Top Layer And Track (46.9mm,63mm)(46.9mm,65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R56-2(44.1mm,64mm) on Top Layer And Track (43.3mm,63mm)(43.3mm,65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R56-2(44.1mm,64mm) on Top Layer And Track (43.3mm,63mm)(46.9mm,63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R56-2(44.1mm,64mm) on Top Layer And Track (43.3mm,65mm)(46.9mm,65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R56-2(44.1mm,64mm) on Top Layer And Track (44.825mm,63.7mm)(44.825mm,64.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R56-2(44.1mm,64mm) on Top Layer And Track (44.825mm,63.7mm)(45.375mm,63.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R56-2(44.1mm,64mm) on Top Layer And Track (44.825mm,64.275mm)(45.375mm,64.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R59-1(41.6mm,62.4mm) on Top Layer And Track (38.8mm,61.4mm)(42.4mm,61.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R59-1(41.6mm,62.4mm) on Top Layer And Track (38.8mm,63.4mm)(42.4mm,63.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R59-1(41.6mm,62.4mm) on Top Layer And Track (40.325mm,62.1mm)(40.875mm,62.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R59-1(41.6mm,62.4mm) on Top Layer And Track (40.325mm,62.675mm)(40.875mm,62.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R59-1(41.6mm,62.4mm) on Top Layer And Track (40.875mm,62.1mm)(40.875mm,62.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R59-1(41.6mm,62.4mm) on Top Layer And Track (42.4mm,61.4mm)(42.4mm,63.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R59-2(39.6mm,62.4mm) on Top Layer And Track (38.8mm,61.4mm)(38.8mm,63.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R59-2(39.6mm,62.4mm) on Top Layer And Track (38.8mm,61.4mm)(42.4mm,61.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R59-2(39.6mm,62.4mm) on Top Layer And Track (38.8mm,63.4mm)(42.4mm,63.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R59-2(39.6mm,62.4mm) on Top Layer And Track (40.325mm,62.1mm)(40.325mm,62.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R59-2(39.6mm,62.4mm) on Top Layer And Track (40.325mm,62.1mm)(40.875mm,62.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R59-2(39.6mm,62.4mm) on Top Layer And Track (40.325mm,62.675mm)(40.875mm,62.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R60-2(24.9mm,65.5mm) on Top Layer And Track (24.1mm,64.5mm)(24.1mm,66.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R60-2(24.9mm,65.5mm) on Top Layer And Track (24.1mm,64.5mm)(27.7mm,64.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R60-2(24.9mm,65.5mm) on Top Layer And Track (24.1mm,66.5mm)(27.7mm,66.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R60-2(24.9mm,65.5mm) on Top Layer And Track (25.625mm,65.2mm)(25.625mm,65.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R60-2(24.9mm,65.5mm) on Top Layer And Track (25.625mm,65.2mm)(26.175mm,65.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R60-2(24.9mm,65.5mm) on Top Layer And Track (25.625mm,65.775mm)(26.175mm,65.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R62-1(26.9mm,61.1mm) on Top Layer And Track (24.1mm,60.1mm)(27.7mm,60.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R62-1(26.9mm,61.1mm) on Top Layer And Track (24.1mm,62.1mm)(27.7mm,62.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R62-1(26.9mm,61.1mm) on Top Layer And Track (25.625mm,60.8mm)(26.175mm,60.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R62-1(26.9mm,61.1mm) on Top Layer And Track (25.625mm,61.375mm)(26.175mm,61.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R62-1(26.9mm,61.1mm) on Top Layer And Track (26.175mm,60.8mm)(26.175mm,61.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R62-1(26.9mm,61.1mm) on Top Layer And Track (27.7mm,60.1mm)(27.7mm,62.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R62-2(24.9mm,61.1mm) on Top Layer And Track (24.1mm,60.1mm)(24.1mm,62.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R62-2(24.9mm,61.1mm) on Top Layer And Track (24.1mm,60.1mm)(27.7mm,60.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R62-2(24.9mm,61.1mm) on Top Layer And Track (24.1mm,62.1mm)(27.7mm,62.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R62-2(24.9mm,61.1mm) on Top Layer And Track (25.625mm,60.8mm)(25.625mm,61.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R62-2(24.9mm,61.1mm) on Top Layer And Track (25.625mm,60.8mm)(26.175mm,60.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R62-2(24.9mm,61.1mm) on Top Layer And Track (25.625mm,61.375mm)(26.175mm,61.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R63-2(26.9mm,58.9mm) on Top Layer And Track (24.1mm,57.9mm)(27.7mm,57.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R63-2(26.9mm,58.9mm) on Top Layer And Track (24.1mm,59.9mm)(27.7mm,59.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R63-2(26.9mm,58.9mm) on Top Layer And Track (25.625mm,58.625mm)(26.175mm,58.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R63-2(26.9mm,58.9mm) on Top Layer And Track (25.625mm,59.2mm)(26.175mm,59.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R63-2(26.9mm,58.9mm) on Top Layer And Track (26.175mm,58.625mm)(26.175mm,59.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R63-2(26.9mm,58.9mm) on Top Layer And Track (27.7mm,57.9mm)(27.7mm,59.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R64-1(22.6mm,62.3mm) on Top Layer And Track (19.8mm,61.3mm)(23.4mm,61.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R64-1(22.6mm,62.3mm) on Top Layer And Track (19.8mm,63.3mm)(23.4mm,63.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R64-1(22.6mm,62.3mm) on Top Layer And Track (21.325mm,62.575mm)(21.875mm,62.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R64-1(22.6mm,62.3mm) on Top Layer And Track (21.325mm,62mm)(21.875mm,62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R64-1(22.6mm,62.3mm) on Top Layer And Track (21.875mm,62mm)(21.875mm,62.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R64-1(22.6mm,62.3mm) on Top Layer And Track (23.4mm,61.3mm)(23.4mm,63.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R64-2(20.6mm,62.3mm) on Top Layer And Track (19.8mm,61.3mm)(19.8mm,63.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R64-2(20.6mm,62.3mm) on Top Layer And Track (19.8mm,61.3mm)(23.4mm,61.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R64-2(20.6mm,62.3mm) on Top Layer And Track (19.8mm,63.3mm)(23.4mm,63.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R64-2(20.6mm,62.3mm) on Top Layer And Track (21.325mm,62.575mm)(21.875mm,62.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R64-2(20.6mm,62.3mm) on Top Layer And Track (21.325mm,62mm)(21.325mm,62.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R64-2(20.6mm,62.3mm) on Top Layer And Track (21.325mm,62mm)(21.875mm,62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R7-1(49mm,83.8mm) on Top Layer And Track (48.2mm,82.8mm)(48.2mm,84.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R7-1(49mm,83.8mm) on Top Layer And Track (48.2mm,82.8mm)(51.8mm,82.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R7-1(49mm,83.8mm) on Top Layer And Track (48.2mm,84.8mm)(51.8mm,84.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(49mm,83.8mm) on Top Layer And Track (49.725mm,83.525mm)(49.725mm,84.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(49mm,83.8mm) on Top Layer And Track (49.725mm,83.525mm)(50.275mm,83.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(49mm,83.8mm) on Top Layer And Track (49.725mm,84.1mm)(50.275mm,84.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R8-1(51.9mm,83.8mm) on Bottom Layer And Track (49.1mm,82.8mm)(52.7mm,82.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R8-1(51.9mm,83.8mm) on Bottom Layer And Track (49.1mm,84.8mm)(52.7mm,84.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(51.9mm,83.8mm) on Bottom Layer And Track (50.625mm,83.525mm)(51.175mm,83.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(51.9mm,83.8mm) on Bottom Layer And Track (50.625mm,84.1mm)(51.175mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(51.9mm,83.8mm) on Bottom Layer And Track (51.175mm,83.525mm)(51.175mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R8-1(51.9mm,83.8mm) on Bottom Layer And Track (52.7mm,82.8mm)(52.7mm,84.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R8-2(49.9mm,83.8mm) on Bottom Layer And Track (49.1mm,82.8mm)(49.1mm,84.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R8-2(49.9mm,83.8mm) on Bottom Layer And Track (49.1mm,82.8mm)(52.7mm,82.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R8-2(49.9mm,83.8mm) on Bottom Layer And Track (49.1mm,84.8mm)(52.7mm,84.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(49.9mm,83.8mm) on Bottom Layer And Track (50.625mm,83.525mm)(50.625mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(49.9mm,83.8mm) on Bottom Layer And Track (50.625mm,83.525mm)(51.175mm,83.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(49.9mm,83.8mm) on Bottom Layer And Track (50.625mm,84.1mm)(51.175mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad SW1-2(35.6mm,65.2mm) on Top Layer And Track (34.8mm,62.8mm)(34.8mm,64.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad SW1-2(35.6mm,65.2mm) on Top Layer And Track (36.4mm,62.8mm)(36.4mm,64.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad U13-4(20.65mm,64.09mm) on Top Layer And Track (19.8mm,63.3mm)(23.4mm,63.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad U13-5(22.55mm,64.09mm) on Top Layer And Track (19.8mm,63.3mm)(23.4mm,63.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U4-1(20.25mm,87.27mm) on Top Layer And Track (20.705mm,86.6mm)(21.5mm,86.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U4-16(12.75mm,87.27mm) on Top Layer And Track (11.5mm,86.6mm)(12.295mm,86.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U4-17(10.83mm,85.35mm) on Top Layer And Track (11.5mm,85.805mm)(11.5mm,86.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U4-33(12.75mm,75.93mm) on Top Layer And Track (11.5mm,76.6mm)(12.295mm,76.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad U4-48(20.25mm,75.93mm) on Top Layer And Track (20.705mm,76.6mm)(21.5mm,76.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad U4-49(22.17mm,77.85mm) on Top Layer And Track (21.5mm,76.6mm)(21.5mm,77.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad VD1-3(12.307mm,95.499mm) on Top Layer And Track (10.807mm,95.924mm)(11.607mm,95.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad VD1-3(12.307mm,95.499mm) on Top Layer And Track (13.007mm,95.924mm)(13.807mm,95.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
Rule Violations :368

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01