Analysis & Synthesis report for BuildingController
Sat Apr 28 18:47:09 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Apr 28 18:47:09 2018           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; BuildingController                          ;
; Top-level Entity Name              ; BuildingController                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; BuildingController ; BuildingController ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Apr 28 18:46:55 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BuildingController -c BuildingController
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (12090): Entity "Mux" obtained from "BuildingController.vhd" instead of from Quartus Prime megafunction library File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 388
Info (12021): Found 28 design units, including 14 entities, in source file buildingcontroller.vhd
    Info (12022): Found design unit 1: BuildingController-a File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 12
    Info (12022): Found design unit 2: BuildingHardware-b File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 81
    Info (12022): Found design unit 3: ls74-c File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 241
    Info (12022): Found design unit 4: SIPO_A_shift-d File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 281
    Info (12022): Found design unit 5: counter-e File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 315
    Info (12022): Found design unit 6: asynch_counter-e File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 351
    Info (12022): Found design unit 7: Mux-f File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 394
    Info (12022): Found design unit 8: Comparator-g File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 432
    Info (12022): Found design unit 9: PISO_shift-h File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 462
    Info (12022): Found design unit 10: decoder_2to4-Behavioral File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 513
    Info (12022): Found design unit 11: mux2_4bit-Behavioral File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 534
    Info (12022): Found design unit 12: mux4_4bit-Behavioral File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 552
    Info (12022): Found design unit 13: reg4-Behavioral File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 572
    Info (12022): Found design unit 14: register_file-Behavioral File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 604
    Info (12023): Found entity 1: BuildingController File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 4
    Info (12023): Found entity 2: BuildingHardware File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 72
    Info (12023): Found entity 3: ls74 File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 234
    Info (12023): Found entity 4: SIPO_A_shift File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 275
    Info (12023): Found entity 5: counter File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 310
    Info (12023): Found entity 6: asynch_counter File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 345
    Info (12023): Found entity 7: Mux File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 388
    Info (12023): Found entity 8: Comparator File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 427
    Info (12023): Found entity 9: PISO_shift File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 456
    Info (12023): Found entity 10: decoder_2to4 File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 503
    Info (12023): Found entity 11: mux2_4bit File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 527
    Info (12023): Found entity 12: mux4_4bit File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 546
    Info (12023): Found entity 13: reg4 File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 566
    Info (12023): Found entity 14: register_file File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 588
Error (10777): VHDL error at BuildingController.vhd(34): expected an architecture identifier in index File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 34
Error (10346): VHDL error at BuildingController.vhd(34): formal port or parameter "Rx1" must have actual or default value File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 34
Error (10784): HDL error at BuildingController.vhd(20): see declaration for object "Rx1" File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 20
Error (10346): VHDL error at BuildingController.vhd(34): formal port or parameter "Rx2" must have actual or default value File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 34
Error (10784): HDL error at BuildingController.vhd(20): see declaration for object "Rx2" File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 20
Error (10346): VHDL error at BuildingController.vhd(34): formal port or parameter "clk_in" must have actual or default value File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 34
Error (10784): HDL error at BuildingController.vhd(20): see declaration for object "clk_in" File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 20
Error (10346): VHDL error at BuildingController.vhd(34): formal port or parameter "Building_ID" must have actual or default value File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 34
Error (10784): HDL error at BuildingController.vhd(21): see declaration for object "Building_ID" File: C:/Users/IgnelziAM1/Desktop/BuildingController/BuildingController.vhd Line: 21
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 2 warnings
    Error: Peak virtual memory: 706 megabytes
    Error: Processing ended: Sat Apr 28 18:47:10 2018
    Error: Elapsed time: 00:00:15
    Error: Total CPU time (on all processors): 00:00:33


