#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov  8 08:39:35 2023
# Process ID: 5607
# Current directory: /home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1
# Command line: vivado
# Log file: /home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/vivado.log
# Journal file: /home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2496.000 MHz, CPU Physical cores: 6, Host memory: 10424 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.srcs/utils_1/imports/synth_1/user_proj_example.dcp with file /home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.runs/synth_1/user_proj_example.dcp
launch_runs synth_1 -jobs 5
[Wed Nov  8 08:51:07 2023] Launched synth_1...
Run output will be captured here: /home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7717.234 ; gain = 0.000 ; free physical = 2152 ; free virtual = 5099
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7757.254 ; gain = 0.000 ; free physical = 1980 ; free virtual = 4943
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7789.266 ; gain = 72.031 ; free physical = 2546 ; free virtual = 5516
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.srcs/utils_1/imports/synth_1/user_proj_example.dcp with file /home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.runs/synth_1/user_proj_example.dcp
launch_runs synth_1 -jobs 5
[Wed Nov  8 08:56:30 2023] Launched synth_1...
Run output will be captured here: /home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8200.781 ; gain = 0.000 ; free physical = 2533 ; free virtual = 5282
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8200.781 ; gain = 0.000 ; free physical = 2462 ; free virtual = 5211
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1(1) -file /home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/timing_report.log
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
copy_run -name synth_1_copy_1 [get_runs synth_1] 
synth_1_copy_1
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AreaOptimized_high [get_runs synth_1]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.srcs/utils_1/imports/synth_1/user_proj_example.dcp with file /home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.runs/synth_1/user_proj_example.dcp
launch_runs synth_1 -jobs 5
[Wed Nov  8 10:10:35 2023] Launched synth_1...
Run output will be captured here: /home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.runs/synth_1/runme.log
close_design
copy_run -name synth_1_copy_2 [get_runs synth_1] 
synth_1_copy_2
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE Default [get_runs synth_1]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.srcs/utils_1/imports/synth_1/user_proj_example.dcp with file /home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.runs/synth_1/user_proj_example.dcp
launch_runs synth_1 -jobs 5
[Wed Nov  8 10:11:48 2023] Launched synth_1...
Run output will be captured here: /home/ubuntu/Downloads/SoC/course-lab_4.0-2022.1/lab-exmem_fir/vivado_4-1/project_1/project_1.runs/synth_1/runme.log
