{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665051281503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665051281513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 06 15:44:41 2022 " "Processing started: Thu Oct 06 15:44:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665051281513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051281513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off StringDet -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off StringDet -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051281513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665051282045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665051282045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290177 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290191 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290205 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290217 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290230 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290230 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290230 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290230 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290230 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290230 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290230 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290230 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stringdet.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file stringdet.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 word_detection-bhv " "Found design unit 1: word_detection-bhv" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290242 ""} { "Info" "ISGN_ENTITY_NAME" "1 word_detection " "Found entity 1: word_detection" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290254 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mydff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mydff-eq " "Found design unit 1: mydff-eq" {  } { { "mydff.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/mydff.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290266 ""} { "Info" "ISGN_ENTITY_NAME" "1 mydff " "Found entity 1: mydff" {  } { { "mydff.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/mydff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_struct-struct " "Found design unit 1: fsm_struct-struct" {  } { { "fsm_struct.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/fsm_struct.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290279 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_struct " "Found entity 1: fsm_struct" {  } { { "fsm_struct.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/fsm_struct.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_behav.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_behav-behav " "Found design unit 1: fsm_behav-behav" {  } { { "fsm_behav.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/fsm_behav.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290292 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_behav " "Found entity 1: fsm_behav" {  } { { "fsm_behav.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/fsm_behav.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051290292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665051290334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e1dr TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"e1dr\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665051290334 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e2dr TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"e2dr\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665051290334 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tms TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"tms\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665051290334 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jsir TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"jsir\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665051290335 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(80) " "VHDL Process Statement warning at TopLevel.vhdl(80): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665051290335 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665051290335 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665051290335 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665051290335 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TopLevel.vhdl(90) " "Verilog HDL or VHDL warning at TopLevel.vhdl(90): conditional expression evaluates to a constant" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 90 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1665051290335 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665051290335 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665051290335 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665051290336 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TopLevel.vhdl(98) " "Verilog HDL or VHDL warning at TopLevel.vhdl(98): conditional expression evaluates to a constant" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1665051290336 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665051290336 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665051290336 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665051290336 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cdr TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"cdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665051290336 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665051290336 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665051290337 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v_jtag v_jtag:u0 " "Elaborating entity \"v_jtag\" for hierarchy \"v_jtag:u0\"" {  } { { "TopLevel.vhdl" "u0" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665051290366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "v_jtag/synthesis/v_jtag.vhd" "virtual_jtag_0" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665051290462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665051290489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Instantiated megafunction \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665051290490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665051290490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 1 " "Parameter \"sld_ir_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665051290490 ""}  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665051290490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665051290526 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "v_jtag/synthesis/v_jtag.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665051290550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665051290553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "v_jtag/synthesis/v_jtag.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665051290578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665051290675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665051290826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT DUT:dut_instance " "Elaborating entity \"DUT\" for hierarchy \"DUT:dut_instance\"" {  } { { "TopLevel.vhdl" "dut_instance" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/TopLevel.vhdl" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665051290881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "word_detection DUT:dut_instance\|word_detection:add_instance " "Elaborating entity \"word_detection\" for hierarchy \"DUT:dut_instance\|word_detection:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/DUT.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665051290910 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next1 StringDet.vhdl(37) " "VHDL Process Statement warning at StringDet.vhdl(37): inferring latch(es) for signal or variable \"y_next1\", which holds its previous value in one or more paths through the process" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665051290910 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next2 StringDet.vhdl(37) " "VHDL Process Statement warning at StringDet.vhdl(37): inferring latch(es) for signal or variable \"y_next2\", which holds its previous value in one or more paths through the process" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665051290911 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next3 StringDet.vhdl(37) " "VHDL Process Statement warning at StringDet.vhdl(37): inferring latch(es) for signal or variable \"y_next3\", which holds its previous value in one or more paths through the process" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665051290911 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outp1 StringDet.vhdl(121) " "VHDL Process Statement warning at StringDet.vhdl(121): inferring latch(es) for signal or variable \"outp1\", which holds its previous value in one or more paths through the process" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665051290911 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outp2 StringDet.vhdl(121) " "VHDL Process Statement warning at StringDet.vhdl(121): inferring latch(es) for signal or variable \"outp2\", which holds its previous value in one or more paths through the process" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665051290911 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outp3 StringDet.vhdl(121) " "VHDL Process Statement warning at StringDet.vhdl(121): inferring latch(es) for signal or variable \"outp3\", which holds its previous value in one or more paths through the process" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665051290911 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp3 StringDet.vhdl(121) " "Inferred latch for \"outp3\" at StringDet.vhdl(121)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290912 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp2 StringDet.vhdl(121) " "Inferred latch for \"outp2\" at StringDet.vhdl(121)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290912 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp1 StringDet.vhdl(121) " "Inferred latch for \"outp1\" at StringDet.vhdl(121)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290912 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next3.s34 StringDet.vhdl(37) " "Inferred latch for \"y_next3.s34\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290912 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next3.s33 StringDet.vhdl(37) " "Inferred latch for \"y_next3.s33\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290913 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next3.s32 StringDet.vhdl(37) " "Inferred latch for \"y_next3.s32\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290913 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next3.s31 StringDet.vhdl(37) " "Inferred latch for \"y_next3.s31\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290913 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next3.rst3 StringDet.vhdl(37) " "Inferred latch for \"y_next3.rst3\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290913 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next3.s22 StringDet.vhdl(37) " "Inferred latch for \"y_next3.s22\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290913 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next3.s21 StringDet.vhdl(37) " "Inferred latch for \"y_next3.s21\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290913 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next3.rst2 StringDet.vhdl(37) " "Inferred latch for \"y_next3.rst2\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290913 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next3.s12 StringDet.vhdl(37) " "Inferred latch for \"y_next3.s12\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290913 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next3.s11 StringDet.vhdl(37) " "Inferred latch for \"y_next3.s11\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290913 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next3.rst1 StringDet.vhdl(37) " "Inferred latch for \"y_next3.rst1\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290913 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next2.s34 StringDet.vhdl(37) " "Inferred latch for \"y_next2.s34\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290913 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next2.s33 StringDet.vhdl(37) " "Inferred latch for \"y_next2.s33\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290913 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next2.s32 StringDet.vhdl(37) " "Inferred latch for \"y_next2.s32\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290913 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next2.s31 StringDet.vhdl(37) " "Inferred latch for \"y_next2.s31\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290913 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next2.rst3 StringDet.vhdl(37) " "Inferred latch for \"y_next2.rst3\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290913 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next2.s22 StringDet.vhdl(37) " "Inferred latch for \"y_next2.s22\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290913 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next2.s21 StringDet.vhdl(37) " "Inferred latch for \"y_next2.s21\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290913 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next2.rst2 StringDet.vhdl(37) " "Inferred latch for \"y_next2.rst2\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290914 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next2.s12 StringDet.vhdl(37) " "Inferred latch for \"y_next2.s12\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290914 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next2.s11 StringDet.vhdl(37) " "Inferred latch for \"y_next2.s11\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290914 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next2.rst1 StringDet.vhdl(37) " "Inferred latch for \"y_next2.rst1\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290914 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next1.s34 StringDet.vhdl(37) " "Inferred latch for \"y_next1.s34\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290914 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next1.s33 StringDet.vhdl(37) " "Inferred latch for \"y_next1.s33\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290914 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next1.s32 StringDet.vhdl(37) " "Inferred latch for \"y_next1.s32\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290914 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next1.s31 StringDet.vhdl(37) " "Inferred latch for \"y_next1.s31\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290914 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next1.rst3 StringDet.vhdl(37) " "Inferred latch for \"y_next1.rst3\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290914 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next1.s22 StringDet.vhdl(37) " "Inferred latch for \"y_next1.s22\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290914 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next1.s21 StringDet.vhdl(37) " "Inferred latch for \"y_next1.s21\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290914 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next1.rst2 StringDet.vhdl(37) " "Inferred latch for \"y_next1.rst2\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290914 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next1.s12 StringDet.vhdl(37) " "Inferred latch for \"y_next1.s12\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290914 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next1.s11 StringDet.vhdl(37) " "Inferred latch for \"y_next1.s11\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290914 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next1.rst1 StringDet.vhdl(37) " "Inferred latch for \"y_next1.rst1\" at StringDet.vhdl(37)" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051290914 "|TopLevel|DUT:dut_instance|word_detection:add_instance"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665051291173 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.10.06.15:44:56 Progress: Loading sld422a883d/alt_sld_fab_wrapper_hw.tcl " "2022.10.06.15:44:56 Progress: Loading sld422a883d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051296886 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051299542 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051299636 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051303390 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051303479 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051303568 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051303673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051303685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051303689 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665051304396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld422a883d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld422a883d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld422a883d/alt_sld_fab.v" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/db/ip/sld422a883d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051304615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051304615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051304701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051304701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051304710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051304710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051304774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051304774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051304858 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051304858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051304858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/db/ip/sld422a883d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665051304927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051304927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DUT:dut_instance\|word_detection:add_instance\|outp1 " "Latch DUT:dut_instance\|word_detection:add_instance\|outp1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DUT:dut_instance\|word_detection:add_instance\|y_present1.s12 " "Ports D and ENA on the latch are fed by the same signal DUT:dut_instance\|word_detection:add_instance\|y_present1.s12" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665051306538 ""}  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665051306538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DUT:dut_instance\|word_detection:add_instance\|outp2 " "Latch DUT:dut_instance\|word_detection:add_instance\|outp2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DUT:dut_instance\|word_detection:add_instance\|y_present2.s22 " "Ports D and ENA on the latch are fed by the same signal DUT:dut_instance\|word_detection:add_instance\|y_present2.s22" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665051306539 ""}  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665051306539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DUT:dut_instance\|word_detection:add_instance\|outp3 " "Latch DUT:dut_instance\|word_detection:add_instance\|outp3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DUT:dut_instance\|word_detection:add_instance\|y_present3.s34 " "Ports D and ENA on the latch are fed by the same signal DUT:dut_instance\|word_detection:add_instance\|y_present3.s34" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665051306539 ""}  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665051306539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DUT:dut_instance\|word_detection:add_instance\|y_next1.s12_616 " "Latch DUT:dut_instance\|word_detection:add_instance\|y_next1.s12_616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DUT:dut_instance\|word_detection:add_instance\|y_present1.s12 " "Ports D and ENA on the latch are fed by the same signal DUT:dut_instance\|word_detection:add_instance\|y_present1.s12" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665051306539 ""}  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665051306539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DUT:dut_instance\|word_detection:add_instance\|y_next1.rst1_632 " "Latch DUT:dut_instance\|word_detection:add_instance\|y_next1.rst1_632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DUT:dut_instance\|word_detection:add_instance\|y_present1.s12 " "Ports D and ENA on the latch are fed by the same signal DUT:dut_instance\|word_detection:add_instance\|y_present1.s12" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665051306539 ""}  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665051306539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DUT:dut_instance\|word_detection:add_instance\|y_next1.s11_624 " "Latch DUT:dut_instance\|word_detection:add_instance\|y_next1.s11_624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DUT:dut_instance\|word_detection:add_instance\|y_present1.s11 " "Ports D and ENA on the latch are fed by the same signal DUT:dut_instance\|word_detection:add_instance\|y_present1.s11" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665051306539 ""}  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665051306539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DUT:dut_instance\|word_detection:add_instance\|y_next2.s22_548 " "Latch DUT:dut_instance\|word_detection:add_instance\|y_next2.s22_548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DUT:dut_instance\|word_detection:add_instance\|y_present2.s22 " "Ports D and ENA on the latch are fed by the same signal DUT:dut_instance\|word_detection:add_instance\|y_present2.s22" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665051306539 ""}  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665051306539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DUT:dut_instance\|word_detection:add_instance\|y_next2.rst2_564 " "Latch DUT:dut_instance\|word_detection:add_instance\|y_next2.rst2_564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DUT:dut_instance\|word_detection:add_instance\|y_present2.s22 " "Ports D and ENA on the latch are fed by the same signal DUT:dut_instance\|word_detection:add_instance\|y_present2.s22" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665051306539 ""}  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665051306539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DUT:dut_instance\|word_detection:add_instance\|y_next2.s21_556 " "Latch DUT:dut_instance\|word_detection:add_instance\|y_next2.s21_556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DUT:dut_instance\|word_detection:add_instance\|y_present2.s21 " "Ports D and ENA on the latch are fed by the same signal DUT:dut_instance\|word_detection:add_instance\|y_present2.s21" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665051306540 ""}  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665051306540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DUT:dut_instance\|word_detection:add_instance\|y_next3.s34_464 " "Latch DUT:dut_instance\|word_detection:add_instance\|y_next3.s34_464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DUT:dut_instance\|word_detection:add_instance\|y_present3.s33 " "Ports D and ENA on the latch are fed by the same signal DUT:dut_instance\|word_detection:add_instance\|y_present3.s33" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665051306540 ""}  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665051306540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DUT:dut_instance\|word_detection:add_instance\|y_next3.rst3_496 " "Latch DUT:dut_instance\|word_detection:add_instance\|y_next3.rst3_496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DUT:dut_instance\|word_detection:add_instance\|y_present3.s34 " "Ports D and ENA on the latch are fed by the same signal DUT:dut_instance\|word_detection:add_instance\|y_present3.s34" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665051306540 ""}  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665051306540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DUT:dut_instance\|word_detection:add_instance\|y_next3.s31_488 " "Latch DUT:dut_instance\|word_detection:add_instance\|y_next3.s31_488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DUT:dut_instance\|word_detection:add_instance\|y_present3.s31 " "Ports D and ENA on the latch are fed by the same signal DUT:dut_instance\|word_detection:add_instance\|y_present3.s31" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665051306540 ""}  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665051306540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DUT:dut_instance\|word_detection:add_instance\|y_next3.s32_480 " "Latch DUT:dut_instance\|word_detection:add_instance\|y_next3.s32_480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DUT:dut_instance\|word_detection:add_instance\|y_present3.s32 " "Ports D and ENA on the latch are fed by the same signal DUT:dut_instance\|word_detection:add_instance\|y_present3.s32" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665051306540 ""}  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665051306540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DUT:dut_instance\|word_detection:add_instance\|y_next3.s33_472 " "Latch DUT:dut_instance\|word_detection:add_instance\|y_next3.s33_472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DUT:dut_instance\|word_detection:add_instance\|y_present3.s32 " "Ports D and ENA on the latch are fed by the same signal DUT:dut_instance\|word_detection:add_instance\|y_present3.s32" {  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665051306541 ""}  } { { "StringDet.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/EE214_DigitalLab/01. Experiments/08. Experiment 08 - Multiple String Detector/08.1 StringDet/StringDet.vhdl" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665051306541 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665051306608 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665051306847 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1665051306872 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1665051306872 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665051306960 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665051308201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665051308201 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "235 " "Implemented 235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665051308368 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665051308368 ""} { "Info" "ICUT_CUT_TM_LCELLS" "225 " "Implemented 225 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665051308368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665051308368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665051308416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 06 15:45:08 2022 " "Processing ended: Thu Oct 06 15:45:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665051308416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665051308416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665051308416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665051308416 ""}
