

================================================================
== Vitis HLS Report for 'load_linear_bias_ap_fixed_16_5_5_3_0_s'
================================================================
* Date:           Wed Jul 31 17:06:02 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                  |                                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86  |load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     192|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    5456|   16812|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      32|    -|
|Register         |        -|     -|      90|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    5546|   17036|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       2|      14|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+-------+-----+
    |                                     Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+-------+-----+
    |grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86  |load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block  |        0|   0|  5456|  16812|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                             |                                                                        |        0|   0|  5456|  16812|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln130_14_fu_148_p2  |         +|   0|  0|  12|           5|           3|
    |add_ln130_15_fu_154_p2  |         +|   0|  0|  12|           5|           3|
    |add_ln130_16_fu_160_p2  |         +|   0|  0|  12|           5|           4|
    |add_ln130_17_fu_166_p2  |         +|   0|  0|  12|           5|           4|
    |add_ln130_18_fu_172_p2  |         +|   0|  0|  12|           5|           4|
    |add_ln130_19_fu_178_p2  |         +|   0|  0|  12|           5|           4|
    |add_ln130_20_fu_190_p2  |         +|   0|  0|  12|           5|           5|
    |add_ln130_21_fu_196_p2  |         +|   0|  0|  12|           5|           5|
    |add_ln130_22_fu_202_p2  |         +|   0|  0|  12|           5|           5|
    |add_ln130_23_fu_208_p2  |         +|   0|  0|  12|           5|           5|
    |add_ln130_24_fu_214_p2  |         +|   0|  0|  12|           5|           4|
    |add_ln130_25_fu_220_p2  |         +|   0|  0|  12|           5|           4|
    |add_ln130_26_fu_226_p2  |         +|   0|  0|  12|           5|           3|
    |add_ln130_fu_142_p2     |         +|   0|  0|  12|           5|           2|
    |add_ln70_fu_121_p2      |         +|   0|  0|  18|          11|           4|
    |xor_ln130_fu_184_p2     |       xor|   0|  0|   6|           5|           6|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 192|          86|          65|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  14|          3|    1|          3|
    |m_axi_weights_ARVALID  |   9|          2|    1|          2|
    |m_axi_weights_RREADY   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  32|          7|    3|          7|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                              Name                                             | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                      |  2|   0|    2|          0|
    |grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_start_reg  |  1|   0|    1|          0|
    |shl_ln137_15_reg_396                                                                           |  5|   0|    8|          3|
    |shl_ln137_16_reg_401                                                                           |  5|   0|    8|          3|
    |shl_ln137_17_reg_406                                                                           |  5|   0|    8|          3|
    |shl_ln137_18_reg_411                                                                           |  5|   0|    8|          3|
    |shl_ln137_19_reg_416                                                                           |  5|   0|    8|          3|
    |shl_ln137_20_reg_421                                                                           |  5|   0|    8|          3|
    |shl_ln137_21_reg_426                                                                           |  5|   0|    8|          3|
    |shl_ln137_22_reg_431                                                                           |  5|   0|    8|          3|
    |shl_ln137_23_reg_436                                                                           |  5|   0|    8|          3|
    |shl_ln137_24_reg_441                                                                           |  5|   0|    8|          3|
    |shl_ln137_25_reg_446                                                                           |  5|   0|    8|          3|
    |shl_ln137_26_reg_451                                                                           |  5|   0|    8|          3|
    |shl_ln137_27_reg_456                                                                           |  5|   0|    8|          3|
    |shl_ln137_28_reg_461                                                                           |  5|   0|    8|          3|
    |shl_ln137_s_reg_391                                                                            |  5|   0|    8|          3|
    |shl_ln_reg_386                                                                                 |  5|   0|    8|          3|
    |trunc_ln130_1_reg_381                                                                          |  7|   0|    7|          0|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                          | 90|   0|  138|         48|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >|  return value|
|bias_dst_address0       |  out|    6|   ap_memory|                                     bias_dst|         array|
|bias_dst_ce0            |  out|    1|   ap_memory|                                     bias_dst|         array|
|bias_dst_we0            |  out|    1|   ap_memory|                                     bias_dst|         array|
|bias_dst_d0             |  out|  288|   ap_memory|                                     bias_dst|         array|
|m_axi_weights_AWVALID   |  out|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_AWREADY   |   in|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_AWADDR    |  out|   64|       m_axi|                                      weights|       pointer|
|m_axi_weights_AWID      |  out|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_AWLEN     |  out|   32|       m_axi|                                      weights|       pointer|
|m_axi_weights_AWSIZE    |  out|    3|       m_axi|                                      weights|       pointer|
|m_axi_weights_AWBURST   |  out|    2|       m_axi|                                      weights|       pointer|
|m_axi_weights_AWLOCK    |  out|    2|       m_axi|                                      weights|       pointer|
|m_axi_weights_AWCACHE   |  out|    4|       m_axi|                                      weights|       pointer|
|m_axi_weights_AWPROT    |  out|    3|       m_axi|                                      weights|       pointer|
|m_axi_weights_AWQOS     |  out|    4|       m_axi|                                      weights|       pointer|
|m_axi_weights_AWREGION  |  out|    4|       m_axi|                                      weights|       pointer|
|m_axi_weights_AWUSER    |  out|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_WVALID    |  out|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_WREADY    |   in|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_WDATA     |  out|  256|       m_axi|                                      weights|       pointer|
|m_axi_weights_WSTRB     |  out|   32|       m_axi|                                      weights|       pointer|
|m_axi_weights_WLAST     |  out|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_WID       |  out|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_WUSER     |  out|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_ARVALID   |  out|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_ARREADY   |   in|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_ARADDR    |  out|   64|       m_axi|                                      weights|       pointer|
|m_axi_weights_ARID      |  out|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_ARLEN     |  out|   32|       m_axi|                                      weights|       pointer|
|m_axi_weights_ARSIZE    |  out|    3|       m_axi|                                      weights|       pointer|
|m_axi_weights_ARBURST   |  out|    2|       m_axi|                                      weights|       pointer|
|m_axi_weights_ARLOCK    |  out|    2|       m_axi|                                      weights|       pointer|
|m_axi_weights_ARCACHE   |  out|    4|       m_axi|                                      weights|       pointer|
|m_axi_weights_ARPROT    |  out|    3|       m_axi|                                      weights|       pointer|
|m_axi_weights_ARQOS     |  out|    4|       m_axi|                                      weights|       pointer|
|m_axi_weights_ARREGION  |  out|    4|       m_axi|                                      weights|       pointer|
|m_axi_weights_ARUSER    |  out|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_RVALID    |   in|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_RREADY    |  out|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_RDATA     |   in|  256|       m_axi|                                      weights|       pointer|
|m_axi_weights_RLAST     |   in|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_RID       |   in|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_RFIFONUM  |   in|    9|       m_axi|                                      weights|       pointer|
|m_axi_weights_RUSER     |   in|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_RRESP     |   in|    2|       m_axi|                                      weights|       pointer|
|m_axi_weights_BVALID    |   in|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_BREADY    |  out|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_BRESP     |   in|    2|       m_axi|                                      weights|       pointer|
|m_axi_weights_BID       |   in|    1|       m_axi|                                      weights|       pointer|
|m_axi_weights_BUSER     |   in|    1|       m_axi|                                      weights|       pointer|
|bias_src                |   in|   64|     ap_none|                                     bias_src|        scalar|
|out_dim_offset          |   in|    9|     ap_none|                               out_dim_offset|        scalar|
+------------------------+-----+-----+------------+---------------------------------------------+--------------+

