{"vcs1":{"timestamp_begin":1684259919.954382261, "rt":1.44, "ut":0.52, "st":0.22}}
{"vcselab":{"timestamp_begin":1684259921.483273155, "rt":1.24, "ut":0.48, "st":0.16}}
{"link":{"timestamp_begin":1684259922.797350124, "rt":0.48, "ut":0.25, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684259919.289709765}
{"VCS_COMP_START_TIME": 1684259919.289709765}
{"VCS_COMP_END_TIME": 1684259924.787422211}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330848}}
{"stitch_vcselab": {"peak_mem": 220928}}
