Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Apr 09 13:39:11 2021
| Host         : DESKTOP-V2DGADJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: timestone/pulse_100Hz_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: timestone/pulse_1Hz_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: timestone/pulse_500Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 232 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 72 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    192.728        0.000                      0                  124        0.073        0.000                      0                  124        0.000        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 50.000}       100.000         10.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        192.728        0.000                      0                  124        0.538        0.000                      0                  124       13.360        0.000                       0                    74  
  clkfbout_clk_wiz_0                                                                                                                                                      0.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      192.734        0.000                      0                  124        0.538        0.000                      0                  124       13.360        0.000                       0                    74  
  clkfbout_clk_wiz_0_1                                                                                                                                                    0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        192.728        0.000                      0                  124        0.073        0.000                      0                  124  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      192.728        0.000                      0                  124        0.073        0.000                      0                  124  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      192.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.728ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/C
                         clock pessimism              0.601   199.091    
                         clock uncertainty           -0.466   198.625    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524   198.101    timestone/divider_count_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                        198.101    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.728    

Slack (MET) :             192.728ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.601   199.091    
                         clock uncertainty           -0.466   198.625    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524   198.101    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                        198.101    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.728    

Slack (MET) :             192.728ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
                         clock pessimism              0.601   199.091    
                         clock uncertainty           -0.466   198.625    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524   198.101    timestone/divider_count_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                        198.101    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.728    

Slack (MET) :             192.728ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[4]/C
                         clock pessimism              0.601   199.091    
                         clock uncertainty           -0.466   198.625    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524   198.101    timestone/divider_count_1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                        198.101    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.728    

Slack (MET) :             192.761ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.120ns (17.996%)  route 5.104ns (82.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.519     5.315    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.466   198.600    
    SLICE_X50Y92         FDSE (Setup_fdse_C_S)       -0.524   198.076    timestone/divider_count_1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                        198.076    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                192.761    

Slack (MET) :             192.761ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.120ns (17.996%)  route 5.104ns (82.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.519     5.315    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.466   198.600    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524   198.076    timestone/divider_count_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                        198.076    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                192.761    

Slack (MET) :             192.761ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.120ns (17.996%)  route 5.104ns (82.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.519     5.315    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.466   198.600    
    SLICE_X50Y92         FDSE (Setup_fdse_C_S)       -0.524   198.076    timestone/divider_count_1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                        198.076    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                192.761    

Slack (MET) :             192.761ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.120ns (17.996%)  route 5.104ns (82.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.519     5.315    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.466   198.600    
    SLICE_X50Y92         FDSE (Setup_fdse_C_S)       -0.524   198.076    timestone/divider_count_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                        198.076    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                192.761    

Slack (MET) :             192.801ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X51Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
                         clock pessimism              0.579   199.069    
                         clock uncertainty           -0.466   198.603    
    SLICE_X51Y91         FDRE (Setup_fdre_C_R)       -0.429   198.174    timestone/divider_count_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                        198.174    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.801    

Slack (MET) :             192.906ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.828ns (13.412%)  route 5.346ns (86.588%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.633    -0.907    timestone/clk_5MHz
    SLICE_X48Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.451 f  timestone/divider_count_500Hz_reg[8]/Q
                         net (fo=3, routed)           1.716     1.266    timestone/divider_count_500Hz[8]
    SLICE_X49Y92         LUT4 (Prop_lut4_I2_O)        0.124     1.390 f  timestone/divider_count_500Hz[25]_i_6/O
                         net (fo=1, routed)           0.402     1.792    timestone/divider_count_500Hz[25]_i_6_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.124     1.916 f  timestone/divider_count_500Hz[25]_i_3/O
                         net (fo=2, routed)           1.793     3.709    timestone/divider_count_500Hz[25]_i_3_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.833 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.434     5.267    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X48Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X48Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[10]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.466   198.602    
    SLICE_X48Y92         FDRE (Setup_fdre_C_R)       -0.429   198.173    timestone/divider_count_500Hz_reg[10]
  -------------------------------------------------------------------
                         required time                        198.173    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                192.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.395ns (58.570%)  route 0.279ns (41.430%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  timestone/divider_count_100Hz_reg[6]/Q
                         net (fo=4, routed)           0.113    -0.344    timestone/divider_count_100Hz[6]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.198 r  timestone/divider_count_100Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.166    -0.032    timestone/divider_count_100Hz0_carry__0_n_5
    SLICE_X46Y94         LUT5 (Prop_lut5_I4_O)        0.108     0.076 r  timestone/divider_count_100Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     0.076    timestone/divider_count_100Hz_0[7]
    SLICE_X46Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[7]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X46Y94         FDPE (Hold_fdpe_C_D)         0.120    -0.462    timestone/divider_count_100Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.249ns (37.784%)  route 0.410ns (62.216%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X48Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  timestone/divider_count_500Hz_reg[16]/Q
                         net (fo=3, routed)           0.410    -0.047    timestone/divider_count_500Hz[16]
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.002 r  timestone/divider_count_500Hz0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    -0.002    timestone/divider_count_500Hz0_carry__2_i_1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.061 r  timestone/divider_count_500Hz0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.061    timestone/data0[16]
    SLICE_X48Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X48Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[16]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.105    -0.493    timestone/divider_count_500Hz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.249ns (37.784%)  route 0.410ns (62.216%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y90         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_500Hz_reg[4]/Q
                         net (fo=3, routed)           0.410    -0.048    timestone/divider_count_500Hz[4]
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.003 r  timestone/divider_count_500Hz0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.003    timestone/divider_count_500Hz0_carry_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.060 r  timestone/divider_count_500Hz0_carry/O[3]
                         net (fo=1, routed)           0.000     0.060    timestone/data0[4]
    SLICE_X48Y90         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X48Y90         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.105    -0.494    timestone/divider_count_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.249ns (37.784%)  route 0.410ns (62.216%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDSE (Prop_fdse_C_Q)         0.141    -0.458 f  timestone/divider_count_500Hz_reg[8]/Q
                         net (fo=3, routed)           0.410    -0.048    timestone/divider_count_500Hz[8]
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.003 r  timestone/divider_count_500Hz0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.003    timestone/divider_count_500Hz0_carry__0_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.060 r  timestone/divider_count_500Hz0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.060    timestone/data0[8]
    SLICE_X48Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X48Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X48Y91         FDSE (Hold_fdse_C_D)         0.105    -0.494    timestone/divider_count_500Hz_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.386ns (56.444%)  route 0.298ns (43.556%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.434 f  timestone/divider_count_100Hz_reg[1]/Q
                         net (fo=3, routed)           0.094    -0.340    timestone/divider_count_100Hz[1]
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.295 r  timestone/divider_count_100Hz0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.295    timestone/divider_count_100Hz0_carry_i_4_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.225 r  timestone/divider_count_100Hz0_carry/O[0]
                         net (fo=1, routed)           0.204    -0.021    timestone/divider_count_100Hz0_carry_n_7
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.107     0.086 r  timestone/divider_count_100Hz[1]_i_1/O
                         net (fo=1, routed)           0.000     0.086    timestone/divider_count_100Hz_0[1]
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[1]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.120    -0.478    timestone/divider_count_100Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 timestone/pulse_500Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/pulse_500Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.753%)  route 0.484ns (72.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y95         FDRE                                         r  timestone/pulse_500Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  timestone/pulse_500Hz_reg/Q
                         net (fo=14, routed)          0.484     0.027    timestone/pulse_500Hz
    SLICE_X49Y95         LUT5 (Prop_lut5_I0_O)        0.045     0.072 r  timestone/pulse_500Hz_i_1/O
                         net (fo=1, routed)           0.000     0.072    timestone/pulse_500Hz_i_1_n_0
    SLICE_X49Y95         FDRE                                         r  timestone/pulse_500Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y95         FDRE                                         r  timestone/pulse_500Hz_reg/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.091    -0.507    timestone/pulse_500Hz_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.461ns (62.263%)  route 0.279ns (37.737%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  timestone/divider_count_100Hz_reg[6]/Q
                         net (fo=4, routed)           0.113    -0.344    timestone/divider_count_100Hz[6]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.197 r  timestone/divider_count_100Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.197    timestone/divider_count_100Hz0_carry__0_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.132 r  timestone/divider_count_100Hz0_carry__1/O[2]
                         net (fo=1, routed)           0.166     0.034    timestone/divider_count_100Hz0_carry__1_n_5
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.108     0.142 r  timestone/divider_count_100Hz[11]_i_1/O
                         net (fo=1, routed)           0.000     0.142    timestone/divider_count_100Hz_0[11]
    SLICE_X46Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[11]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X46Y95         FDCE (Hold_fdce_C_D)         0.120    -0.462    timestone/divider_count_100Hz_reg[11]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.274ns (37.083%)  route 0.465ns (62.917%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_1Hz_reg[19]/Q
                         net (fo=3, routed)           0.465     0.030    timestone/divider_count_1Hz[19]
    SLICE_X50Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.075 r  timestone/divider_count_1Hz0_carry__3_i_2/O
                         net (fo=1, routed)           0.000     0.075    timestone/divider_count_1Hz0_carry__3_i_2_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.140 r  timestone/divider_count_1Hz0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.140    timestone/divider_count_1Hz0_carry__3_n_5
    SLICE_X50Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X50Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134    -0.465    timestone/divider_count_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.486ns (65.136%)  route 0.260ns (34.864%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  timestone/divider_count_100Hz_reg[6]/Q
                         net (fo=4, routed)           0.113    -0.344    timestone/divider_count_100Hz[6]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.197 r  timestone/divider_count_100Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.197    timestone/divider_count_100Hz0_carry__0_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091    -0.106 r  timestone/divider_count_100Hz0_carry__1/O[1]
                         net (fo=1, routed)           0.147     0.041    timestone/divider_count_100Hz0_carry__1_n_6
    SLICE_X46Y94         LUT5 (Prop_lut5_I4_O)        0.107     0.148 r  timestone/divider_count_100Hz[10]_i_1/O
                         net (fo=1, routed)           0.000     0.148    timestone/divider_count_100Hz_0[10]
    SLICE_X46Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[10]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X46Y94         FDCE (Hold_fdce_C_D)         0.121    -0.461    timestone/divider_count_100Hz_reg[10]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.416ns (56.741%)  route 0.317ns (43.259%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  timestone/divider_count_100Hz_reg[1]/Q
                         net (fo=3, routed)           0.094    -0.340    timestone/divider_count_100Hz[1]
    SLICE_X47Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145    -0.195 r  timestone/divider_count_100Hz0_carry/O[1]
                         net (fo=1, routed)           0.223     0.028    timestone/divider_count_100Hz0_carry_n_6
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.107     0.135 r  timestone/divider_count_100Hz[2]_i_1/O
                         net (fo=1, routed)           0.000     0.135    timestone/divider_count_100Hz_0[2]
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[2]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.121    -0.477    timestone/divider_count_100Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.612    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   timestone/dormammu/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X47Y92     timestone/divider_count_100Hz_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y94     timestone/divider_count_100Hz_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y95     timestone/divider_count_100Hz_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y95     timestone/divider_count_100Hz_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X49Y96     timestone/divider_count_100Hz_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X46Y95     timestone/divider_count_100Hz_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y93     timestone/divider_count_100Hz_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y93     timestone/divider_count_100Hz_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     timestone/divider_count_1Hz_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     timestone/divider_count_1Hz_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     timestone/divider_count_1Hz_reg[17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     timestone/divider_count_1Hz_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     timestone/divider_count_1Hz_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     timestone/divider_count_1Hz_reg[20]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     timestone/divider_count_1Hz_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     timestone/divider_count_1Hz_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     timestone/divider_count_1Hz_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     timestone/divider_count_1Hz_reg[24]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X47Y92     timestone/divider_count_100Hz_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     timestone/divider_count_100Hz_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     timestone/divider_count_100Hz_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y95     timestone/divider_count_100Hz_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y95     timestone/divider_count_100Hz_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y95     timestone/divider_count_100Hz_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y95     timestone/divider_count_100Hz_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     timestone/divider_count_100Hz_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     timestone/divider_count_100Hz_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X46Y95     timestone/divider_count_100Hz_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   timestone/dormammu/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      192.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.734ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/C
                         clock pessimism              0.601   199.091    
                         clock uncertainty           -0.460   198.632    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524   198.108    timestone/divider_count_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                        198.108    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.734    

Slack (MET) :             192.734ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.601   199.091    
                         clock uncertainty           -0.460   198.632    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524   198.108    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                        198.108    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.734    

Slack (MET) :             192.734ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
                         clock pessimism              0.601   199.091    
                         clock uncertainty           -0.460   198.632    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524   198.108    timestone/divider_count_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                        198.108    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.734    

Slack (MET) :             192.734ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[4]/C
                         clock pessimism              0.601   199.091    
                         clock uncertainty           -0.460   198.632    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524   198.108    timestone/divider_count_1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                        198.108    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.734    

Slack (MET) :             192.768ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.120ns (17.996%)  route 5.104ns (82.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.519     5.315    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.460   198.607    
    SLICE_X50Y92         FDSE (Setup_fdse_C_S)       -0.524   198.083    timestone/divider_count_1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                        198.083    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                192.768    

Slack (MET) :             192.768ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.120ns (17.996%)  route 5.104ns (82.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.519     5.315    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.460   198.607    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524   198.083    timestone/divider_count_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                        198.083    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                192.768    

Slack (MET) :             192.768ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.120ns (17.996%)  route 5.104ns (82.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.519     5.315    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.460   198.607    
    SLICE_X50Y92         FDSE (Setup_fdse_C_S)       -0.524   198.083    timestone/divider_count_1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                        198.083    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                192.768    

Slack (MET) :             192.768ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.120ns (17.996%)  route 5.104ns (82.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.519     5.315    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.460   198.607    
    SLICE_X50Y92         FDSE (Setup_fdse_C_S)       -0.524   198.083    timestone/divider_count_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                        198.083    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                192.768    

Slack (MET) :             192.807ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X51Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
                         clock pessimism              0.579   199.069    
                         clock uncertainty           -0.460   198.610    
    SLICE_X51Y91         FDRE (Setup_fdre_C_R)       -0.429   198.181    timestone/divider_count_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                        198.181    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.807    

Slack (MET) :             192.913ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.828ns (13.412%)  route 5.346ns (86.588%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.916ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.633    -0.907    timestone/clk_5MHz
    SLICE_X48Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.451 f  timestone/divider_count_500Hz_reg[8]/Q
                         net (fo=3, routed)           1.716     1.266    timestone/divider_count_500Hz[8]
    SLICE_X49Y92         LUT4 (Prop_lut4_I2_O)        0.124     1.390 f  timestone/divider_count_500Hz[25]_i_6/O
                         net (fo=1, routed)           0.402     1.792    timestone/divider_count_500Hz[25]_i_6_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.124     1.916 f  timestone/divider_count_500Hz[25]_i_3/O
                         net (fo=2, routed)           1.793     3.709    timestone/divider_count_500Hz[25]_i_3_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.833 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.434     5.267    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X48Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X48Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[10]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.460   198.609    
    SLICE_X48Y92         FDRE (Setup_fdre_C_R)       -0.429   198.180    timestone/divider_count_500Hz_reg[10]
  -------------------------------------------------------------------
                         required time                        198.180    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                192.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.395ns (58.570%)  route 0.279ns (41.430%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  timestone/divider_count_100Hz_reg[6]/Q
                         net (fo=4, routed)           0.113    -0.344    timestone/divider_count_100Hz[6]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.198 r  timestone/divider_count_100Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.166    -0.032    timestone/divider_count_100Hz0_carry__0_n_5
    SLICE_X46Y94         LUT5 (Prop_lut5_I4_O)        0.108     0.076 r  timestone/divider_count_100Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     0.076    timestone/divider_count_100Hz_0[7]
    SLICE_X46Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[7]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X46Y94         FDPE (Hold_fdpe_C_D)         0.120    -0.462    timestone/divider_count_100Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.249ns (37.784%)  route 0.410ns (62.216%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X48Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  timestone/divider_count_500Hz_reg[16]/Q
                         net (fo=3, routed)           0.410    -0.047    timestone/divider_count_500Hz[16]
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.002 r  timestone/divider_count_500Hz0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    -0.002    timestone/divider_count_500Hz0_carry__2_i_1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.061 r  timestone/divider_count_500Hz0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.061    timestone/data0[16]
    SLICE_X48Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X48Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[16]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.105    -0.493    timestone/divider_count_500Hz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.249ns (37.784%)  route 0.410ns (62.216%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y90         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_500Hz_reg[4]/Q
                         net (fo=3, routed)           0.410    -0.048    timestone/divider_count_500Hz[4]
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.003 r  timestone/divider_count_500Hz0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.003    timestone/divider_count_500Hz0_carry_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.060 r  timestone/divider_count_500Hz0_carry/O[3]
                         net (fo=1, routed)           0.000     0.060    timestone/data0[4]
    SLICE_X48Y90         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X48Y90         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.105    -0.494    timestone/divider_count_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.249ns (37.784%)  route 0.410ns (62.216%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDSE (Prop_fdse_C_Q)         0.141    -0.458 f  timestone/divider_count_500Hz_reg[8]/Q
                         net (fo=3, routed)           0.410    -0.048    timestone/divider_count_500Hz[8]
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.003 r  timestone/divider_count_500Hz0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.003    timestone/divider_count_500Hz0_carry__0_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.060 r  timestone/divider_count_500Hz0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.060    timestone/data0[8]
    SLICE_X48Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X48Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X48Y91         FDSE (Hold_fdse_C_D)         0.105    -0.494    timestone/divider_count_500Hz_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.386ns (56.444%)  route 0.298ns (43.556%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.434 f  timestone/divider_count_100Hz_reg[1]/Q
                         net (fo=3, routed)           0.094    -0.340    timestone/divider_count_100Hz[1]
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.295 r  timestone/divider_count_100Hz0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.295    timestone/divider_count_100Hz0_carry_i_4_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.225 r  timestone/divider_count_100Hz0_carry/O[0]
                         net (fo=1, routed)           0.204    -0.021    timestone/divider_count_100Hz0_carry_n_7
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.107     0.086 r  timestone/divider_count_100Hz[1]_i_1/O
                         net (fo=1, routed)           0.000     0.086    timestone/divider_count_100Hz_0[1]
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[1]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.120    -0.478    timestone/divider_count_100Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 timestone/pulse_500Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/pulse_500Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.753%)  route 0.484ns (72.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y95         FDRE                                         r  timestone/pulse_500Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  timestone/pulse_500Hz_reg/Q
                         net (fo=14, routed)          0.484     0.027    timestone/pulse_500Hz
    SLICE_X49Y95         LUT5 (Prop_lut5_I0_O)        0.045     0.072 r  timestone/pulse_500Hz_i_1/O
                         net (fo=1, routed)           0.000     0.072    timestone/pulse_500Hz_i_1_n_0
    SLICE_X49Y95         FDRE                                         r  timestone/pulse_500Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y95         FDRE                                         r  timestone/pulse_500Hz_reg/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.091    -0.507    timestone/pulse_500Hz_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.461ns (62.263%)  route 0.279ns (37.737%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  timestone/divider_count_100Hz_reg[6]/Q
                         net (fo=4, routed)           0.113    -0.344    timestone/divider_count_100Hz[6]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.197 r  timestone/divider_count_100Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.197    timestone/divider_count_100Hz0_carry__0_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.132 r  timestone/divider_count_100Hz0_carry__1/O[2]
                         net (fo=1, routed)           0.166     0.034    timestone/divider_count_100Hz0_carry__1_n_5
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.108     0.142 r  timestone/divider_count_100Hz[11]_i_1/O
                         net (fo=1, routed)           0.000     0.142    timestone/divider_count_100Hz_0[11]
    SLICE_X46Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[11]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X46Y95         FDCE (Hold_fdce_C_D)         0.120    -0.462    timestone/divider_count_100Hz_reg[11]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.274ns (37.083%)  route 0.465ns (62.917%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_1Hz_reg[19]/Q
                         net (fo=3, routed)           0.465     0.030    timestone/divider_count_1Hz[19]
    SLICE_X50Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.075 r  timestone/divider_count_1Hz0_carry__3_i_2/O
                         net (fo=1, routed)           0.000     0.075    timestone/divider_count_1Hz0_carry__3_i_2_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.140 r  timestone/divider_count_1Hz0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.140    timestone/divider_count_1Hz0_carry__3_n_5
    SLICE_X50Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X50Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134    -0.465    timestone/divider_count_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.486ns (65.136%)  route 0.260ns (34.864%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  timestone/divider_count_100Hz_reg[6]/Q
                         net (fo=4, routed)           0.113    -0.344    timestone/divider_count_100Hz[6]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.197 r  timestone/divider_count_100Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.197    timestone/divider_count_100Hz0_carry__0_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091    -0.106 r  timestone/divider_count_100Hz0_carry__1/O[1]
                         net (fo=1, routed)           0.147     0.041    timestone/divider_count_100Hz0_carry__1_n_6
    SLICE_X46Y94         LUT5 (Prop_lut5_I4_O)        0.107     0.148 r  timestone/divider_count_100Hz[10]_i_1/O
                         net (fo=1, routed)           0.000     0.148    timestone/divider_count_100Hz_0[10]
    SLICE_X46Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[10]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X46Y94         FDCE (Hold_fdce_C_D)         0.121    -0.461    timestone/divider_count_100Hz_reg[10]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.416ns (56.741%)  route 0.317ns (43.259%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  timestone/divider_count_100Hz_reg[1]/Q
                         net (fo=3, routed)           0.094    -0.340    timestone/divider_count_100Hz[1]
    SLICE_X47Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145    -0.195 r  timestone/divider_count_100Hz0_carry/O[1]
                         net (fo=1, routed)           0.223     0.028    timestone/divider_count_100Hz0_carry_n_6
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.107     0.135 r  timestone/divider_count_100Hz[2]_i_1/O
                         net (fo=1, routed)           0.000     0.135    timestone/divider_count_100Hz_0[2]
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[2]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.121    -0.477    timestone/divider_count_100Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.612    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   timestone/dormammu/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X47Y92     timestone/divider_count_100Hz_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y94     timestone/divider_count_100Hz_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y95     timestone/divider_count_100Hz_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y95     timestone/divider_count_100Hz_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X49Y96     timestone/divider_count_100Hz_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X46Y95     timestone/divider_count_100Hz_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y93     timestone/divider_count_100Hz_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y93     timestone/divider_count_100Hz_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     timestone/divider_count_1Hz_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     timestone/divider_count_1Hz_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     timestone/divider_count_1Hz_reg[17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     timestone/divider_count_1Hz_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     timestone/divider_count_1Hz_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     timestone/divider_count_1Hz_reg[20]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     timestone/divider_count_1Hz_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     timestone/divider_count_1Hz_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     timestone/divider_count_1Hz_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     timestone/divider_count_1Hz_reg[24]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X47Y92     timestone/divider_count_100Hz_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     timestone/divider_count_100Hz_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     timestone/divider_count_100Hz_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y95     timestone/divider_count_100Hz_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y95     timestone/divider_count_100Hz_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y95     timestone/divider_count_100Hz_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y95     timestone/divider_count_100Hz_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     timestone/divider_count_100Hz_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     timestone/divider_count_100Hz_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X46Y95     timestone/divider_count_100Hz_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   timestone/dormammu/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      192.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.728ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/C
                         clock pessimism              0.601   199.091    
                         clock uncertainty           -0.466   198.625    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524   198.101    timestone/divider_count_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                        198.101    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.728    

Slack (MET) :             192.728ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.601   199.091    
                         clock uncertainty           -0.466   198.625    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524   198.101    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                        198.101    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.728    

Slack (MET) :             192.728ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
                         clock pessimism              0.601   199.091    
                         clock uncertainty           -0.466   198.625    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524   198.101    timestone/divider_count_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                        198.101    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.728    

Slack (MET) :             192.728ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[4]/C
                         clock pessimism              0.601   199.091    
                         clock uncertainty           -0.466   198.625    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524   198.101    timestone/divider_count_1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                        198.101    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.728    

Slack (MET) :             192.761ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.120ns (17.996%)  route 5.104ns (82.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.519     5.315    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.466   198.600    
    SLICE_X50Y92         FDSE (Setup_fdse_C_S)       -0.524   198.076    timestone/divider_count_1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                        198.076    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                192.761    

Slack (MET) :             192.761ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.120ns (17.996%)  route 5.104ns (82.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.519     5.315    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.466   198.600    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524   198.076    timestone/divider_count_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                        198.076    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                192.761    

Slack (MET) :             192.761ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.120ns (17.996%)  route 5.104ns (82.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.519     5.315    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.466   198.600    
    SLICE_X50Y92         FDSE (Setup_fdse_C_S)       -0.524   198.076    timestone/divider_count_1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                        198.076    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                192.761    

Slack (MET) :             192.761ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.120ns (17.996%)  route 5.104ns (82.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.519     5.315    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.466   198.600    
    SLICE_X50Y92         FDSE (Setup_fdse_C_S)       -0.524   198.076    timestone/divider_count_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                        198.076    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                192.761    

Slack (MET) :             192.801ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X51Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
                         clock pessimism              0.579   199.069    
                         clock uncertainty           -0.466   198.603    
    SLICE_X51Y91         FDRE (Setup_fdre_C_R)       -0.429   198.174    timestone/divider_count_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                        198.174    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.801    

Slack (MET) :             192.906ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.828ns (13.412%)  route 5.346ns (86.588%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.633    -0.907    timestone/clk_5MHz
    SLICE_X48Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.451 f  timestone/divider_count_500Hz_reg[8]/Q
                         net (fo=3, routed)           1.716     1.266    timestone/divider_count_500Hz[8]
    SLICE_X49Y92         LUT4 (Prop_lut4_I2_O)        0.124     1.390 f  timestone/divider_count_500Hz[25]_i_6/O
                         net (fo=1, routed)           0.402     1.792    timestone/divider_count_500Hz[25]_i_6_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.124     1.916 f  timestone/divider_count_500Hz[25]_i_3/O
                         net (fo=2, routed)           1.793     3.709    timestone/divider_count_500Hz[25]_i_3_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.833 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.434     5.267    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X48Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X48Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[10]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.466   198.602    
    SLICE_X48Y92         FDRE (Setup_fdre_C_R)       -0.429   198.173    timestone/divider_count_500Hz_reg[10]
  -------------------------------------------------------------------
                         required time                        198.173    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                192.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.395ns (58.570%)  route 0.279ns (41.430%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  timestone/divider_count_100Hz_reg[6]/Q
                         net (fo=4, routed)           0.113    -0.344    timestone/divider_count_100Hz[6]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.198 r  timestone/divider_count_100Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.166    -0.032    timestone/divider_count_100Hz0_carry__0_n_5
    SLICE_X46Y94         LUT5 (Prop_lut5_I4_O)        0.108     0.076 r  timestone/divider_count_100Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     0.076    timestone/divider_count_100Hz_0[7]
    SLICE_X46Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[7]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.466    -0.116    
    SLICE_X46Y94         FDPE (Hold_fdpe_C_D)         0.120     0.004    timestone/divider_count_100Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.249ns (37.784%)  route 0.410ns (62.216%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X48Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  timestone/divider_count_500Hz_reg[16]/Q
                         net (fo=3, routed)           0.410    -0.047    timestone/divider_count_500Hz[16]
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.002 r  timestone/divider_count_500Hz0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    -0.002    timestone/divider_count_500Hz0_carry__2_i_1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.061 r  timestone/divider_count_500Hz0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.061    timestone/data0[16]
    SLICE_X48Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X48Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[16]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.466    -0.132    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.105    -0.027    timestone/divider_count_500Hz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.249ns (37.784%)  route 0.410ns (62.216%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y90         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_500Hz_reg[4]/Q
                         net (fo=3, routed)           0.410    -0.048    timestone/divider_count_500Hz[4]
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.003 r  timestone/divider_count_500Hz0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.003    timestone/divider_count_500Hz0_carry_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.060 r  timestone/divider_count_500Hz0_carry/O[3]
                         net (fo=1, routed)           0.000     0.060    timestone/data0[4]
    SLICE_X48Y90         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X48Y90         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.466    -0.133    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.105    -0.028    timestone/divider_count_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.249ns (37.784%)  route 0.410ns (62.216%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDSE (Prop_fdse_C_Q)         0.141    -0.458 f  timestone/divider_count_500Hz_reg[8]/Q
                         net (fo=3, routed)           0.410    -0.048    timestone/divider_count_500Hz[8]
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.003 r  timestone/divider_count_500Hz0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.003    timestone/divider_count_500Hz0_carry__0_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.060 r  timestone/divider_count_500Hz0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.060    timestone/data0[8]
    SLICE_X48Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X48Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.466    -0.133    
    SLICE_X48Y91         FDSE (Hold_fdse_C_D)         0.105    -0.028    timestone/divider_count_500Hz_reg[8]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.386ns (56.444%)  route 0.298ns (43.556%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.434 f  timestone/divider_count_100Hz_reg[1]/Q
                         net (fo=3, routed)           0.094    -0.340    timestone/divider_count_100Hz[1]
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.295 r  timestone/divider_count_100Hz0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.295    timestone/divider_count_100Hz0_carry_i_4_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.225 r  timestone/divider_count_100Hz0_carry/O[0]
                         net (fo=1, routed)           0.204    -0.021    timestone/divider_count_100Hz0_carry_n_7
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.107     0.086 r  timestone/divider_count_100Hz[1]_i_1/O
                         net (fo=1, routed)           0.000     0.086    timestone/divider_count_100Hz_0[1]
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[1]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.466    -0.132    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.120    -0.012    timestone/divider_count_100Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 timestone/pulse_500Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/pulse_500Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.753%)  route 0.484ns (72.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y95         FDRE                                         r  timestone/pulse_500Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  timestone/pulse_500Hz_reg/Q
                         net (fo=14, routed)          0.484     0.027    timestone/pulse_500Hz
    SLICE_X49Y95         LUT5 (Prop_lut5_I0_O)        0.045     0.072 r  timestone/pulse_500Hz_i_1/O
                         net (fo=1, routed)           0.000     0.072    timestone/pulse_500Hz_i_1_n_0
    SLICE_X49Y95         FDRE                                         r  timestone/pulse_500Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y95         FDRE                                         r  timestone/pulse_500Hz_reg/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.466    -0.132    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.091    -0.041    timestone/pulse_500Hz_reg
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.461ns (62.263%)  route 0.279ns (37.737%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  timestone/divider_count_100Hz_reg[6]/Q
                         net (fo=4, routed)           0.113    -0.344    timestone/divider_count_100Hz[6]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.197 r  timestone/divider_count_100Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.197    timestone/divider_count_100Hz0_carry__0_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.132 r  timestone/divider_count_100Hz0_carry__1/O[2]
                         net (fo=1, routed)           0.166     0.034    timestone/divider_count_100Hz0_carry__1_n_5
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.108     0.142 r  timestone/divider_count_100Hz[11]_i_1/O
                         net (fo=1, routed)           0.000     0.142    timestone/divider_count_100Hz_0[11]
    SLICE_X46Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[11]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.466    -0.116    
    SLICE_X46Y95         FDCE (Hold_fdce_C_D)         0.120     0.004    timestone/divider_count_100Hz_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.274ns (37.083%)  route 0.465ns (62.917%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_1Hz_reg[19]/Q
                         net (fo=3, routed)           0.465     0.030    timestone/divider_count_1Hz[19]
    SLICE_X50Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.075 r  timestone/divider_count_1Hz0_carry__3_i_2/O
                         net (fo=1, routed)           0.000     0.075    timestone/divider_count_1Hz0_carry__3_i_2_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.140 r  timestone/divider_count_1Hz0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.140    timestone/divider_count_1Hz0_carry__3_n_5
    SLICE_X50Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X50Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.466    -0.133    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134     0.001    timestone/divider_count_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.486ns (65.136%)  route 0.260ns (34.864%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  timestone/divider_count_100Hz_reg[6]/Q
                         net (fo=4, routed)           0.113    -0.344    timestone/divider_count_100Hz[6]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.197 r  timestone/divider_count_100Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.197    timestone/divider_count_100Hz0_carry__0_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091    -0.106 r  timestone/divider_count_100Hz0_carry__1/O[1]
                         net (fo=1, routed)           0.147     0.041    timestone/divider_count_100Hz0_carry__1_n_6
    SLICE_X46Y94         LUT5 (Prop_lut5_I4_O)        0.107     0.148 r  timestone/divider_count_100Hz[10]_i_1/O
                         net (fo=1, routed)           0.000     0.148    timestone/divider_count_100Hz_0[10]
    SLICE_X46Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[10]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.466    -0.116    
    SLICE_X46Y94         FDCE (Hold_fdce_C_D)         0.121     0.005    timestone/divider_count_100Hz_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.416ns (56.741%)  route 0.317ns (43.259%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  timestone/divider_count_100Hz_reg[1]/Q
                         net (fo=3, routed)           0.094    -0.340    timestone/divider_count_100Hz[1]
    SLICE_X47Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145    -0.195 r  timestone/divider_count_100Hz0_carry/O[1]
                         net (fo=1, routed)           0.223     0.028    timestone/divider_count_100Hz0_carry_n_6
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.107     0.135 r  timestone/divider_count_100Hz[2]_i_1/O
                         net (fo=1, routed)           0.000     0.135    timestone/divider_count_100Hz_0[2]
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[2]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.466    -0.132    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.121    -0.011    timestone/divider_count_100Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      192.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.728ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/C
                         clock pessimism              0.601   199.091    
                         clock uncertainty           -0.466   198.625    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524   198.101    timestone/divider_count_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                        198.101    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.728    

Slack (MET) :             192.728ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.601   199.091    
                         clock uncertainty           -0.466   198.625    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524   198.101    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                        198.101    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.728    

Slack (MET) :             192.728ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
                         clock pessimism              0.601   199.091    
                         clock uncertainty           -0.466   198.625    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524   198.101    timestone/divider_count_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                        198.101    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.728    

Slack (MET) :             192.728ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[4]/C
                         clock pessimism              0.601   199.091    
                         clock uncertainty           -0.466   198.625    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524   198.101    timestone/divider_count_1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                        198.101    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.728    

Slack (MET) :             192.761ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.120ns (17.996%)  route 5.104ns (82.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.519     5.315    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.466   198.600    
    SLICE_X50Y92         FDSE (Setup_fdse_C_S)       -0.524   198.076    timestone/divider_count_1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                        198.076    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                192.761    

Slack (MET) :             192.761ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.120ns (17.996%)  route 5.104ns (82.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.519     5.315    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.466   198.600    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524   198.076    timestone/divider_count_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                        198.076    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                192.761    

Slack (MET) :             192.761ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.120ns (17.996%)  route 5.104ns (82.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.519     5.315    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.466   198.600    
    SLICE_X50Y92         FDSE (Setup_fdse_C_S)       -0.524   198.076    timestone/divider_count_1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                        198.076    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                192.761    

Slack (MET) :             192.761ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.120ns (17.996%)  route 5.104ns (82.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.519     5.315    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.466   198.600    
    SLICE_X50Y92         FDSE (Setup_fdse_C_S)       -0.524   198.076    timestone/divider_count_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                        198.076    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                192.761    

Slack (MET) :             192.801ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.120ns (17.829%)  route 5.162ns (82.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.631    -0.909    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  timestone/divider_count_1Hz_reg[3]/Q
                         net (fo=3, routed)           2.107     1.716    timestone/divider_count_1Hz[3]
    SLICE_X51Y91         LUT4 (Prop_lut4_I1_O)        0.152     1.868 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     2.273    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.326     2.599 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.073     3.672    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          1.577     5.373    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X51Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
                         clock pessimism              0.579   199.069    
                         clock uncertainty           -0.466   198.603    
    SLICE_X51Y91         FDRE (Setup_fdre_C_R)       -0.429   198.174    timestone/divider_count_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                        198.174    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                192.801    

Slack (MET) :             192.906ns  (required time - arrival time)
  Source:                 timestone/divider_count_500Hz_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.828ns (13.412%)  route 5.346ns (86.588%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.633    -0.907    timestone/clk_5MHz
    SLICE_X48Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.451 f  timestone/divider_count_500Hz_reg[8]/Q
                         net (fo=3, routed)           1.716     1.266    timestone/divider_count_500Hz[8]
    SLICE_X49Y92         LUT4 (Prop_lut4_I2_O)        0.124     1.390 f  timestone/divider_count_500Hz[25]_i_6/O
                         net (fo=1, routed)           0.402     1.792    timestone/divider_count_500Hz[25]_i_6_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I4_O)        0.124     1.916 f  timestone/divider_count_500Hz[25]_i_3/O
                         net (fo=2, routed)           1.793     3.709    timestone/divider_count_500Hz[25]_i_3_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.833 r  timestone/divider_count_500Hz[25]_i_1/O
                         net (fo=26, routed)          1.434     5.267    timestone/divider_count_500Hz[25]_i_1_n_0
    SLICE_X48Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X48Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[10]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.466   198.602    
    SLICE_X48Y92         FDRE (Setup_fdre_C_R)       -0.429   198.173    timestone/divider_count_500Hz_reg[10]
  -------------------------------------------------------------------
                         required time                        198.173    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                192.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.395ns (58.570%)  route 0.279ns (41.430%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  timestone/divider_count_100Hz_reg[6]/Q
                         net (fo=4, routed)           0.113    -0.344    timestone/divider_count_100Hz[6]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.198 r  timestone/divider_count_100Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.166    -0.032    timestone/divider_count_100Hz0_carry__0_n_5
    SLICE_X46Y94         LUT5 (Prop_lut5_I4_O)        0.108     0.076 r  timestone/divider_count_100Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     0.076    timestone/divider_count_100Hz_0[7]
    SLICE_X46Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y94         FDPE                                         r  timestone/divider_count_100Hz_reg[7]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.466    -0.116    
    SLICE_X46Y94         FDPE (Hold_fdpe_C_D)         0.120     0.004    timestone/divider_count_100Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.249ns (37.784%)  route 0.410ns (62.216%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X48Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  timestone/divider_count_500Hz_reg[16]/Q
                         net (fo=3, routed)           0.410    -0.047    timestone/divider_count_500Hz[16]
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.002 r  timestone/divider_count_500Hz0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    -0.002    timestone/divider_count_500Hz0_carry__2_i_1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.061 r  timestone/divider_count_500Hz0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.061    timestone/data0[16]
    SLICE_X48Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X48Y93         FDRE                                         r  timestone/divider_count_500Hz_reg[16]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.466    -0.132    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.105    -0.027    timestone/divider_count_500Hz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.249ns (37.784%)  route 0.410ns (62.216%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y90         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_500Hz_reg[4]/Q
                         net (fo=3, routed)           0.410    -0.048    timestone/divider_count_500Hz[4]
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.003 r  timestone/divider_count_500Hz0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.003    timestone/divider_count_500Hz0_carry_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.060 r  timestone/divider_count_500Hz0_carry/O[3]
                         net (fo=1, routed)           0.000     0.060    timestone/data0[4]
    SLICE_X48Y90         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X48Y90         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.466    -0.133    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.105    -0.028    timestone/divider_count_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.249ns (37.784%)  route 0.410ns (62.216%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDSE (Prop_fdse_C_Q)         0.141    -0.458 f  timestone/divider_count_500Hz_reg[8]/Q
                         net (fo=3, routed)           0.410    -0.048    timestone/divider_count_500Hz[8]
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.003 r  timestone/divider_count_500Hz0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.003    timestone/divider_count_500Hz0_carry__0_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.060 r  timestone/divider_count_500Hz0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.060    timestone/data0[8]
    SLICE_X48Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X48Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[8]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.466    -0.133    
    SLICE_X48Y91         FDSE (Hold_fdse_C_D)         0.105    -0.028    timestone/divider_count_500Hz_reg[8]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.386ns (56.444%)  route 0.298ns (43.556%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.434 f  timestone/divider_count_100Hz_reg[1]/Q
                         net (fo=3, routed)           0.094    -0.340    timestone/divider_count_100Hz[1]
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.295 r  timestone/divider_count_100Hz0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.295    timestone/divider_count_100Hz0_carry_i_4_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.225 r  timestone/divider_count_100Hz0_carry/O[0]
                         net (fo=1, routed)           0.204    -0.021    timestone/divider_count_100Hz0_carry_n_7
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.107     0.086 r  timestone/divider_count_100Hz[1]_i_1/O
                         net (fo=1, routed)           0.000     0.086    timestone/divider_count_100Hz_0[1]
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[1]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.466    -0.132    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.120    -0.012    timestone/divider_count_100Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 timestone/pulse_500Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/pulse_500Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.753%)  route 0.484ns (72.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y95         FDRE                                         r  timestone/pulse_500Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  timestone/pulse_500Hz_reg/Q
                         net (fo=14, routed)          0.484     0.027    timestone/pulse_500Hz
    SLICE_X49Y95         LUT5 (Prop_lut5_I0_O)        0.045     0.072 r  timestone/pulse_500Hz_i_1/O
                         net (fo=1, routed)           0.000     0.072    timestone/pulse_500Hz_i_1_n_0
    SLICE_X49Y95         FDRE                                         r  timestone/pulse_500Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X49Y95         FDRE                                         r  timestone/pulse_500Hz_reg/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.466    -0.132    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.091    -0.041    timestone/pulse_500Hz_reg
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.461ns (62.263%)  route 0.279ns (37.737%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  timestone/divider_count_100Hz_reg[6]/Q
                         net (fo=4, routed)           0.113    -0.344    timestone/divider_count_100Hz[6]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.197 r  timestone/divider_count_100Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.197    timestone/divider_count_100Hz0_carry__0_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.132 r  timestone/divider_count_100Hz0_carry__1/O[2]
                         net (fo=1, routed)           0.166     0.034    timestone/divider_count_100Hz0_carry__1_n_5
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.108     0.142 r  timestone/divider_count_100Hz[11]_i_1/O
                         net (fo=1, routed)           0.000     0.142    timestone/divider_count_100Hz_0[11]
    SLICE_X46Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y95         FDCE                                         r  timestone/divider_count_100Hz_reg[11]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.466    -0.116    
    SLICE_X46Y95         FDCE (Hold_fdce_C_D)         0.120     0.004    timestone/divider_count_100Hz_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.274ns (37.083%)  route 0.465ns (62.917%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_1Hz_reg[19]/Q
                         net (fo=3, routed)           0.465     0.030    timestone/divider_count_1Hz[19]
    SLICE_X50Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.075 r  timestone/divider_count_1Hz0_carry__3_i_2/O
                         net (fo=1, routed)           0.000     0.075    timestone/divider_count_1Hz0_carry__3_i_2_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.140 r  timestone/divider_count_1Hz0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.140    timestone/divider_count_1Hz0_carry__3_n_5
    SLICE_X50Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X50Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.466    -0.133    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134     0.001    timestone/divider_count_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.486ns (65.136%)  route 0.260ns (34.864%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X49Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  timestone/divider_count_100Hz_reg[6]/Q
                         net (fo=4, routed)           0.113    -0.344    timestone/divider_count_100Hz[6]
    SLICE_X47Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.197 r  timestone/divider_count_100Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.197    timestone/divider_count_100Hz0_carry__0_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091    -0.106 r  timestone/divider_count_100Hz0_carry__1/O[1]
                         net (fo=1, routed)           0.147     0.041    timestone/divider_count_100Hz0_carry__1_n_6
    SLICE_X46Y94         LUT5 (Prop_lut5_I4_O)        0.107     0.148 r  timestone/divider_count_100Hz[10]_i_1/O
                         net (fo=1, routed)           0.000     0.148    timestone/divider_count_100Hz_0[10]
    SLICE_X46Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y94         FDCE                                         r  timestone/divider_count_100Hz_reg[10]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.466    -0.116    
    SLICE_X46Y94         FDCE (Hold_fdce_C_D)         0.121     0.005    timestone/divider_count_100Hz_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 timestone/divider_count_100Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_100Hz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.416ns (56.741%)  route 0.317ns (43.259%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.929ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  timestone/divider_count_100Hz_reg[1]/Q
                         net (fo=3, routed)           0.094    -0.340    timestone/divider_count_100Hz[1]
    SLICE_X47Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145    -0.195 r  timestone/divider_count_100Hz0_carry/O[1]
                         net (fo=1, routed)           0.223     0.028    timestone/divider_count_100Hz0_carry_n_6
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.107     0.135 r  timestone/divider_count_100Hz[2]_i_1/O
                         net (fo=1, routed)           0.000     0.135    timestone/divider_count_100Hz_0[2]
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=72, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X46Y93         FDCE                                         r  timestone/divider_count_100Hz_reg[2]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.466    -0.132    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.121    -0.011    timestone/divider_count_100Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.146    





