Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 17:26:01 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/sigmoid_top_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7k325t
| Design State : Synthesized
---------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------+
|      Characteristics      |                                Path #1                                |
+---------------------------+-----------------------------------------------------------------------+
| Requirement               | 10.000                                                                |
| Path Delay                | 6.477                                                                 |
| Logic Delay               | 4.183(65%)                                                            |
| Net Delay                 | 2.294(35%)                                                            |
| Clock Skew                | -0.027                                                                |
| Slack                     | 2.302                                                                 |
| Clock Relationship        | Safely Timed                                                          |
| Clock Group               | 1                                                                     |
| Logic Levels              | 4                                                                     |
| Routes                    | NA                                                                    |
| Logical Path              | DSP48E1/CLK-(1)-LUT1-(23)-DSP48E1-(14)-LUT5-(4)-LUT6-(1)-DSP48E1/D[1] |
| Start Point Clock         | ap_clk                                                                |
| End Point Clock           | ap_clk                                                                |
| DSP Block                 | Seq                                                                   |
| BRAM                      | None                                                                  |
| IO Crossings              | 0                                                                     |
| Config Crossings          | 0                                                                     |
| SLR Crossings             | 0                                                                     |
| PBlocks                   | 0                                                                     |
| High Fanout               | 23                                                                    |
| Dont Touch                | 0                                                                     |
| Mark Debug                | 0                                                                     |
| Start Point Pin Primitive | DSP48E1/CLK                                                           |
| End Point Pin Primitive   | DSP48E1/D[1]                                                          |
| Start Point Pin           | j_reg_909_reg/CLK                                                     |
| End Point Pin             | p_reg_reg/D[1]                                                        |
+---------------------------+-----------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (396, 700)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+
| End Point Clock | Requirement |  0 |  1 |  2 |  3 |  4 |
+-----------------+-------------+----+----+----+----+----+
| ap_clk          | 10.000ns    | 55 | 15 | 23 | 12 | 38 |
+-----------------+-------------+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 143 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


