-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tiled_conv_load_layer_params_from_DRAM is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    weight_buf_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_buf_0_ce0 : OUT STD_LOGIC;
    weight_buf_0_we0 : OUT STD_LOGIC;
    weight_buf_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weight_buf_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_buf_1_ce0 : OUT STD_LOGIC;
    weight_buf_1_we0 : OUT STD_LOGIC;
    weight_buf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weight_buf_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_buf_2_ce0 : OUT STD_LOGIC;
    weight_buf_2_we0 : OUT STD_LOGIC;
    weight_buf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weight_buf_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_buf_3_ce0 : OUT STD_LOGIC;
    weight_buf_3_we0 : OUT STD_LOGIC;
    weight_buf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weight_buf_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_buf_4_ce0 : OUT STD_LOGIC;
    weight_buf_4_we0 : OUT STD_LOGIC;
    weight_buf_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weight_buf_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_buf_5_ce0 : OUT STD_LOGIC;
    weight_buf_5_we0 : OUT STD_LOGIC;
    weight_buf_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weight_buf_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_buf_6_ce0 : OUT STD_LOGIC;
    weight_buf_6_we0 : OUT STD_LOGIC;
    weight_buf_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_wt_AWVALID : OUT STD_LOGIC;
    m_axi_wt_AWREADY : IN STD_LOGIC;
    m_axi_wt_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_wt_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_wt_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_wt_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_wt_WVALID : OUT STD_LOGIC;
    m_axi_wt_WREADY : IN STD_LOGIC;
    m_axi_wt_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_wt_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_WLAST : OUT STD_LOGIC;
    m_axi_wt_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_wt_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_wt_ARVALID : OUT STD_LOGIC;
    m_axi_wt_ARREADY : IN STD_LOGIC;
    m_axi_wt_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_wt_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_wt_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_wt_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_wt_RVALID : IN STD_LOGIC;
    m_axi_wt_RREADY : OUT STD_LOGIC;
    m_axi_wt_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_wt_RLAST : IN STD_LOGIC;
    m_axi_wt_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_wt_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axi_wt_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_wt_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_BVALID : IN STD_LOGIC;
    m_axi_wt_BREADY : OUT STD_LOGIC;
    m_axi_wt_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_wt_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    weights : IN STD_LOGIC_VECTOR (63 downto 0);
    bias : IN STD_LOGIC_VECTOR (63 downto 0);
    kernel_group : IN STD_LOGIC_VECTOR (3 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of tiled_conv_load_layer_params_from_DRAM is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (20 downto 0) := "000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (20 downto 0) := "000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (20 downto 0) := "000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (20 downto 0) := "000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (20 downto 0) := "001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (20 downto 0) := "010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_24C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001001100";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv15_126 : STD_LOGIC_VECTOR (14 downto 0) := "000000100100110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal wt_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal mul_ln73_fu_218_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_reg_423 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln_reg_428 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln3_reg_439 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_done : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_idle : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_ready : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWVALID : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WVALID : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WLAST : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARVALID : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_RREADY : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_BREADY : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_done : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_idle : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_ready : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWVALID : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WVALID : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WLAST : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARVALID : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_RREADY : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_BREADY : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag4_0_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag4_0_out_ap_vld : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf16_07_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf16_07_out_ap_vld : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag8_0_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag8_0_out_ap_vld : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf_06_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf_06_out_ap_vld : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf2_05_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf2_05_out_ap_vld : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag11_0_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag11_0_out_ap_vld : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag_0_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag_0_out_ap_vld : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf3_04_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf3_04_out_ap_vld : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal sext_ln73_fu_243_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln91_fu_280_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal kernel_offset_fu_206_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_fu_218_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_fu_218_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_1_fu_224_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln73_fu_227_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln_fu_253_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln91_fu_260_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln91_fu_264_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln96_fu_314_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln96_1_fu_322_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln96_2_fu_330_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln96_3_fu_338_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal mul_ln73_fu_218_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component tiled_conv_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_wt_AWVALID : OUT STD_LOGIC;
        m_axi_wt_AWREADY : IN STD_LOGIC;
        m_axi_wt_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WVALID : OUT STD_LOGIC;
        m_axi_wt_WREADY : IN STD_LOGIC;
        m_axi_wt_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_WLAST : OUT STD_LOGIC;
        m_axi_wt_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARVALID : OUT STD_LOGIC;
        m_axi_wt_ARREADY : IN STD_LOGIC;
        m_axi_wt_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RVALID : IN STD_LOGIC;
        m_axi_wt_RREADY : OUT STD_LOGIC;
        m_axi_wt_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_RLAST : IN STD_LOGIC;
        m_axi_wt_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_wt_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BVALID : IN STD_LOGIC;
        m_axi_wt_BREADY : OUT STD_LOGIC;
        m_axi_wt_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln73 : IN STD_LOGIC_VECTOR (62 downto 0);
        weight_buf_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_0_ce0 : OUT STD_LOGIC;
        weight_buf_0_we0 : OUT STD_LOGIC;
        weight_buf_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_1_ce0 : OUT STD_LOGIC;
        weight_buf_1_we0 : OUT STD_LOGIC;
        weight_buf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_2_ce0 : OUT STD_LOGIC;
        weight_buf_2_we0 : OUT STD_LOGIC;
        weight_buf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_3_ce0 : OUT STD_LOGIC;
        weight_buf_3_we0 : OUT STD_LOGIC;
        weight_buf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_4_ce0 : OUT STD_LOGIC;
        weight_buf_4_we0 : OUT STD_LOGIC;
        weight_buf_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_5_ce0 : OUT STD_LOGIC;
        weight_buf_5_we0 : OUT STD_LOGIC;
        weight_buf_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_6_ce0 : OUT STD_LOGIC;
        weight_buf_6_we0 : OUT STD_LOGIC;
        weight_buf_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_load_layer_params_from_DRAM_Pipeline_BIAS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_wt_AWVALID : OUT STD_LOGIC;
        m_axi_wt_AWREADY : IN STD_LOGIC;
        m_axi_wt_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WVALID : OUT STD_LOGIC;
        m_axi_wt_WREADY : IN STD_LOGIC;
        m_axi_wt_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_WLAST : OUT STD_LOGIC;
        m_axi_wt_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARVALID : OUT STD_LOGIC;
        m_axi_wt_ARREADY : IN STD_LOGIC;
        m_axi_wt_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RVALID : IN STD_LOGIC;
        m_axi_wt_RREADY : OUT STD_LOGIC;
        m_axi_wt_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_RLAST : IN STD_LOGIC;
        m_axi_wt_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_wt_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BVALID : IN STD_LOGIC;
        m_axi_wt_BREADY : OUT STD_LOGIC;
        m_axi_wt_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln91 : IN STD_LOGIC_VECTOR (62 downto 0);
        write_flag4_0_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        write_flag4_0_out_ap_vld : OUT STD_LOGIC;
        bias_buf16_07_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_buf16_07_out_ap_vld : OUT STD_LOGIC;
        write_flag8_0_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        write_flag8_0_out_ap_vld : OUT STD_LOGIC;
        bias_buf_06_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_buf_06_out_ap_vld : OUT STD_LOGIC;
        bias_buf2_05_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_buf2_05_out_ap_vld : OUT STD_LOGIC;
        write_flag11_0_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        write_flag11_0_out_ap_vld : OUT STD_LOGIC;
        write_flag_0_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        write_flag_0_out_ap_vld : OUT STD_LOGIC;
        bias_buf3_04_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_buf3_04_out_ap_vld : OUT STD_LOGIC );
    end component;


    component tiled_conv_mul_6ns_10ns_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;



begin
    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170 : component tiled_conv_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start,
        ap_done => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_done,
        ap_idle => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_idle,
        ap_ready => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_ready,
        m_axi_wt_AWVALID => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWVALID,
        m_axi_wt_AWREADY => ap_const_logic_0,
        m_axi_wt_AWADDR => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWADDR,
        m_axi_wt_AWID => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWID,
        m_axi_wt_AWLEN => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWPROT,
        m_axi_wt_AWQOS => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWQOS,
        m_axi_wt_AWREGION => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWREGION,
        m_axi_wt_AWUSER => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWUSER,
        m_axi_wt_WVALID => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WVALID,
        m_axi_wt_WREADY => ap_const_logic_0,
        m_axi_wt_WDATA => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WDATA,
        m_axi_wt_WSTRB => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WSTRB,
        m_axi_wt_WLAST => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WLAST,
        m_axi_wt_WID => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WID,
        m_axi_wt_WUSER => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WUSER,
        m_axi_wt_ARVALID => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARVALID,
        m_axi_wt_ARREADY => m_axi_wt_ARREADY,
        m_axi_wt_ARADDR => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARADDR,
        m_axi_wt_ARID => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARID,
        m_axi_wt_ARLEN => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARPROT,
        m_axi_wt_ARQOS => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARQOS,
        m_axi_wt_ARREGION => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARREGION,
        m_axi_wt_ARUSER => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARUSER,
        m_axi_wt_RVALID => m_axi_wt_RVALID,
        m_axi_wt_RREADY => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_RREADY,
        m_axi_wt_RDATA => m_axi_wt_RDATA,
        m_axi_wt_RLAST => m_axi_wt_RLAST,
        m_axi_wt_RID => m_axi_wt_RID,
        m_axi_wt_RFIFONUM => m_axi_wt_RFIFONUM,
        m_axi_wt_RUSER => m_axi_wt_RUSER,
        m_axi_wt_RRESP => m_axi_wt_RRESP,
        m_axi_wt_BVALID => ap_const_logic_0,
        m_axi_wt_BREADY => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_BREADY,
        m_axi_wt_BRESP => ap_const_lv2_0,
        m_axi_wt_BID => ap_const_lv1_0,
        m_axi_wt_BUSER => ap_const_lv1_0,
        sext_ln73 => trunc_ln_reg_428,
        weight_buf_0_address0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_address0,
        weight_buf_0_ce0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_ce0,
        weight_buf_0_we0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_we0,
        weight_buf_0_d0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_d0,
        weight_buf_1_address0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_address0,
        weight_buf_1_ce0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_ce0,
        weight_buf_1_we0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_we0,
        weight_buf_1_d0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_d0,
        weight_buf_2_address0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_address0,
        weight_buf_2_ce0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_ce0,
        weight_buf_2_we0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_we0,
        weight_buf_2_d0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_d0,
        weight_buf_3_address0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_address0,
        weight_buf_3_ce0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_ce0,
        weight_buf_3_we0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_we0,
        weight_buf_3_d0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_d0,
        weight_buf_4_address0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_address0,
        weight_buf_4_ce0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_ce0,
        weight_buf_4_we0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_we0,
        weight_buf_4_d0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_d0,
        weight_buf_5_address0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_address0,
        weight_buf_5_ce0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_ce0,
        weight_buf_5_we0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_we0,
        weight_buf_5_d0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_d0,
        weight_buf_6_address0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_address0,
        weight_buf_6_ce0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_ce0,
        weight_buf_6_we0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_we0,
        weight_buf_6_d0 => grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_d0);

    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191 : component tiled_conv_load_layer_params_from_DRAM_Pipeline_BIAS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start,
        ap_done => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_done,
        ap_idle => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_idle,
        ap_ready => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_ready,
        m_axi_wt_AWVALID => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWVALID,
        m_axi_wt_AWREADY => ap_const_logic_0,
        m_axi_wt_AWADDR => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWADDR,
        m_axi_wt_AWID => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWID,
        m_axi_wt_AWLEN => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWPROT,
        m_axi_wt_AWQOS => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWQOS,
        m_axi_wt_AWREGION => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWREGION,
        m_axi_wt_AWUSER => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWUSER,
        m_axi_wt_WVALID => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WVALID,
        m_axi_wt_WREADY => ap_const_logic_0,
        m_axi_wt_WDATA => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WDATA,
        m_axi_wt_WSTRB => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WSTRB,
        m_axi_wt_WLAST => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WLAST,
        m_axi_wt_WID => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WID,
        m_axi_wt_WUSER => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WUSER,
        m_axi_wt_ARVALID => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARVALID,
        m_axi_wt_ARREADY => m_axi_wt_ARREADY,
        m_axi_wt_ARADDR => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARADDR,
        m_axi_wt_ARID => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARID,
        m_axi_wt_ARLEN => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARPROT,
        m_axi_wt_ARQOS => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARQOS,
        m_axi_wt_ARREGION => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARREGION,
        m_axi_wt_ARUSER => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARUSER,
        m_axi_wt_RVALID => m_axi_wt_RVALID,
        m_axi_wt_RREADY => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_RREADY,
        m_axi_wt_RDATA => m_axi_wt_RDATA,
        m_axi_wt_RLAST => m_axi_wt_RLAST,
        m_axi_wt_RID => m_axi_wt_RID,
        m_axi_wt_RFIFONUM => m_axi_wt_RFIFONUM,
        m_axi_wt_RUSER => m_axi_wt_RUSER,
        m_axi_wt_RRESP => m_axi_wt_RRESP,
        m_axi_wt_BVALID => ap_const_logic_0,
        m_axi_wt_BREADY => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_BREADY,
        m_axi_wt_BRESP => ap_const_lv2_0,
        m_axi_wt_BID => ap_const_lv1_0,
        m_axi_wt_BUSER => ap_const_lv1_0,
        sext_ln91 => trunc_ln3_reg_439,
        write_flag4_0_out => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag4_0_out,
        write_flag4_0_out_ap_vld => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag4_0_out_ap_vld,
        bias_buf16_07_out => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf16_07_out,
        bias_buf16_07_out_ap_vld => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf16_07_out_ap_vld,
        write_flag8_0_out => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag8_0_out,
        write_flag8_0_out_ap_vld => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag8_0_out_ap_vld,
        bias_buf_06_out => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf_06_out,
        bias_buf_06_out_ap_vld => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf_06_out_ap_vld,
        bias_buf2_05_out => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf2_05_out,
        bias_buf2_05_out_ap_vld => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf2_05_out_ap_vld,
        write_flag11_0_out => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag11_0_out,
        write_flag11_0_out_ap_vld => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag11_0_out_ap_vld,
        write_flag_0_out => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag_0_out,
        write_flag_0_out_ap_vld => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag_0_out_ap_vld,
        bias_buf3_04_out => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf3_04_out,
        bias_buf3_04_out_ap_vld => grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf3_04_out_ap_vld);

    mul_6ns_10ns_15_1_1_U32 : component tiled_conv_mul_6ns_10ns_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 10,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln73_fu_218_p0,
        din1 => mul_ln73_fu_218_p1,
        dout => mul_ln73_fu_218_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv16_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    ap_return_0_preg <= select_ln96_fu_314_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv16_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    ap_return_1_preg <= select_ln96_1_fu_322_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv16_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    ap_return_2_preg <= select_ln96_2_fu_330_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv16_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    ap_return_3_preg <= select_ln96_3_fu_338_p3;
                end if; 
            end if;
        end if;
    end process;


    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_ready = ap_const_logic_1)) then 
                    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_ready = ap_const_logic_1)) then 
                    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                mul_ln73_reg_423 <= mul_ln73_fu_218_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                trunc_ln3_reg_439 <= add_ln91_fu_264_p2(63 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                trunc_ln_reg_428 <= add_ln73_fu_227_p2(63 downto 1);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, m_axi_wt_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state12, ap_CS_fsm_state11, grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_done, grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_done, ap_CS_fsm_state20)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_wt_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (m_axi_wt_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln73_fu_227_p2 <= std_logic_vector(unsigned(zext_ln73_1_fu_224_p1) + unsigned(weights));
    add_ln91_fu_264_p2 <= std_logic_vector(unsigned(zext_ln91_fu_260_p1) + unsigned(bias));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_done)
    begin
        if ((grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(m_axi_wt_ARREADY)
    begin
        if ((m_axi_wt_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_done)
    begin
        if ((grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(m_axi_wt_ARREADY)
    begin
        if ((m_axi_wt_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_state21, select_ln96_fu_314_p3, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ap_return_0 <= select_ln96_fu_314_p3;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_CS_fsm_state21, select_ln96_1_fu_322_p3, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ap_return_1 <= select_ln96_1_fu_322_p3;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state21, select_ln96_2_fu_330_p3, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ap_return_2 <= select_ln96_2_fu_330_p3;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state21, select_ln96_3_fu_338_p3, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ap_return_3 <= select_ln96_3_fu_338_p3;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;

    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start <= grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start_reg;
    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start_reg;
    kernel_offset_fu_206_p3 <= (kernel_group & ap_const_lv2_0);

    m_axi_wt_ARADDR_assign_proc : process(m_axi_wt_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state12, ap_CS_fsm_state11, grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARADDR, grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARADDR, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state20, sext_ln73_fu_243_p1, sext_ln91_fu_280_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (m_axi_wt_ARREADY = ap_const_logic_1))) then 
            m_axi_wt_ARADDR <= sext_ln91_fu_280_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_wt_ARREADY = ap_const_logic_1))) then 
            m_axi_wt_ARADDR <= sext_ln73_fu_243_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            m_axi_wt_ARADDR <= grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_wt_ARADDR <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARADDR;
        else 
            m_axi_wt_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_wt_ARBURST_assign_proc : process(ap_CS_fsm_state11, grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARBURST, grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARBURST, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            m_axi_wt_ARBURST <= grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_wt_ARBURST <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARBURST;
        else 
            m_axi_wt_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_wt_ARCACHE_assign_proc : process(ap_CS_fsm_state11, grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARCACHE, grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARCACHE, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            m_axi_wt_ARCACHE <= grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_wt_ARCACHE <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARCACHE;
        else 
            m_axi_wt_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_wt_ARID_assign_proc : process(ap_CS_fsm_state11, grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARID, grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARID, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            m_axi_wt_ARID <= grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_wt_ARID <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARID;
        else 
            m_axi_wt_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_wt_ARLEN_assign_proc : process(m_axi_wt_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state12, ap_CS_fsm_state11, grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARLEN, grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARLEN, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (m_axi_wt_ARREADY = ap_const_logic_1))) then 
            m_axi_wt_ARLEN <= ap_const_lv32_4;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_wt_ARREADY = ap_const_logic_1))) then 
            m_axi_wt_ARLEN <= ap_const_lv32_24C;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            m_axi_wt_ARLEN <= grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_wt_ARLEN <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARLEN;
        else 
            m_axi_wt_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_wt_ARLOCK_assign_proc : process(ap_CS_fsm_state11, grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARLOCK, grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARLOCK, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            m_axi_wt_ARLOCK <= grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_wt_ARLOCK <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARLOCK;
        else 
            m_axi_wt_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_wt_ARPROT_assign_proc : process(ap_CS_fsm_state11, grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARPROT, grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARPROT, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            m_axi_wt_ARPROT <= grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_wt_ARPROT <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARPROT;
        else 
            m_axi_wt_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_wt_ARQOS_assign_proc : process(ap_CS_fsm_state11, grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARQOS, grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARQOS, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            m_axi_wt_ARQOS <= grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_wt_ARQOS <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARQOS;
        else 
            m_axi_wt_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_wt_ARREGION_assign_proc : process(ap_CS_fsm_state11, grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARREGION, grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARREGION, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            m_axi_wt_ARREGION <= grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_wt_ARREGION <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARREGION;
        else 
            m_axi_wt_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_wt_ARSIZE_assign_proc : process(ap_CS_fsm_state11, grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARSIZE, grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARSIZE, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            m_axi_wt_ARSIZE <= grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_wt_ARSIZE <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARSIZE;
        else 
            m_axi_wt_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_wt_ARUSER_assign_proc : process(ap_CS_fsm_state11, grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARUSER, grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARUSER, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            m_axi_wt_ARUSER <= grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_wt_ARUSER <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARUSER;
        else 
            m_axi_wt_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_wt_ARVALID_assign_proc : process(m_axi_wt_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state12, ap_CS_fsm_state11, grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARVALID, grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARVALID, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state12) and (m_axi_wt_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_wt_ARREADY = ap_const_logic_1)))) then 
            m_axi_wt_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            m_axi_wt_ARVALID <= grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_wt_ARVALID <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARVALID;
        else 
            m_axi_wt_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_wt_AWADDR <= ap_const_lv64_0;
    m_axi_wt_AWBURST <= ap_const_lv2_0;
    m_axi_wt_AWCACHE <= ap_const_lv4_0;
    m_axi_wt_AWID <= ap_const_lv1_0;
    m_axi_wt_AWLEN <= ap_const_lv32_0;
    m_axi_wt_AWLOCK <= ap_const_lv2_0;
    m_axi_wt_AWPROT <= ap_const_lv3_0;
    m_axi_wt_AWQOS <= ap_const_lv4_0;
    m_axi_wt_AWREGION <= ap_const_lv4_0;
    m_axi_wt_AWSIZE <= ap_const_lv3_0;
    m_axi_wt_AWUSER <= ap_const_lv1_0;
    m_axi_wt_AWVALID <= ap_const_logic_0;
    m_axi_wt_BREADY <= ap_const_logic_0;

    m_axi_wt_RREADY_assign_proc : process(ap_CS_fsm_state11, grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_RREADY, grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_RREADY, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            m_axi_wt_RREADY <= grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_wt_RREADY <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_RREADY;
        else 
            m_axi_wt_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_wt_WDATA <= ap_const_lv16_0;
    m_axi_wt_WID <= ap_const_lv1_0;
    m_axi_wt_WLAST <= ap_const_logic_0;
    m_axi_wt_WSTRB <= ap_const_lv2_0;
    m_axi_wt_WUSER <= ap_const_lv1_0;
    m_axi_wt_WVALID <= ap_const_logic_0;
    mul_ln73_fu_218_p0 <= mul_ln73_fu_218_p00(6 - 1 downto 0);
    mul_ln73_fu_218_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_offset_fu_206_p3),15));
    mul_ln73_fu_218_p1 <= ap_const_lv15_126(10 - 1 downto 0);
    select_ln96_1_fu_322_p3 <= 
        grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf16_07_out when (grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag4_0_out(0) = '1') else 
        p_read1;
    select_ln96_2_fu_330_p3 <= 
        grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf2_05_out when (grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag8_0_out(0) = '1') else 
        p_read2;
    select_ln96_3_fu_338_p3 <= 
        grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf3_04_out when (grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag11_0_out(0) = '1') else 
        p_read3;
    select_ln96_fu_314_p3 <= 
        grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf_06_out when (grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag_0_out(0) = '1') else 
        p_read;
        sext_ln73_fu_243_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_428),64));

        sext_ln91_fu_280_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln3_reg_439),64));

    shl_ln_fu_253_p3 <= (kernel_group & ap_const_lv3_0);
    weight_buf_0_address0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_address0;
    weight_buf_0_ce0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_ce0;
    weight_buf_0_d0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_d0;
    weight_buf_0_we0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_we0;
    weight_buf_1_address0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_address0;
    weight_buf_1_ce0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_ce0;
    weight_buf_1_d0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_d0;
    weight_buf_1_we0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_we0;
    weight_buf_2_address0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_address0;
    weight_buf_2_ce0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_ce0;
    weight_buf_2_d0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_d0;
    weight_buf_2_we0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_we0;
    weight_buf_3_address0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_address0;
    weight_buf_3_ce0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_ce0;
    weight_buf_3_d0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_d0;
    weight_buf_3_we0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_we0;
    weight_buf_4_address0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_address0;
    weight_buf_4_ce0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_ce0;
    weight_buf_4_d0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_d0;
    weight_buf_4_we0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_we0;
    weight_buf_5_address0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_address0;
    weight_buf_5_ce0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_ce0;
    weight_buf_5_d0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_d0;
    weight_buf_5_we0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_we0;
    weight_buf_6_address0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_address0;
    weight_buf_6_ce0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_ce0;
    weight_buf_6_d0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_d0;
    weight_buf_6_we0 <= grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_we0;

    wt_blk_n_AR_assign_proc : process(m_axi_wt_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            wt_blk_n_AR <= m_axi_wt_ARREADY;
        else 
            wt_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

    zext_ln73_1_fu_224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln73_reg_423),64));
    zext_ln91_fu_260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_253_p3),64));
end behav;
