ISim log file
Running: Z:\lab3\lab3\test_isim_beh.exe -gui -tclbatch isim.cmd -wdb Z:/lab3/lab3/test_isim_beh.wdb 
ISim M.70d (signature 0x36e8438f)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.uut.ram1.inst.blk_mem_gen_v4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run all
Stopped at time : 6651190 ns : File "//VBOXSVR/virtual_share_files/lab3/lab3/test.v" Line 55
# restart
# restart
# restart
# restart
# run 10ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.uut.ram1.inst.blk_mem_gen_v4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# restart
# run 10ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.uut.ram1.inst.blk_mem_gen_v4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# restart
# run 10ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.uut.ram1.inst.blk_mem_gen_v4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
# run 10ns
