simSeconds 0.057155991466
simTicks 57155964663.81801
finalTick 399849776904092.1
simFreq 999998000000.0
hostSeconds 246.86971711000004
hostTickRate 235762688.77468202
hostMemory 52585843.320892006
simInsts 109999798.91033599
simOps 119117073.15621202
hostInstRate 456511.870586
hostOpRate 494174.11068099993
system.clk_domain.clock 999.9980000000002
system.cpu_clk_domain.clock 499.9990000000001
system.cpu_voltage_domain.voltage 0.9999980000000002
system.l2.demandHits::switch_cpus.inst 62346.47173700001
system.l2.demandHits::switch_cpus.data 466166.54047300003
system.l2.demandHits::total 528513.01221
system.l2.overallHits::switch_cpus.inst 62346.47173700001
system.l2.overallHits::switch_cpus.data 466166.54047300003
system.l2.overallHits::total 528513.01221
system.l2.demandMisses::cpu.inst 3.2423719999999996
system.l2.demandMisses::cpu.data 3.8544929999999993
system.l2.demandMisses::switch_cpus.inst 320.745808
system.l2.demandMisses::switch_cpus.data 50314.65685099999
system.l2.demandMisses::total 50635.393199000006
system.l2.overallMisses::cpu.inst 3.2423719999999996
system.l2.overallMisses::cpu.data 3.8544929999999993
system.l2.overallMisses::switch_cpus.inst 320.745808
system.l2.overallMisses::switch_cpus.data 50314.65685099999
system.l2.overallMisses::total 50635.393199000006
system.l2.demandMissLatency::switch_cpus.inst 26872373.077499997
system.l2.demandMissLatency::switch_cpus.data 4420753246.370501
system.l2.demandMissLatency::total 4447624827.603
system.l2.overallMissLatency::switch_cpus.inst 26872373.077499997
system.l2.overallMissLatency::switch_cpus.data 4420753246.370501
system.l2.overallMissLatency::total 4447624827.603
system.l2.demandAccesses::cpu.inst 3.2423719999999996
system.l2.demandAccesses::cpu.data 3.8544929999999993
system.l2.demandAccesses::switch_cpus.inst 62667.21754500001
system.l2.demandAccesses::switch_cpus.data 516481.19732400007
system.l2.demandAccesses::total 579148.405409
system.l2.overallAccesses::cpu.inst 3.2423719999999996
system.l2.overallAccesses::cpu.data 3.8544929999999993
system.l2.overallAccesses::switch_cpus.inst 62667.21754500001
system.l2.overallAccesses::switch_cpus.data 516481.19732400007
system.l2.overallAccesses::total 579148.405409
system.l2.demandMissRate::cpu.inst 0.9999980000000002
system.l2.demandMissRate::cpu.data 0.9999980000000002
system.l2.demandMissRate::switch_cpus.inst 0.0068402343510000005
system.l2.demandMissRate::switch_cpus.data 0.076270218193
system.l2.demandMissRate::total 0.07113876975700001
system.l2.overallMissRate::cpu.inst 0.9999980000000002
system.l2.overallMissRate::cpu.data 0.9999980000000002
system.l2.overallMissRate::switch_cpus.inst 0.0068402343510000005
system.l2.overallMissRate::switch_cpus.data 0.076270218193
system.l2.overallMissRate::total 0.07113876975700001
system.l2.demandAvgMissLatency::switch_cpus.inst 81708.12137821491
system.l2.demandAvgMissLatency::switch_cpus.data 82577.79928864165
system.l2.demandAvgMissLatency::total 82570.89168758152
system.l2.overallAvgMissLatency::switch_cpus.inst 81708.12137821491
system.l2.overallAvgMissLatency::switch_cpus.data 82577.79928864165
system.l2.overallAvgMissLatency::total 82570.89168758152
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 320.745808
system.l2.demandMshrMisses::switch_cpus.data 50314.65685099999
system.l2.demandMshrMisses::total 50635.393199000006
system.l2.overallMshrMisses::switch_cpus.inst 320.745808
system.l2.overallMshrMisses::switch_cpus.data 50314.65685099999
system.l2.overallMshrMisses::total 50635.393199000006
system.l2.demandMshrMissLatency::switch_cpus.inst 23664907.206114005
system.l2.demandMshrMissLatency::switch_cpus.data 3917606677.860501
system.l2.demandMshrMissLatency::total 3941270887.821614
system.l2.overallMshrMissLatency::switch_cpus.inst 23664907.206114005
system.l2.overallMshrMissLatency::switch_cpus.data 3917606677.860501
system.l2.overallMshrMissLatency::total 3941270887.821614
system.l2.demandMshrMissRate::switch_cpus.inst 0.0068402343510000005
system.l2.demandMshrMissRate::switch_cpus.data 0.076270218193
system.l2.demandMshrMissRate::total 0.07113876975700001
system.l2.overallMshrMissRate::switch_cpus.inst 0.0068402343510000005
system.l2.overallMshrMissRate::switch_cpus.data 0.076270218193
system.l2.overallMshrMissRate::total 0.07113876975700001
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 71708.13805708586
system.l2.demandAvgMshrMissLatency::switch_cpus.data 72577.81928864164
system.l2.demandAvgMshrMissLatency::total 72570.91167899384
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 71708.13805708586
system.l2.overallAvgMshrMissLatency::switch_cpus.data 72577.81928864164
system.l2.overallAvgMshrMissLatency::total 72570.91167899384
system.l2.replacements 37865.609009
system.l2.ReadCleanReq.hits::switch_cpus.inst 62346.47173700001
system.l2.ReadCleanReq.hits::total 62346.47173700001
system.l2.ReadCleanReq.misses::cpu.inst 3.2423719999999996
system.l2.ReadCleanReq.misses::switch_cpus.inst 320.745808
system.l2.ReadCleanReq.misses::total 320.74666800000006
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 26872373.077499997
system.l2.ReadCleanReq.missLatency::total 26872373.077499997
system.l2.ReadCleanReq.accesses::cpu.inst 3.2423719999999996
system.l2.ReadCleanReq.accesses::switch_cpus.inst 62667.21754500001
system.l2.ReadCleanReq.accesses::total 62667.21840500001
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999980000000002
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.0068402343510000005
system.l2.ReadCleanReq.missRate::total 0.0068402343510000005
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 81708.12137821491
system.l2.ReadCleanReq.avgMissLatency::total 81705.12196533607
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 320.745808
system.l2.ReadCleanReq.mshrMisses::total 320.745808
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 23664907.206114005
system.l2.ReadCleanReq.mshrMissLatency::total 23664907.206114005
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.0068402343510000005
system.l2.ReadCleanReq.mshrMissRate::total 0.0068044011610000005
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 71708.13805708586
system.l2.ReadCleanReq.avgMshrMissLatency::total 71708.13805708586
system.l2.ReadExReq.hits::switch_cpus.data 65877.77635
system.l2.ReadExReq.hits::total 65877.77635
system.l2.ReadExReq.misses::switch_cpus.data 23953.112689000005
system.l2.ReadExReq.misses::total 23953.112689000005
system.l2.ReadExReq.missLatency::switch_cpus.data 2204573639.426
system.l2.ReadExReq.missLatency::total 2204573639.426
system.l2.ReadExReq.accesses::switch_cpus.data 89830.88903899999
system.l2.ReadExReq.accesses::total 89830.88903899999
system.l2.ReadExReq.missRate::switch_cpus.data 0.170278979104
system.l2.ReadExReq.missRate::total 0.170278979104
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 80332.60024156437
system.l2.ReadExReq.avgMissLatency::total 80332.60024156437
system.l2.ReadExReq.mshrMisses::switch_cpus.data 23953.112689000005
system.l2.ReadExReq.mshrMisses::total 23953.112689000005
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 1965042512.5359995
system.l2.ReadExReq.mshrMissLatency::total 1965042512.5359995
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.170278979104
system.l2.ReadExReq.mshrMissRate::total 0.170278979104
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 70332.62024156436
system.l2.ReadExReq.avgMshrMissLatency::total 70332.62024156436
system.l2.ReadSharedReq.hits::switch_cpus.data 400288.764123
system.l2.ReadSharedReq.hits::total 400288.764123
system.l2.ReadSharedReq.misses::cpu.data 3.3919300000000003
system.l2.ReadSharedReq.misses::switch_cpus.data 26361.585442
system.l2.ReadSharedReq.misses::total 26361.586732
system.l2.ReadSharedReq.missLatency::switch_cpus.data 2216182985.2395005
system.l2.ReadSharedReq.missLatency::total 2216182985.2395005
system.l2.ReadSharedReq.accesses::cpu.data 3.3919300000000003
system.l2.ReadSharedReq.accesses::switch_cpus.data 426650.3082849999
system.l2.ReadSharedReq.accesses::total 426650.3082849999
system.l2.ReadSharedReq.missRate::cpu.data 0.9999980000000002
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.052080548862
system.l2.ReadSharedReq.missRate::total 0.052082698432
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 82674.27140356269
system.l2.ReadSharedReq.avgMissLatency::total 82673.20502256523
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 26361.585442
system.l2.ReadSharedReq.mshrMisses::total 26361.585442
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 1952567130.8195002
system.l2.ReadSharedReq.mshrMissLatency::total 1952567130.8195002
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.052080548862
system.l2.ReadSharedReq.mshrMissRate::total 0.052072295442000004
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 72674.29140356269
system.l2.ReadSharedReq.avgMshrMissLatency::total 72674.29140356269
system.l2.WritebackClean.hits::writebacks 62580.214324
system.l2.WritebackClean.hits::total 62580.214324
system.l2.WritebackClean.accesses::writebacks 62580.214324
system.l2.WritebackClean.accesses::total 62580.214324
system.l2.WritebackDirty.hits::writebacks 290728.627956
system.l2.WritebackDirty.hits::total 290728.627956
system.l2.WritebackDirty.accesses::writebacks 290728.627956
system.l2.WritebackDirty.accesses::total 290728.627956
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 57155964663.81801
system.l2.tags.tagsInUse 11127.851444327842
system.l2.tags.totalRefs 1262457.146834
system.l2.tags.sampledRefs 54136.615397000016
system.l2.tags.avgRefs 118.08205757139702
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 2.632300670225
system.l2.tags.occupancies::cpu.data 3.2738751767200003
system.l2.tags.occupancies::switch_cpus.inst 445.11951384395803
system.l2.tags.occupancies::switch_cpus.data 10584.812650998436
system.l2.tags.avgOccs::cpu.inst 8.052054399999999e-05
system.l2.tags.avgOccs::cpu.data 0.00010001004099999998
system.l2.tags.avgOccs::switch_cpus.inst 0.013583977671000001
system.l2.tags.avgOccs::switch_cpus.data 0.32302289334300005
system.l2.tags.avgOccs::total 0.33959496231999997
system.l2.tags.occupanciesTaskId::1024 16191.218343000002
system.l2.tags.ageTaskId_1024::1 19.829958
system.l2.tags.ageTaskId_1024::2 308.294194
system.l2.tags.ageTaskId_1024::3 2097.507494
system.l2.tags.ratioOccsTaskId::1024 0.4941168256790001
system.l2.tags.tagAccesses 9319818.167587
system.l2.tags.dataAccesses 9319818.167587
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 57155964663.81801
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 320.745808
system.mem_ctrls.avgPriority_switch_cpus.data::samples 50279.686318
system.mem_ctrls.priorityMinLatency 1.8755875e-08
system.mem_ctrls.priorityMaxLatency 0.013826679170998
system.mem_ctrls.numReadWriteTurnArounds 1158.646369
system.mem_ctrls.numWriteReadTurnArounds 1158.646369
system.mem_ctrls.numStayReadState 127667.14357999999
system.mem_ctrls.numStayWriteState 17504.357346
system.mem_ctrls.readReqs 50635.393199000006
system.mem_ctrls.writeReqs 18648.324807
system.mem_ctrls.readBursts 50635.393199000006
system.mem_ctrls.writeBursts 18648.324807
system.mem_ctrls.servicedByWrQ 34.970533
system.mem_ctrls.mergedWrBursts 0.239549
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.02891623
system.mem_ctrls.avgWrQLen 6.96564534
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 50635.393199000006
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 18648.324807
system.mem_ctrls.rdQLenPdf::0 28443.427587000002
system.mem_ctrls.rdQLenPdf::1 21785.787706
system.mem_ctrls.rdQLenPdf::2 345.508971
system.mem_ctrls.rdQLenPdf::3 24.079808
system.mem_ctrls.rdQLenPdf::4 1.541326
system.mem_ctrls.rdQLenPdf::5 0.077268
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.678386
system.mem_ctrls.wrQLenPdf::1 0.57321
system.mem_ctrls.wrQLenPdf::2 0.492377
system.mem_ctrls.wrQLenPdf::3 0.447934
system.mem_ctrls.wrQLenPdf::4 0.447934
system.mem_ctrls.wrQLenPdf::5 0.447934
system.mem_ctrls.wrQLenPdf::6 0.447934
system.mem_ctrls.wrQLenPdf::7 0.447934
system.mem_ctrls.wrQLenPdf::8 0.447934
system.mem_ctrls.wrQLenPdf::9 0.447934
system.mem_ctrls.wrQLenPdf::10 0.447934
system.mem_ctrls.wrQLenPdf::11 0.447934
system.mem_ctrls.wrQLenPdf::12 0.447934
system.mem_ctrls.wrQLenPdf::13 0.447934
system.mem_ctrls.wrQLenPdf::14 0.447934
system.mem_ctrls.wrQLenPdf::15 37.543033
system.mem_ctrls.wrQLenPdf::16 43.79110099999999
system.mem_ctrls.wrQLenPdf::17 804.382464
system.mem_ctrls.wrQLenPdf::18 1130.454709
system.mem_ctrls.wrQLenPdf::19 1164.9876550000001
system.mem_ctrls.wrQLenPdf::20 1168.263377
system.mem_ctrls.wrQLenPdf::21 1169.296884
system.mem_ctrls.wrQLenPdf::22 1168.2867270000002
system.mem_ctrls.wrQLenPdf::23 1175.4331730000001
system.mem_ctrls.wrQLenPdf::24 1172.12192
system.mem_ctrls.wrQLenPdf::25 1204.245533
system.mem_ctrls.wrQLenPdf::26 1193.276664
system.mem_ctrls.wrQLenPdf::27 1174.975852
system.mem_ctrls.wrQLenPdf::28 1191.9998679999999
system.mem_ctrls.wrQLenPdf::29 1204.0303419999998
system.mem_ctrls.wrQLenPdf::30 1182.285623
system.mem_ctrls.wrQLenPdf::31 1272.090589
system.mem_ctrls.wrQLenPdf::32 1179.7136449999998
system.mem_ctrls.wrQLenPdf::33 3.4721230000000003
system.mem_ctrls.wrQLenPdf::34 0.314795
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 2238.114112
system.mem_ctrls.bytesReadSys 3240665.1647360004
system.mem_ctrls.bytesWrittenSys 1193492.787648
system.mem_ctrls.avgRdBWSys 48587118.50427796
system.mem_ctrls.avgWrBWSys 17057686.6560975
system.mem_ctrls.totGap 57111911099.076004
system.mem_ctrls.avgGap 12000547.629597189
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 20527.731712
system.mem_ctrls.requestorReadBytes::switch_cpus.data 3217899.924352
system.mem_ctrls.requestorReadRate::switch_cpus.inst 335039.40727563505
system.mem_ctrls.requestorReadRate::switch_cpus.data 48213701.186289705
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 320.745808
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 50314.65685099999
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 10446549.327499999
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 1852871338.0379999
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 30556.734548760003
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 31514.370825259997
system.mem_ctrls.dram.bytesRead::cpu.inst 207.51180799999997
system.mem_ctrls.dram.bytesRead::cpu.data 246.68755199999995
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 20527.731712
system.mem_ctrls.dram.bytesRead::switch_cpus.data 3220138.0384639995
system.mem_ctrls.dram.bytesRead::total 3240665.1647360004
system.mem_ctrls.dram.bytesInstRead::cpu.inst 207.51180799999997
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 20527.731712
system.mem_ctrls.dram.bytesInstRead::total 20527.786752000004
system.mem_ctrls.dram.numReads::cpu.inst 3.2423719999999996
system.mem_ctrls.dram.numReads::cpu.data 3.8544929999999993
system.mem_ctrls.dram.numReads::switch_cpus.inst 320.745808
system.mem_ctrls.dram.numReads::switch_cpus.data 50314.65685099999
system.mem_ctrls.dram.numReads::total 50635.393199000006
system.mem_ctrls.dram.bwRead::cpu.inst 36536.299371
system.mem_ctrls.dram.bwRead::cpu.data 43386.805184000004
system.mem_ctrls.dram.bwRead::switch_cpus.inst 335039.43933100003
system.mem_ctrls.dram.bwRead::switch_cpus.data 48252225.99116299
system.mem_ctrls.dram.bwRead::total 48587118.49321601
system.mem_ctrls.dram.bwInstRead::cpu.inst 36536.299371
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 335039.43933100003
system.mem_ctrls.dram.bwInstRead::total 335052.804161
system.mem_ctrls.dram.bwTotal::cpu.inst 36536.299371
system.mem_ctrls.dram.bwTotal::cpu.data 43386.805184000004
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 335039.43933100003
system.mem_ctrls.dram.bwTotal::switch_cpus.data 48252225.99116299
system.mem_ctrls.dram.bwTotal::total 65644805.03102901
system.mem_ctrls.dram.readBursts 50600.42266600001
system.mem_ctrls.dram.writeBursts 18636.086313
system.mem_ctrls.dram.perBankRdBursts::0 3163.9550380000005
system.mem_ctrls.dram.perBankRdBursts::1 3409.986834
system.mem_ctrls.dram.perBankRdBursts::2 3093.743372000001
system.mem_ctrls.dram.perBankRdBursts::3 3068.495844
system.mem_ctrls.dram.perBankRdBursts::4 3213.5880259999994
system.mem_ctrls.dram.perBankRdBursts::5 3159.1285770000004
system.mem_ctrls.dram.perBankRdBursts::6 3203.083345
system.mem_ctrls.dram.perBankRdBursts::7 3197.058237
system.mem_ctrls.dram.perBankRdBursts::8 3214.785189
system.mem_ctrls.dram.perBankRdBursts::9 3059.559397
system.mem_ctrls.dram.perBankRdBursts::10 3039.547802
system.mem_ctrls.dram.perBankRdBursts::11 3319.4490499999997
system.mem_ctrls.dram.perBankRdBursts::12 3111.083815
system.mem_ctrls.dram.perBankRdBursts::13 3071.6496269999993
system.mem_ctrls.dram.perBankRdBursts::14 3195.8601890000004
system.mem_ctrls.dram.perBankRdBursts::15 3079.4483239999995
system.mem_ctrls.dram.perBankWrBursts::0 1175.4371649999998
system.mem_ctrls.dram.perBankWrBursts::1 1290.3805880000002
system.mem_ctrls.dram.perBankWrBursts::2 1125.2786879999999
system.mem_ctrls.dram.perBankWrBursts::3 1088.169788
system.mem_ctrls.dram.perBankWrBursts::4 1218.972888
system.mem_ctrls.dram.perBankWrBursts::5 1213.721307
system.mem_ctrls.dram.perBankWrBursts::6 1207.2076009999998
system.mem_ctrls.dram.perBankWrBursts::7 1243.739595
system.mem_ctrls.dram.perBankWrBursts::8 1226.484472
system.mem_ctrls.dram.perBankWrBursts::9 1050.779371
system.mem_ctrls.dram.perBankWrBursts::10 1104.899843
system.mem_ctrls.dram.perBankWrBursts::11 1184.633053
system.mem_ctrls.dram.perBankWrBursts::12 1122.862252
system.mem_ctrls.dram.perBankWrBursts::13 1076.5851910000001
system.mem_ctrls.dram.perBankWrBursts::14 1167.706428
system.mem_ctrls.dram.perBankWrBursts::15 1139.2280829999997
system.mem_ctrls.dram.totQLat 914559652.8855
system.mem_ctrls.dram.totBusLat 253002113.32999998
system.mem_ctrls.dram.totMemAccLat 1863317577.8730004
system.mem_ctrls.dram.avgQLat 12772.75889376
system.mem_ctrls.dram.avgBusLat 4999.99
system.mem_ctrls.dram.avgMemAccLat 31522.721393759995
system.mem_ctrls.dram.readRowHits 37449.772069
system.mem_ctrls.dram.writeRowHits 15140.198141999997
system.mem_ctrls.dram.readRowHitRate 60.06623646999999
system.mem_ctrls.dram.writeRowHitRate 32.63217034
system.mem_ctrls.dram.bytesPerActivate::samples 16646.988424000003
system.mem_ctrls.dram.bytesPerActivate::mean 203.511330716792
system.mem_ctrls.dram.bytesPerActivate::gmean 114.20279083433101
system.mem_ctrls.dram.bytesPerActivate::stdev 268.636913931528
system.mem_ctrls.dram.bytesPerActivate::0-127 9399.484501
system.mem_ctrls.dram.bytesPerActivate::128-255 2106.325688
system.mem_ctrls.dram.bytesPerActivate::256-383 887.0899079999998
system.mem_ctrls.dram.bytesPerActivate::384-511 711.693825
system.mem_ctrls.dram.bytesPerActivate::512-639 684.541613
system.mem_ctrls.dram.bytesPerActivate::640-767 544.00863
system.mem_ctrls.dram.bytesPerActivate::768-895 432.65102399999995
system.mem_ctrls.dram.bytesPerActivate::896-1023 364.686777
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1514.6037080000003
system.mem_ctrls.dram.bytesPerActivate::total 16646.988424000003
system.mem_ctrls.dram.dramBytesRead 3238427.050624001
system.mem_ctrls.dram.dramBytesWritten 1192709.524032
system.mem_ctrls.dram.avgRdBW 48.54859353904099
system.mem_ctrls.dram.avgWrBW 17.044496263122
system.mem_ctrls.dram.peakBW 12799.974400000003
system.mem_ctrls.dram.busUtil 0.51233631
system.mem_ctrls.dram.busUtilRead 0.37997989000000004
system.mem_ctrls.dram.busUtilWrite 0.13328524
system.mem_ctrls.dram.pageHitRate 60.50637189999999
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 57155964663.81801
system.mem_ctrls.dram.rank0.actEnergy 61019970.17339999
system.mem_ctrls.dram.rank0.preEnergy 32433908.104454994
system.mem_ctrls.dram.rank0.readEnergy 182134540.40922
system.mem_ctrls.dram.rank0.writeEnergy 49918377.77639999
system.mem_ctrls.dram.rank0.refreshEnergy 4511778979.275361
system.mem_ctrls.dram.rank0.actBackEnergy 3107816091.7484403
system.mem_ctrls.dram.rank0.preBackEnergy 19330782139.81872
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 27275884007.305992
system.mem_ctrls.dram.rank0.averagePower 475.973600171077
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 50197977662.345505
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1908535947.2400002
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 5049451054.2325
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 57836316.630119994
system.mem_ctrls.dram.rank1.preEnergy 30741412.964625
system.mem_ctrls.dram.rank1.readEnergy 179152477.42602
system.mem_ctrls.dram.rank1.writeEnergy 47361992.77746001
system.mem_ctrls.dram.rank1.refreshEnergy 4511778979.275361
system.mem_ctrls.dram.rank1.actBackEnergy 2929523302.95231
system.mem_ctrls.dram.rank1.preBackEnergy 19480923435.647038
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 27237317917.67293
system.mem_ctrls.dram.rank1.averagePower 475.3338130577441
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 50588385026.38249
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1908535947.2400002
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 4659043690.195498
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 57155964663.81801
system.membus.transDist::ReadResp 26682.333399999996
system.membus.transDist::CleanEvict 19009.531037999997
system.membus.transDist::ReadExReq 23953.112689000005
system.membus.transDist::ReadExResp 23953.112689000005
system.membus.transDist::ReadSharedReq 26682.333399999996
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 139045.960489
system.membus.pktCount::total 139045.960489
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 4434157.952384001
system.membus.pktSize::total 4434157.952384001
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 50752.744823
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 50752.744823
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 50752.744823
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 57155964663.81801
system.membus.reqLayer0.occupancy 170368941.51200002
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 271412494.20825005
system.membus.respLayer1.utilization 0.0015614000000000001
system.membus.snoop_filter.totRequests 88410.56729000002
system.membus.snoop_filter.hitSingleRequests 37657.822467000005
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 114311943.109093
system.switch_cpus.cpi 1.143083947058
system.switch_cpus.ipc 0.8800765686329999
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 121565497.04574603
system.switch_cpus.nonSpecInstsAdded 250.451916
system.switch_cpus.instsIssued 117274370.84568802
system.switch_cpus.squashedInstsIssued 160.659419
system.switch_cpus.squashedInstsExamined 13255182.759724
system.switch_cpus.squashedOperandsExamined 11679975.967222998
system.switch_cpus.squashedNonSpecRemoved 211.98461999999998
system.switch_cpus.numIssuedDist::samples 114086448.39223501
system.switch_cpus.numIssuedDist::mean 1.0336792751299997
system.switch_cpus.numIssuedDist::stdev 1.121980967444
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 48539778.477623
system.switch_cpus.numIssuedDist::1 31480935.37122601
system.switch_cpus.numIssuedDist::2 19403060.380484
system.switch_cpus.numIssuedDist::3 12394746.778125
system.switch_cpus.numIssuedDist::4 1841030.514945
system.switch_cpus.numIssuedDist::5 264941.99165599997
system.switch_cpus.numIssuedDist::6 78257.51225899998
system.switch_cpus.numIssuedDist::7 24881.639831000004
system.switch_cpus.numIssuedDist::8 58815.726086
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999554000000002
system.switch_cpus.numIssuedDist::total 114086448.39223501
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 118060.515603
system.switch_cpus.statFuBusy::IntDiv 149995.059359
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 4748.849389
system.switch_cpus.statFuBusy::MemWrite 293.61441499999995
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 46.538707
system.switch_cpus.statIssuedInstType_0::IntAlu 71547909.00445598
system.switch_cpus.statIssuedInstType_0::IntMult 1207981.690165
system.switch_cpus.statIssuedInstType_0::IntDiv 351177.3474849999
system.switch_cpus.statIssuedInstType_0::FloatAdd 50926.39468100001
system.switch_cpus.statIssuedInstType_0::FloatCmp 9850.957720999997
system.switch_cpus.statIssuedInstType_0::FloatCvt 52964.838596
system.switch_cpus.statIssuedInstType_0::FloatMult 0.00688
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 372.890837
system.switch_cpus.statIssuedInstType_0::FloatMisc 302333.140368
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 17627.305379
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 1261141.913043
system.switch_cpus.statIssuedInstType_0::SimdCmp 1218.5206480000002
system.switch_cpus.statIssuedInstType_0::SimdCvt 52231.007342
system.switch_cpus.statIssuedInstType_0::SimdMisc 360002.668117
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 954368.193223
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 30513923.772472005
system.switch_cpus.statIssuedInstType_0::MemWrite 10590294.655568
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 117274370.84568802
system.switch_cpus.issueRate 1.031651624332
system.switch_cpus.fuBusy 273098.038766
system.switch_cpus.fuBusyRate 0.0023266357429999997
system.switch_cpus.intInstQueueReads 336266740.10560995
system.switch_cpus.intInstQueueWrites 128378214.38768099
system.switch_cpus.intInstQueueWakeupAccesses 107856238.612562
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 12641709.088651
system.switch_cpus.vecInstQueueWrites 6442715.869705
system.switch_cpus.vecInstQueueWakeupAccesses 6295790.562128
system.switch_cpus.intAluAccesses 111225161.105528
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 6322261.240218999
system.switch_cpus.numSquashedInsts 1700861.189475
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 43028.90678
system.switch_cpus.idleCycles 225495.72262799993
system.switch_cpus.MemDepUnit__0.insertedLoads 31277221.598818
system.switch_cpus.MemDepUnit__0.insertedStores 10943258.279306
system.switch_cpus.MemDepUnit__0.conflictingLoads 3032822.822305
system.switch_cpus.MemDepUnit__0.conflictingStores 402.6948009999999
system.switch_cpus.MemDepUnit__0.MDPLookups 18792272.780624002
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 12484948.818193998
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 2064793.706621
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 743659.45588
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 970704.3694750001
system.switch_cpus.branchPred.lookups_0::CallDirect 927057.7533340001
system.switch_cpus.branchPred.lookups_0::CallIndirect 6.550805
system.switch_cpus.branchPred.lookups_0::DirectCond 14354975.033002
system.switch_cpus.branchPred.lookups_0::DirectUncond 1536867.9164070003
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 3951.9906010000004
system.switch_cpus.branchPred.lookups_0::total 17793563.613624
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 259163.49951499994
system.switch_cpus.branchPred.squashes_0::CallDirect 215521.50938599996
system.switch_cpus.branchPred.squashes_0::CallIndirect 0.9688730000000001
system.switch_cpus.branchPred.squashes_0::DirectCond 3408854.217993
system.switch_cpus.branchPred.squashes_0::DirectUncond 265115.980164
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 1009.393277
system.switch_cpus.branchPred.squashes_0::total 4149665.5692080003
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 201.513086
system.switch_cpus.branchPred.corrected_0::CallDirect 8702.843336999997
system.switch_cpus.branchPred.corrected_0::CallIndirect 1.484877
system.switch_cpus.branchPred.corrected_0::DirectCond 1996438.1560989998
system.switch_cpus.branchPred.corrected_0::DirectUncond 18900.894275
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 21.056701
system.switch_cpus.branchPred.corrected_0::total 2024265.948375
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 711540.7686559998
system.switch_cpus.branchPred.committed_0::CallDirect 711536.1409239998
system.switch_cpus.branchPred.committed_0::CallIndirect 5.581932
system.switch_cpus.branchPred.committed_0::DirectCond 10946121.040663
system.switch_cpus.branchPred.committed_0::DirectUncond 1271752.015724
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 2942.5973239999994
system.switch_cpus.branchPred.committed_0::total 13643898.145223
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 192.438493
system.switch_cpus.branchPred.mispredicted_0::CallDirect 7556.793016
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 1.4596749999999998
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1942950.667623
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 13460.429426999997
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 20.069055999999996
system.switch_cpus.branchPred.mispredicted_0::total 1964181.85729
system.switch_cpus.branchPred.targetProvider_0::NoTarget 7982308.607612002
system.switch_cpus.branchPred.targetProvider_0::BTB 8837504.068443999
system.switch_cpus.branchPred.targetProvider_0::RAS 970704.3538609999
system.switch_cpus.branchPred.targetProvider_0::Indirect 3046.5837070000002
system.switch_cpus.branchPred.targetProvider_0::total 17793563.613624
system.switch_cpus.branchPred.targetWrong_0::NoBranch 934784.122027
system.switch_cpus.branchPred.targetWrong_0::Return 1089279.5637900003
system.switch_cpus.branchPred.targetWrong_0::CallDirect 201.497472
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 0.7650859999999999
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 2024265.948375
system.switch_cpus.branchPred.condPredicted 14354975.033002
system.switch_cpus.branchPred.condPredictedTaken 6572387.269011
system.switch_cpus.branchPred.condIncorrect 2024265.948375
system.switch_cpus.branchPred.predTakenBTBMiss 53050.820792
system.switch_cpus.branchPred.NotTakenMispredicted 934986.384585
system.switch_cpus.branchPred.TakenMispredicted 1089279.5637900003
system.switch_cpus.branchPred.BTBLookups 17793563.613624
system.switch_cpus.branchPred.BTBUpdates 934762.3299209999
system.switch_cpus.branchPred.BTBHits 14655309.838044
system.switch_cpus.branchPred.BTBHitRatio 0.823832941333
system.switch_cpus.branchPred.BTBMispredicted 69039.45653999998
system.switch_cpus.branchPred.indirectLookups 3958.5414060000003
system.switch_cpus.branchPred.indirectHits 3046.5837070000002
system.switch_cpus.branchPred.indirectMisses 911.9576989999998
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 970704.3694750001
system.switch_cpus.branchPred.btb.lookups::CallDirect 927057.7533340001
system.switch_cpus.branchPred.btb.lookups::CallIndirect 6.550805
system.switch_cpus.branchPred.btb.lookups::DirectCond 14354975.033002
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1536867.9164070003
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 3951.9906010000004
system.switch_cpus.branchPred.btb.lookups::total 17793563.613624
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 970704.3694750001
system.switch_cpus.branchPred.btb.misses::CallDirect 9512.827878000002
system.switch_cpus.branchPred.btb.misses::CallIndirect 6.550805
system.switch_cpus.branchPred.btb.misses::DirectCond 2086482.5852540003
system.switch_cpus.branchPred.btb.misses::DirectUncond 67595.451567
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 3951.9906010000004
system.switch_cpus.branchPred.btb.misses::total 3138253.7755799997
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 8702.843336999997
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 907158.592309
system.switch_cpus.branchPred.btb.updates::DirectUncond 18900.894275
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 934762.3299209999
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 8702.843336999997
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 907158.592309
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 18900.894275
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 934762.3299209999
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 57155964663.81801
system.switch_cpus.branchPred.indirectBranchPred.lookups 3958.5414060000003
system.switch_cpus.branchPred.indirectBranchPred.hits 3046.5837070000002
system.switch_cpus.branchPred.indirectBranchPred.misses 911.9576989999998
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 22.541578000000005
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 3981.082984
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 1186227.8036540002
system.switch_cpus.branchPred.ras.pops 1186226.847734
system.switch_cpus.branchPred.ras.squashes 474685.977774
system.switch_cpus.branchPred.ras.used 711540.7686559998
system.switch_cpus.branchPred.ras.correct 711348.3301629998
system.switch_cpus.branchPred.ras.incorrect 192.438493
system.switch_cpus.commit.commitSquashedInsts 13255634.730535997
system.switch_cpus.commit.branchMispredicts 1996668.297689
system.switch_cpus.commit.numCommittedDist::samples 108899974.31353
system.switch_cpus.commit.numCommittedDist::mean 1.000608837776
system.switch_cpus.commit.numCommittedDist::stdev 1.122257525369
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 50721110.27874699
system.switch_cpus.commit.numCommittedDist::1 26359394.251018
system.switch_cpus.commit.numCommittedDist::2 13504272.267774
system.switch_cpus.commit.numCommittedDist::3 18315197.515991
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.9999940000000005
system.switch_cpus.commit.numCommittedDist::total 108899974.31353
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 18.847307999999998
system.switch_cpus.commit.functionCalls 711541.722856
system.switch_cpus.commit.committedInstType_0::No_OpClass 36.854834999999994
system.switch_cpus.commit.committedInstType_0::IntAlu 66136563.34749899
system.switch_cpus.commit.committedInstType_0::IntMult 1190528.216948
system.switch_cpus.commit.committedInstType_0::IntDiv 350829.463971
system.switch_cpus.commit.committedInstType_0::FloatAdd 50918.84919000001
system.switch_cpus.commit.committedInstType_0::FloatCmp 6363.158636
system.switch_cpus.commit.committedInstType_0::FloatCvt 51298.936821
system.switch_cpus.commit.committedInstType_0::FloatMult 0.00688
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 372.890837
system.switch_cpus.commit.committedInstType_0::FloatMisc 302302.301697
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 13268.284448999999
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 1260853.6552970002
system.switch_cpus.commit.committedInstType_0::SimdCmp 1155.5857839999999
system.switch_cpus.commit.committedInstType_0::SimdCvt 52222.38226599999
system.switch_cpus.commit.committedInstType_0::SimdMisc 345770.52375
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 953892.1145109999
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 27369485.162957996
system.switch_cpus.commit.committedInstType_0::MemWrite 10227669.59821
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 108313531.33453901
system.switch_cpus.commit.commitEligibleSamples 18315197.515991
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 78.83274999999999
system.switch_cpus.commitStats0.numInsts 100002765.587203
system.switch_cpus.commitStats0.numOps 108313531.33453901
system.switch_cpus.commitStats0.numInstsNotNOP 99999800.27249801
system.switch_cpus.commitStats0.numOpsNotNOP 108310566.01983401
system.switch_cpus.commitStats0.cpi 1.143083947058
system.switch_cpus.commitStats0.ipc 0.8800765686329999
system.switch_cpus.commitStats0.numMemRefs 37597154.761168
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 95324829.58015001
system.switch_cpus.commitStats0.numLoadInsts 27369485.162957996
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 10227650.44183
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 6263907.025637999
system.switch_cpus.commitStats0.committedInstType::No_OpClass 36.854834999999994
system.switch_cpus.commitStats0.committedInstType::IntAlu 66136563.34749899
system.switch_cpus.commitStats0.committedInstType::IntMult 1190528.216948
system.switch_cpus.commitStats0.committedInstType::IntDiv 350829.463971
system.switch_cpus.commitStats0.committedInstType::FloatAdd 50918.84919000001
system.switch_cpus.commitStats0.committedInstType::FloatCmp 6363.158636
system.switch_cpus.commitStats0.committedInstType::FloatCvt 51298.936821
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.00688
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 372.890837
system.switch_cpus.commitStats0.committedInstType::FloatMisc 302302.301697
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 13268.284448999999
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 1260853.6552970002
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1155.5857839999999
system.switch_cpus.commitStats0.committedInstType::SimdCvt 52222.38226599999
system.switch_cpus.commitStats0.committedInstType::SimdMisc 345770.52375
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 953892.1145109999
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 27369485.162957996
system.switch_cpus.commitStats0.committedInstType::MemWrite 10227669.59821
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 108313531.33453901
system.switch_cpus.commitStats0.committedControl::IsControl 13643898.284822
system.switch_cpus.commitStats0.committedControl::IsDirectControl 12929409.33691
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 714488.9479120001
system.switch_cpus.commitStats0.committedControl::IsCondControl 10946121.135450002
system.switch_cpus.commitStats0.committedControl::IsUncondControl 2697777.1493719993
system.switch_cpus.commitStats0.committedControl::IsCall 711541.722856
system.switch_cpus.commitStats0.committedControl::IsReturn 711540.7686559998
system.switch_cpus.decode.idleCycles 39433173.949677
system.switch_cpus.decode.blockedCycles 10997310.816948999
system.switch_cpus.decode.runCycles 60241042.55093301
system.switch_cpus.decode.unblockCycles 1418069.086106
system.switch_cpus.decode.squashCycles 1996851.9885700003
system.switch_cpus.decode.branchResolved 8739204.162058001
system.switch_cpus.decode.branchMispred 28377.847643
system.switch_cpus.decode.decodedInsts 128945787.04257599
system.switch_cpus.decode.squashedInsts 16849.527657
system.switch_cpus.executeStats0.numInsts 115573510.068678
system.switch_cpus.executeStats0.numNop 2985.722774
system.switch_cpus.executeStats0.numBranches 14553609.263561
system.switch_cpus.executeStats0.numLoadInsts 29981854.912649002
system.switch_cpus.executeStats0.numStoreInsts 10500010.883848002
system.switch_cpus.executeStats0.instRate 1.016690747064
system.switch_cpus.executeStats0.numCCRegReads 37411722.307101
system.switch_cpus.executeStats0.numCCRegWrites 38110712.996074
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 141955594.973054
system.switch_cpus.executeStats0.numIntRegWrites 76013543.022383
system.switch_cpus.executeStats0.numMemRefs 40481865.796496995
system.switch_cpus.executeStats0.numMiscRegReads 20854658.3982
system.switch_cpus.executeStats0.numMiscRegWrites 161194.926083
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 490.709807
system.switch_cpus.executeStats0.numVecPredRegWrites 191.278936
system.switch_cpus.executeStats0.numVecRegReads 6841488.367941001
system.switch_cpus.executeStats0.numVecRegWrites 4486955.66388
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 9811255.006012
system.switch_cpus.fetch.cycles 70208335.420369
system.switch_cpus.fetch.squashCycles 4048911.452364
system.switch_cpus.fetch.cacheLines 39540368.591085
system.switch_cpus.fetch.icacheSquashes 757363.432622
system.switch_cpus.fetch.nisnDist::samples 114086448.39223501
system.switch_cpus.fetch.nisnDist::mean 1.1622513699060002
system.switch_cpus.fetch.nisnDist::stdev 1.2430887029289999
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 50096175.55985201
system.switch_cpus.fetch.nisnDist::1 26905186.415491
system.switch_cpus.fetch.nisnDist::2 6297587.678187
system.switch_cpus.fetch.nisnDist::3 30787498.738705005
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.9999940000000005
system.switch_cpus.fetch.nisnDist::total 114086448.39223501
system.switch_cpus.fetchStats0.numInsts 122120698.722632
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 1.0746703771189998
system.switch_cpus.fetchStats0.numBranches 17793563.613624
system.switch_cpus.fetchStats0.branchRate 0.15651720421399998
system.switch_cpus.fetchStats0.icacheStallCycles 41853525.76158801
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1996851.9885700003
system.switch_cpus.iew.blockCycles 4459543.970955
system.switch_cpus.iew.unblockCycles 2175404.7327169995
system.switch_cpus.iew.dispatchedInsts 121568733.220436
system.switch_cpus.iew.dispSquashedInsts 353913.708832
system.switch_cpus.iew.dispLoadInsts 31277221.598818
system.switch_cpus.iew.dispStoreInsts 10943258.279306
system.switch_cpus.iew.dispNonSpecInsts 250.451916
system.switch_cpus.iew.iqFullEvents 15696.788960999998
system.switch_cpus.iew.lsqFullEvents 2069753.1784799995
system.switch_cpus.iew.predictedTakenIncorrect 1116421.816111
system.switch_cpus.iew.predictedNotTakenIncorrect 952952.6566510003
system.switch_cpus.iew.branchMispredicts 2069374.472762
system.switch_cpus.iew.instsToCommit 114627876.102306
system.switch_cpus.iew.writebackCount 114152029.17469001
system.switch_cpus.iew.producerInst 51997273.91372201
system.switch_cpus.iew.consumerInst 81585938.62679501
system.switch_cpus.iew.wbRate 1.004187960066
system.switch_cpus.iew.wbFanout 0.6375783160810001
system.switch_cpus.lsq0.forwLoads 335376.516716
system.switch_cpus.lsq0.squashedLoads 3907736.722252
system.switch_cpus.lsq0.ignoredResponses 121.97606
system.switch_cpus.lsq0.memOrderViolation 183.78653699999998
system.switch_cpus.lsq0.squashedStores 715589.731561
system.switch_cpus.lsq0.rescheduledLoads 11089.960562999999
system.switch_cpus.lsq0.blockedByCache 2254.296608
system.switch_cpus.lsq0.loadToUse::samples 27369484.709554
system.switch_cpus.lsq0.loadToUse::mean 4.374725994550001
system.switch_cpus.lsq0.loadToUse::stdev 8.367980023162
system.switch_cpus.lsq0.loadToUse::0-9 26459897.605309997
system.switch_cpus.lsq0.loadToUse::10-19 42671.96882899999
system.switch_cpus.lsq0.loadToUse::20-29 746636.8071689999
system.switch_cpus.lsq0.loadToUse::30-39 35598.69200899999
system.switch_cpus.lsq0.loadToUse::40-49 195.10503799999995
system.switch_cpus.lsq0.loadToUse::70-79 169.61304400000003
system.switch_cpus.lsq0.loadToUse::80-89 205.57303300000004
system.switch_cpus.lsq0.loadToUse::90-99 190.050538
system.switch_cpus.lsq0.loadToUse::100-109 4916.418952999999
system.switch_cpus.lsq0.loadToUse::110-119 676.0838410000001
system.switch_cpus.lsq0.loadToUse::130-139 9483.184948000002
system.switch_cpus.lsq0.loadToUse::140-149 40937.625476
system.switch_cpus.lsq0.loadToUse::150-159 1059.6625009999998
system.switch_cpus.lsq0.loadToUse::160-169 516.2059139999999
system.switch_cpus.lsq0.loadToUse::170-179 4366.713074
system.switch_cpus.lsq0.loadToUse::180-189 244.30541900000003
system.switch_cpus.lsq0.loadToUse::190-199 469.22673599999996
system.switch_cpus.lsq0.loadToUse::200-209 6644.490990999999
system.switch_cpus.lsq0.loadToUse::210-219 95.945518
system.switch_cpus.lsq0.loadToUse::220-229 16.255696000000004
system.switch_cpus.lsq0.loadToUse::240-249 15.825961
system.switch_cpus.lsq0.loadToUse::250-259 15.740924999999997
system.switch_cpus.lsq0.loadToUse::260-269 23.735772
system.switch_cpus.lsq0.loadToUse::270-279 26.652911
system.switch_cpus.lsq0.loadToUse::280-289 62.41507
system.switch_cpus.lsq0.loadToUse::290-299 92.442385
system.switch_cpus.lsq0.loadToUse::overflows 4448.390327
system.switch_cpus.lsq0.loadToUse::min_value 1.000428
system.switch_cpus.lsq0.loadToUse::max_value 885.2493029999998
system.switch_cpus.lsq0.loadToUse::total 27369484.709554
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.077268
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 57155964663.81801
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.077268
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 57155964663.81801
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.077268
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.077268
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 57155964663.81801
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.077268
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 57155964663.81801
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 57155964663.81801
system.switch_cpus.rename.squashCycles 1996851.9885700003
system.switch_cpus.rename.idleCycles 40876793.458252
system.switch_cpus.rename.blockCycles 6999738.974870999
system.switch_cpus.rename.serializeStallCycles 255756.489062
system.switch_cpus.rename.runCycles 60114607.714158
system.switch_cpus.rename.unblockCycles 3842699.7673219997
system.switch_cpus.rename.renamedInsts 126324372.33424601
system.switch_cpus.rename.ROBFullEvents 74805.41838300001
system.switch_cpus.rename.IQFullEvents 178148.54723199998
system.switch_cpus.rename.LQFullEvents 22336.745067
system.switch_cpus.rename.SQFullEvents 3342234.473645001
system.switch_cpus.rename.fullRegistersEvents 25415.605008999995
system.switch_cpus.rename.renamedOperands 145137711.69203
system.switch_cpus.rename.lookups 228290361.41540802
system.switch_cpus.rename.intLookups 154414358.71657202
system.switch_cpus.rename.vecLookups 6883250.129867
system.switch_cpus.rename.vecPredLookups 387.149768
system.switch_cpus.rename.committedMaps 122907911.56043498
system.switch_cpus.rename.undoneMaps 22229799.248696998
system.switch_cpus.rename.serializing 9682.427529
system.switch_cpus.rename.tempSerializing 1.230938
system.switch_cpus.rename.skidInsts 1178346.2612499997
system.switch_cpus.rob.reads 212153490.844814
system.switch_cpus.rob.writes 248337203.185207
system.switch_cpus.rob.squashedLoads 3986046.265406001
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 739842.624595
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999800.27249801
system.switch_cpus.thread_0.numOps 108310566.01983401
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 489317.592715
system.tol2bus.transDist::WritebackDirty 309376.9527630001
system.tol2bus.transDist::WritebackClean 62580.214324
system.tol2bus.transDist::CleanEvict 245165.716445
system.tol2bus.transDist::ReadExReq 89830.88903899999
system.tol2bus.transDist::ReadExResp 89830.96483199998
system.tol2bus.transDist::ReadCleanReq 62667.24360700001
system.tol2bus.transDist::ReadSharedReq 426650.3082849999
system.tol2bus.pktCount::total 1737948.5672209999
system.tol2bus.pktSize::total 59677271.97600001
system.tol2bus.snoops 37865.634211
system.tol2bus.snoopTraffic 1193494.4005759999
system.tol2bus.snoopFanout::samples 617211.2044909999
system.tol2bus.snoopFanout::mean 0.000273583032
system.tol2bus.snoopFanout::stdev 0.011312732474
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 616992.4046750002
system.tol2bus.snoopFanout::1 218.799816
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9995680000000002
system.tol2bus.snoopFanout::total 617211.2044909999
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 57155964663.81801
system.tol2bus.reqLayer0.occupancy 932610277.2824999
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 94075596.79961199
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 774820812.8050631
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 1158602.8700050001
system.tol2bus.snoop_filter.hitSingleRequests 579257.287124
system.tol2bus.snoop_filter.hitMultiRequests 11.000672999999999
system.tol2bus.snoop_filter.totSnoops 207.786542
system.tol2bus.snoop_filter.hitSingleSnoops 207.786542
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999980000000002
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 18648.324807
system.l2.writebacks::total 18648.324807
system.l2.tags.occupancies::writebacks 92.013103592274
system.l2.tags.avgOccs::writebacks 0.0028080284499999997
system.l2.tags.ageTaskId_1024::4 13766.148471
system.mem_ctrls.avgPriority_writebacks::samples 18648.085258
system.mem_ctrls.requestorWriteAccesses::writebacks 18648.324807
system.mem_ctrls.requestorWriteAvgLat::writebacks 457318562.6185721
system.mem_ctrls.dram.bytesWritten::writebacks 1193492.787648
system.mem_ctrls.dram.bytesWritten::total 1193492.787648
system.mem_ctrls.dram.numWrites::writebacks 18648.324807
system.mem_ctrls.dram.numWrites::total 18648.324807
system.mem_ctrls.dram.bwWrite::writebacks 17057686.578997996
system.mem_ctrls.dram.bwWrite::total 17057686.578997996
system.mem_ctrls.dram.bwTotal::writebacks 17057686.578997996
system.membus.transDist::WritebackDirty 18648.324807
system.switch_cpus.lsq0.loadToUse::50-59 135.36315400000004
system.switch_cpus.lsq0.loadToUse::120-129 9493.352032
system.switch_cpus.lsq0.loadToUse::230-239 10.480091
system.l2.ReadExReq.misses::cpu.data 0.462563
system.l2.ReadExReq.accesses::cpu.data 0.462563
system.l2.ReadExReq.missRate::cpu.data 0.334521
system.switch_cpus.fetch.miscStallCycles 13.856592999999998
system.switch_cpus.fetch.icacheWaitRetryStallCycles 3.315513
system.l2.InvalidateReq.hits::switch_cpus.data 79.788045
system.l2.InvalidateReq.hits::total 79.788045
system.l2.InvalidateReq.accesses::switch_cpus.data 197.13966900000003
system.l2.InvalidateReq.accesses::total 197.13966900000003
system.switch_cpus.lsq0.loadToUse::60-69 186.64632500000002
system.tol2bus.transDist::InvalidateReq 197.13966900000003
system.tol2bus.transDist::InvalidateResp 197.13966900000003
system.l2.tags.ageTaskId_1024::0 1.255099
system.l2.InvalidateReq.misses::switch_cpus.data 117.35162400000002
system.l2.InvalidateReq.misses::total 117.35162400000002
system.l2.InvalidateReq.missRate::switch_cpus.data 0.314866704503
system.l2.InvalidateReq.missRate::total 0.314866704503
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 117.35162400000002
system.l2.InvalidateReq.mshrMisses::total 117.35162400000002
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 2247571.8214999996
system.l2.InvalidateReq.mshrMissLatency::total 2247571.8214999996
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.314866704503
system.l2.InvalidateReq.mshrMissRate::total 0.314866704503
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 8566.171470119554
system.l2.InvalidateReq.avgMshrMissLatency::total 8566.171470119554
system.mem_ctrls.rdPerTurnAround::samples 1158.646369
system.mem_ctrls.rdPerTurnAround::mean 618.1171636203369
system.mem_ctrls.rdPerTurnAround::gmean 157.323198774299
system.mem_ctrls.rdPerTurnAround::stdev 1162.294159355202
system.mem_ctrls.rdPerTurnAround::0-1023 1136.0993139999998
system.mem_ctrls.rdPerTurnAround::1024-2047 0.38160799999999995
system.mem_ctrls.rdPerTurnAround::20480-21503 0.04721
system.mem_ctrls.rdPerTurnAround::total 1158.646369
system.mem_ctrls.wrPerTurnAround::samples 1158.646369
system.mem_ctrls.wrPerTurnAround::mean 7.38771341921
system.mem_ctrls.wrPerTurnAround::gmean 7.384098765315
system.mem_ctrls.wrPerTurnAround::stdev 0.21094896950900002
system.mem_ctrls.wrPerTurnAround::16 1112.2948099999999
system.mem_ctrls.wrPerTurnAround::17 5.877457
system.mem_ctrls.wrPerTurnAround::18 32.38251499999999
system.mem_ctrls.wrPerTurnAround::19 6.466791000000001
system.mem_ctrls.wrPerTurnAround::20 1.073527
system.mem_ctrls.wrPerTurnAround::21 0.454268
system.mem_ctrls.wrPerTurnAround::23 0.015614
system.mem_ctrls.wrPerTurnAround::27 0.015614
system.mem_ctrls.wrPerTurnAround::total 1158.646369
system.mem_ctrls.requestorWriteBytes::writebacks 1192709.524032
system.mem_ctrls.requestorWriteRate::writebacks 17044496.26351898
system.mem_ctrls.requestorWriteTotalLat::writebacks 331819649651.8365
system.membus.transDist::InvalidateReq 117.35162400000002
system.switch_cpus.commit.commitNonSpecStalls 38.467296
system.mem_ctrls.rdPerTurnAround::19456-20479 0.065773
system.mem_ctrls.wrPerTurnAround::29 0.065773
system.mem_ctrls.rdPerTurnAround::21504-22527 0.077268
system.mem_ctrls.dram.bytesPerActivate::64-71 2.12248
system.mem_ctrls.rdPerTurnAround::0-511 21.234603999999997
system.mem_ctrls.rdPerTurnAround::512-1023 0.28319300000000003
system.mem_ctrls.rdPerTurnAround::13312-13823 0.03719
system.mem_ctrls.rdPerTurnAround::1536-2047 0.066572
system.mem_ctrls.rdPerTurnAround::2048-2559 0.015429
system.mem_ctrls.rdPerTurnAround::5120-5631 0.015429
system.mem_ctrls.rdPerTurnAround::11264-11775 0.015429
system.switch_cpus.fetch.pendingTrapStallCycles 119.931584
system.l2.UpgradeReq.hits::switch_cpus.data 0.025202
system.l2.UpgradeReq.hits::total 0.025202
system.l2.UpgradeReq.accesses::switch_cpus.data 0.025202
system.l2.UpgradeReq.accesses::total 0.025202
system.mem_ctrls.rdPerTurnAround::22528-23551 0.012601
system.tol2bus.transDist::UpgradeReq 0.025202
system.tol2bus.transDist::UpgradeResp 0.025202
system.mem_ctrls.rdPerTurnAround::1024-1535 0.102286
system.mem_ctrls.rdPerTurnAround::15360-15871 0.051143
system.mem_ctrls.rdPerTurnAround::23552-24575 0.103024
system.mem_ctrls.rdPerTurnAround::17408-18431 0.038296
CPI 1.1431217142193744

Per-Address PND Load Violations:
