
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1300.938 ; gain = 552.730
Command: read_checkpoint -auto_incremental -incremental C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/utils_1/imports/synth_1/AutoCorrelator.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/utils_1/imports/synth_1/AutoCorrelator.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41248
WARNING: [Synth 8-2507] parameter declaration becomes local in AutoCorrelator with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/AutoCorrelator.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in AutoCorrelator with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/AutoCorrelator.v:73]
WARNING: [Synth 8-2507] parameter declaration becomes local in AutoCorrelator with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/AutoCorrelator.v:74]
WARNING: [Synth 8-2507] parameter declaration becomes local in AutoCorrelator with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/AutoCorrelator.v:75]
WARNING: [Synth 8-2507] parameter declaration becomes local in AutoCorrelator with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/AutoCorrelator.v:77]
WARNING: [Synth 8-2507] parameter declaration becomes local in AutoCorrelator with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/AutoCorrelator.v:78]
WARNING: [Synth 8-2507] parameter declaration becomes local in Divider with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/Divider.v:52]
WARNING: [Synth 8-2507] parameter declaration becomes local in Divider with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/Divider.v:53]
WARNING: [Synth 8-2507] parameter declaration becomes local in Divider with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/Divider.v:54]
WARNING: [Synth 8-2507] parameter declaration becomes local in Divider with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/Divider.v:55]
WARNING: [Synth 8-2507] parameter declaration becomes local in Divider with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/Divider.v:56]
WARNING: [Synth 8-2507] parameter declaration becomes local in Divider with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/Divider.v:57]
WARNING: [Synth 8-2507] parameter declaration becomes local in Divider with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/Divider.v:68]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:95]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:101]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:102]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:104]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:105]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:106]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:107]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:108]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:109]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:110]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:111]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:112]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:114]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:115]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:116]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:117]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:118]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:120]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:124]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:126]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:127]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:129]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:133]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:136]
WARNING: [Synth 8-2507] parameter declaration becomes local in counterBuffer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in integralTimer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/integralTimer.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in integralTimer with formal parameter declaration list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/integralTimer.v:34]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'integralTimer' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/integralTimer.v:23]
	Parameter clk_speed bound to: 5000000 - type: integer 
	Parameter t_int bound to: 0.040000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'integralTimer' (1#1) [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/integralTimer.v:23]
INFO: [Synth 8-6157] synthesizing module 'photonCounter' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/photonCounter.v:23]
WARNING: [Synth 8-567] referenced signal 'counter' should be on the sensitivity list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/photonCounter.v:31]
INFO: [Synth 8-6155] done synthesizing module 'photonCounter' (2#1) [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/photonCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'sampler' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/sampler.v:23]
	Parameter default_fclk bound to: 5000000 - type: integer 
	Parameter fs bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sampler' (3#1) [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/sampler.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterBuffer' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:3]
	Parameter fs bound to: 1000000 - type: integer 
	Parameter delayTime_MAX bound to: 0.000125 - type: double 
WARNING: [Synth 8-567] referenced signal 'counterBuffer' should be on the sensitivity list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:193]
WARNING: [Synth 8-567] referenced signal 'data_in' should be on the sensitivity list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:193]
INFO: [Synth 8-6155] done synthesizing module 'counterBuffer' (4#1) [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:3]
INFO: [Synth 8-6157] synthesizing module 'AutoCorrelator' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/AutoCorrelator.v:23]
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter PRECISION bound to: 2 - type: integer 
	Parameter fs bound to: 1000000 - type: integer 
	Parameter delayTime bound to: 0.000125 - type: double 
	Parameter t_int bound to: 0.040000 - type: double 
WARNING: [Synth 8-567] referenced signal 'reset' should be on the sensitivity list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/AutoCorrelator.v:50]
WARNING: [Synth 8-567] referenced signal 'SumBuffer_Num' should be on the sensitivity list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/AutoCorrelator.v:50]
WARNING: [Synth 8-567] referenced signal 'n_i' should be on the sensitivity list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/AutoCorrelator.v:50]
WARNING: [Synth 8-567] referenced signal 'n_delta' should be on the sensitivity list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/AutoCorrelator.v:50]
WARNING: [Synth 8-567] referenced signal 'SumBuffer_Den' should be on the sensitivity list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/AutoCorrelator.v:50]
INFO: [Synth 8-6157] synthesizing module 'Divider' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/Divider.v:23]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/Divider.v:85]
INFO: [Synth 8-6155] done synthesizing module 'Divider' (5#1) [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/Divider.v:23]
WARNING: [Synth 8-689] width (58) of port connection 'dividend' does not match port width (26) of module 'Divider' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/AutoCorrelator.v:104]
WARNING: [Synth 8-689] width (58) of port connection 'divisor' does not match port width (26) of module 'Divider' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/AutoCorrelator.v:105]
WARNING: [Synth 8-567] referenced signal 'quotient' should be on the sensitivity list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/AutoCorrelator.v:113]
WARNING: [Synth 8-567] referenced signal 'precompute' should be on the sensitivity list [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/AutoCorrelator.v:113]
INFO: [Synth 8-6155] done synthesizing module 'AutoCorrelator' (6#1) [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/AutoCorrelator.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ACF_result' does not match port width (20) of module 'AutoCorrelator' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/main.v:191]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1300.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Constraints/CmodA7_Master.xdc]
Finished Parsing XDC File [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Constraints/CmodA7_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Constraints/CmodA7_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1300.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1300.938 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'counter_reg' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/photonCounter.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[0]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[1]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[2]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[3]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[4]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[5]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[6]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[7]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[8]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[9]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[10]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[11]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[13]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[15]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[17]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[19]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[22]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[24]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[28]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[31]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[36]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[40]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[46]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[52]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[59]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[67]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[76]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[86]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[97]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[110]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[124]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[12]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[14]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[16]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[18]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[21]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[23]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[27]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[30]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[35]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[39]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[45]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[51]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[58]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[66]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[75]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[85]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[96]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[109]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[123]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[20]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[26]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[29]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[34]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[38]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[44]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[50]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[57]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[65]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[74]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[84]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[95]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[108]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[122]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[25]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[33]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[37]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[43]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[49]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[56]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[64]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[73]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[83]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[94]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[107]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[121]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[32]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[42]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[48]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[55]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[63]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[72]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[82]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[93]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[106]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[120]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[41]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[47]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[54]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[62]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[71]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[81]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[92]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[105]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[119]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[53]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[61]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[70]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'counterBuffer_reg[80]' [C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.srcs/sources_1/new/counterBuffer.v:150]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   27 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               79 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input   79 Bit        Muxes := 1     
	   3 Input   79 Bit        Muxes := 1     
	   2 Input   79 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP AutoCorrelator_1/dividend0, operation Mode is: A2*(B:0x64).
DSP Report: register AutoCorrelator_1/dividend_reg is absorbed into DSP AutoCorrelator_1/dividend0.
DSP Report: operator AutoCorrelator_1/dividend0 is absorbed into DSP AutoCorrelator_1/dividend0.
WARNING: [Synth 8-3332] Sequential element (photonCounter_1/counter_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (photonCounter_1/counter_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (photonCounter_1/counter_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (photonCounter_1/counter_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[0][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[0][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[0][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[0][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[1][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[1][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[1][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[1][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[2][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[2][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[2][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[2][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[3][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[3][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[3][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[3][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[4][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[4][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[4][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[4][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[5][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[5][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[5][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[5][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[6][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[6][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[6][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[6][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[7][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[7][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[7][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[7][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[8][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[8][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[8][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[8][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[9][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[9][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[9][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[9][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[10][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[10][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[10][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[10][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[11][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[11][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[11][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[11][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[13][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[13][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[13][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[13][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[15][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[15][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[15][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[15][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[17][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[17][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[17][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[17][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[19][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[19][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[19][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[19][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[22][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[22][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[22][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[22][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[24][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[24][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[24][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[24][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[28][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[28][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[28][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[28][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[31][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[31][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[31][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[31][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[36][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[36][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[36][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[36][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[40][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[40][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[40][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[40][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[46][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[46][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[46][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[46][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[52][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[52][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[52][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (counterBuffer_1/counterBuffer_reg[52][0]) is unused and will be removed from module main.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|AutoCorrelator | A2*(B:0x64) | 20     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1300.938 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 673 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1300.938 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1300.938 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1300.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1300.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d7f6cff0
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 273 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1300.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/12289/Desktop/Coding/FPGA/Compressed_DCS_TROPICS/Compressed_DCS_TROPICS.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  1 18:41:49 2024...
