Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Wed Feb 19 11:39:15 2020
| Host         : DESKTOP-9DNP7KK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file base_zynq_wrapper_timing_summary_postroute_physopted.rpt -pb base_zynq_wrapper_timing_summary_postroute_physopted.pb -rpx base_zynq_wrapper_timing_summary_postroute_physopted.rpx
| Design       : base_zynq_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.737        0.000                      0               112040        0.014        0.000                      0               112040        8.750        0.000                       0                 49517  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.737        0.000                      0                95186        0.014        0.000                      0                95186        8.750        0.000                       0                 49517  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.322        0.000                      0                16854        0.700        0.000                      0                16854  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.987ns  (logic 3.451ns (38.400%)  route 5.536ns (61.600%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 12.867 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.826     3.120    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X32Y123        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y123        FDCE (Prop_fdce_C_Q)         0.518     3.638 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=16, routed)          1.034     4.672    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d[1]
    SLICE_X27Y120        LUT5 (Prop_lut5_I1_O)        0.150     4.822 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry_i_6/O
                         net (fo=2, routed)           0.719     5.541    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry_i_6_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.730     6.271 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.271    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.493 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.661     7.154    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[0]
    SLICE_X29Y123        LUT4 (Prop_lut4_I0_O)        0.299     7.453 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.453    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7_n_0
    SLICE_X29Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.003 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.003    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X29Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.160 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           0.609     8.769    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1_n_2
    SLICE_X29Y127        LUT6 (Prop_lut6_I1_O)        0.329     9.098 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/rd_pushing_q_i_2/O
                         net (fo=10, routed)          0.597     9.695    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/rd_skid0_0_vld_reg
    SLICE_X31Y129        LUT5 (Prop_lut5_I0_O)        0.124     9.819 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/rd_skid1_0_vld_i_4/O
                         net (fo=4, routed)           0.435    10.254    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_eg/u_pipe/rd_skid1_1_reg[2]
    SLICE_X31Y128        LUT6 (Prop_lut6_I4_O)        0.124    10.378 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_eg/u_pipe/rd_skid1_1_vld_i_3/O
                         net (fo=9, routed)           0.853    11.232    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_eg/u_pipe/pipe_skid_noc2mcif_axi_b_bid_reg[1]_7
    SLICE_X30Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.356 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_eg/u_pipe/qd_i_6/O
                         net (fo=1, routed)           0.627    11.983    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg_5
    SLICE_X29Y130        LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_i_1__4/O
                         net (fo=1, routed)           0.000    12.107    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid_enable
    SLICE_X29Y130        FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.688    12.867    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/clk
    SLICE_X29Y130        FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.247    13.114    
                         clock uncertainty           -0.302    12.812    
    SLICE_X29Y130        FDRE (Setup_fdre_C_D)        0.032    12.844    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 3.327ns (37.851%)  route 5.463ns (62.149%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.826     3.120    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X32Y123        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y123        FDCE (Prop_fdce_C_Q)         0.518     3.638 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=16, routed)          1.034     4.672    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d[1]
    SLICE_X27Y120        LUT5 (Prop_lut5_I1_O)        0.150     4.822 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry_i_6/O
                         net (fo=2, routed)           0.719     5.541    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry_i_6_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.730     6.271 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.271    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.493 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.661     7.154    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[0]
    SLICE_X29Y123        LUT4 (Prop_lut4_I0_O)        0.299     7.453 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.453    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7_n_0
    SLICE_X29Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.003 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.003    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X29Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.160 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           0.609     8.769    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1_n_2
    SLICE_X29Y127        LUT6 (Prop_lut6_I1_O)        0.329     9.098 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/rd_pushing_q_i_2/O
                         net (fo=10, routed)          0.735     9.833    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/rd_pushing_q_reg
    SLICE_X31Y132        LUT6 (Prop_lut6_I0_O)        0.124     9.957 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CKLNQD12_72_LUT6_3/O
                         net (fo=42, routed)          0.635    10.592    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CKLNQD12_72_net_11
    SLICE_X29Y135        LUT5 (Prop_lut5_I3_O)        0.124    10.716 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CKLNQD12_72_LUT5_3/O
                         net (fo=3, routed)           0.597    11.313    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CKLNQD12_72_net_16
    SLICE_X29Y133        LUT5 (Prop_lut5_I3_O)        0.124    11.437 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CKLNQD12_72_LUT5_4/O
                         net (fo=1, routed)           0.473    11.910    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X29Y135        FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.694    12.873    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X29Y135        FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.247    13.120    
                         clock uncertainty           -0.302    12.818    
    SLICE_X29Y135        FDRE (Setup_fdre_C_D)       -0.064    12.754    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.497ns  (logic 2.849ns (33.529%)  route 5.648ns (66.470%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.975     3.269    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/clk
    SLICE_X102Y110       FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_fdce_C_Q)         0.518     3.787 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_count_reg[0]/Q
                         net (fo=6, routed)           0.830     4.617    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/skid_flop_dat_pd_reg[257][0]
    SLICE_X101Y109       LUT3 (Prop_lut3_I0_O)        0.124     4.741 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/NV_NVDLA_SDP_MR3_LUT3_1/O
                         net (fo=17, routed)          0.811     5.552    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/NV_NVDLA_SDP_MR3_net_1
    SLICE_X99Y111        LUT2 (Prop_lut2_I1_O)        0.150     5.702 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/NV_NVDLA_SDP_MR3_LUT2_1/O
                         net (fo=14, routed)          0.893     6.596    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/lopt_5
    SLICE_X100Y110       LUT6 (Prop_lut6_I1_O)        0.332     6.928 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/skid_flop_dat_pd[257]_i_13_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.808     7.736    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/xlnx_opt_skid_flop_dat_pd[257]_i_13_n_0_4
    SLICE_X98Y112        LUT3 (Prop_lut3_I2_O)        0.148     7.884 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/skid_flop_dat_pd[257]_i_13_LOPT_REMAP_2/O
                         net (fo=1, routed)           0.469     8.353    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/xlnx_opt_skid_flop_dat_pd[257]_i_13_n_0_3
    SLICE_X98Y112        LUT6 (Prop_lut6_I5_O)        0.328     8.681 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/skid_flop_dat_pd[257]_i_13_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.445     9.126    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/xlnx_opt_skid_flop_dat_pd[257]_i_13_n_0_2
    SLICE_X96Y111        LUT6 (Prop_lut6_I4_O)        0.124     9.250 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/skid_flop_dat_pd[257]_i_13_LOPT_REMAP_6/O
                         net (fo=1, routed)           0.000     9.250    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/skid_flop_dat_pd[257]_i_13_n_0
    SLICE_X96Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.630 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/skid_flop_dat_pd_reg[257]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.630    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/skid_flop_dat_pd_reg[257]_i_8_n_0
    SLICE_X96Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.884 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/skid_flop_dat_pd_reg[257]_i_4/CO[0]
                         net (fo=19, routed)          0.692    10.576    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/CO[0]
    SLICE_X102Y111       LUT6 (Prop_lut6_I0_O)        0.367    10.943 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_i_2__19/O
                         net (fo=9, routed)           0.699    11.642    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/rd_popping_0
    SLICE_X100Y107       LUT6 (Prop_lut6_I4_O)        0.124    11.766 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_i_1__33/O
                         net (fo=1, routed)           0.000    11.766    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X100Y107       FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.781    12.960    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X100Y107       FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.247    13.207    
                         clock uncertainty           -0.302    12.905    
    SLICE_X100Y107       FDRE (Setup_fdre_C_D)        0.086    12.991    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/M_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.429ns  (logic 5.126ns (60.817%)  route 3.303ns (39.183%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.948ns = ( 12.948 - 10.000 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       2.004     3.298    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/clk
    RAMB36_X4Y23         RAMB36E1                                     r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/M_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     5.752 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/M_reg/DOPADOP[0]
                         net (fo=6, routed)           0.893     6.646    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/dout[64]
    SLICE_X84Y117        LUT2 (Prop_lut2_I1_O)        0.124     6.770 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/NV_NVDLA_SDP_RD20_LUT2/O
                         net (fo=1, routed)           0.000     6.770    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/NV_NVDLA_SDP_RD20_net_123
    SLICE_X84Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.302 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/beat_count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.302    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/beat_count_reg[3]_i_2_n_0
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.636 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/beat_count_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.752     8.388    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack_n_395
    SLICE_X82Y118        LUT6 (Prop_lut6_I0_O)        0.303     8.691 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/is_last_beat_carry_i_3/O
                         net (fo=1, routed)           0.000     8.691    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/is_last_beat_carry_i_3_n_0
    SLICE_X82Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.224 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/is_last_beat_carry/CO[3]
                         net (fo=1, routed)           0.000     9.224    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/is_last_beat_carry_n_0
    SLICE_X82Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.381 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/is_last_beat_carry__0/CO[1]
                         net (fo=23, routed)          0.929    10.310    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/CO[0]
    SLICE_X93Y119        LUT4 (Prop_lut4_I2_O)        0.357    10.667 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/wr_popping_i_1__3/O
                         net (fo=14, routed)          0.728    11.395    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/rd_popping
    SLICE_X92Y119        LUT5 (Prop_lut5_I2_O)        0.332    11.727 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_i_1__31/O
                         net (fo=1, routed)           0.000    11.727    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X92Y119        FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.769    12.948    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X92Y119        FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.247    13.195    
                         clock uncertainty           -0.302    12.893    
    SLICE_X92Y119        FDRE (Setup_fdre_C_D)        0.082    12.975    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.327ns  (logic 3.778ns (45.372%)  route 4.549ns (54.628%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.840     3.134    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/clk
    SLICE_X47Y138        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDCE (Prop_fdce_C_Q)         0.419     3.553 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[0]/Q
                         net (fo=60, routed)          0.426     3.979    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/Q[0]
    SLICE_X46Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770     4.749 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.749    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[4]_i_2_n_0
    SLICE_X46Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.866 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.866    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[8]_i_2_n_0
    SLICE_X46Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.189 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[12]_i_4/O[1]
                         net (fo=3, routed)           0.864     6.053    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[12]_i_4_n_6
    SLICE_X47Y140        LUT4 (Prop_lut4_I3_O)        0.306     6.359 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/NV_NVDLA_SDP_WD10_LUT4_10/O
                         net (fo=1, routed)           0.000     6.359    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/NV_NVDLA_SDP_WD10_net_73
    SLICE_X47Y140        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.929 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat_carry__0/CO[2]
                         net (fo=19, routed)          0.675     7.604    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat__6
    SLICE_X48Y142        LUT6 (Prop_lut6_I4_O)        0.313     7.917 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/NV_NVDLA_SDP_WD10_LUT6_2/O
                         net (fo=3, routed)           0.819     8.736    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/NV_NVDLA_SDP_WD10_net_4
    SLICE_X44Y138        LUT2 (Prop_lut2_I1_O)        0.124     8.860 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/NV_NVDLA_SDP_WD10_LUT2_5/O
                         net (fo=5, routed)           0.667     9.527    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/NV_NVDLA_SDP_WD10_net_5
    SLICE_X44Y138        LUT3 (Prop_lut3_I1_O)        0.153     9.680 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/NV_NVDLA_SDP_WD10_LUT3/O
                         net (fo=6, routed)           0.624    10.304    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/NV_NVDLA_SDP_WD10_net_13
    SLICE_X44Y137        LUT2 (Prop_lut2_I1_O)        0.356    10.660 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/NV_NVDLA_SDP_WD10_LUT2_9/O
                         net (fo=6, routed)           0.474    11.134    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg_1
    SLICE_X43Y137        LUT6 (Prop_lut6_I5_O)        0.327    11.461 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_i_1__40/O
                         net (fo=1, routed)           0.000    11.461    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X43Y137        FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.649    12.828    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X43Y137        FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.302    12.773    
    SLICE_X43Y137        FDRE (Setup_fdre_C_D)        0.032    12.805    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.373ns  (logic 3.451ns (41.217%)  route 4.922ns (58.783%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 12.861 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.826     3.120    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X32Y123        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y123        FDCE (Prop_fdce_C_Q)         0.518     3.638 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=16, routed)          1.034     4.672    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d[1]
    SLICE_X27Y120        LUT5 (Prop_lut5_I1_O)        0.150     4.822 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry_i_6/O
                         net (fo=2, routed)           0.719     5.541    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry_i_6_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.730     6.271 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.271    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.493 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.661     7.154    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[0]
    SLICE_X29Y123        LUT4 (Prop_lut4_I0_O)        0.299     7.453 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.453    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7_n_0
    SLICE_X29Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.003 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.003    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X29Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.160 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           0.372     8.532    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/CO[0]
    SLICE_X28Y125        LUT6 (Prop_lut6_I2_O)        0.329     8.861 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/pipe_skid_axi_dat_vld_i_2/O
                         net (fo=7, routed)           0.468     9.329    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_2
    SLICE_X28Y125        LUT3 (Prop_lut3_I0_O)        0.124     9.453 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/qd_i_6__0/O
                         net (fo=14, routed)          0.597    10.050    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/axi_dat_rdy_reg
    SLICE_X31Y125        LUT4 (Prop_lut4_I1_O)        0.124    10.174 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/sticky_i_2/O
                         net (fo=12, routed)          0.565    10.738    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/arb2spt_cmd_valid
    SLICE_X30Y125        LUT6 (Prop_lut6_I5_O)        0.124    10.862 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_i_4/O
                         net (fo=2, routed)           0.506    11.369    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/p_2_in
    SLICE_X31Y125        LUT6 (Prop_lut6_I3_O)        0.124    11.493 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_i_1__3/O
                         net (fo=1, routed)           0.000    11.493    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X31Y125        FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.682    12.861    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X31Y125        FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.247    13.108    
                         clock uncertainty           -0.302    12.806    
    SLICE_X31Y125        FDRE (Setup_fdre_C_D)        0.032    12.838    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.819ns  (logic 6.083ns (34.138%)  route 11.736ns (65.862%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT3=5 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.848     3.142    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/clk
    DSP48_X0Y19          DSP48E1                                      r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     3.576 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[2]
                         net (fo=2, routed)           1.397     4.973    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0_n_103
    SLICE_X13Y37         LUT3 (Prop_lut3_I1_O)        0.152     5.125 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT3_1/O
                         net (fo=2, routed)           0.980     6.105    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_7
    SLICE_X13Y38         LUT6 (Prop_lut6_I4_O)        0.326     6.431 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT6_5/O
                         net (fo=2, routed)           0.509     6.940    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_12
    SLICE_X12Y38         LUT5 (Prop_lut5_I2_O)        0.124     7.064 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT5_6/O
                         net (fo=1, routed)           0.000     7.064    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_20_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.440 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.440    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_13_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.763 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[1]
                         net (fo=3, routed)           1.584     9.347    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_6
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.306     9.653 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT3_93/O
                         net (fo=2, routed)           0.799    10.452    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_195
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.153    10.605 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT5_55/O
                         net (fo=2, routed)           0.657    11.262    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_201
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.327    11.589 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT6_29/O
                         net (fo=1, routed)           0.000    11.589    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1462
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.990 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.990    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.303 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[3]
                         net (fo=4, routed)           0.654    12.957    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_4
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.301    13.258 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT2_229/O
                         net (fo=3, routed)           0.741    13.999    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[12]_i_4_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I2_O)        0.332    14.331 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT3_249/O
                         net (fo=1, routed)           0.000    14.331    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1537
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.881 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_5/CO[3]
                         net (fo=5, routed)           0.795    15.676    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X44Y29         LUT5 (Prop_lut5_I3_O)        0.124    15.800 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT5_309/O
                         net (fo=5, routed)           0.609    16.409    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1367
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.533 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT6_1069/O
                         net (fo=1, routed)           0.000    16.533    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1662
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.934 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.934    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.205 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=1, routed)           0.293    17.498    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.373    17.871 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT3_356/O
                         net (fo=3, routed)           0.737    18.608    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1431
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    18.732 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT5_393/O
                         net (fo=31, routed)          0.529    19.260    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1435
    SLICE_X51Y21         LUT5 (Prop_lut5_I3_O)        0.124    19.384 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT5_399/O
                         net (fo=5, routed)           0.725    20.109    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1437
    SLICE_X57Y17         LUT3 (Prop_lut3_I2_O)        0.124    20.233 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT3_387/O
                         net (fo=3, routed)           0.727    20.961    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_w[6]
    SLICE_X67Y16         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.550    22.729    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/clk
    SLICE_X67Y16         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[5]/C
                         clock pessimism              0.129    22.858    
                         clock uncertainty           -0.302    22.556    
    SLICE_X67Y16         FDCE (Setup_fdce_C_D)       -0.081    22.475    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         22.475    
                         arrival time                         -20.961    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 3.414ns (41.838%)  route 4.746ns (58.162%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.975     3.269    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/clk
    SLICE_X95Y107        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDCE (Prop_fdce_C_Q)         0.456     3.725 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_count_reg[2]/Q
                         net (fo=19, routed)          1.127     4.852    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_count_reg[2]
    SLICE_X101Y105       LUT4 (Prop_lut4_I3_O)        0.124     4.976 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/NV_NVDLA_SDP_MR4_LUT4_1/O
                         net (fo=13, routed)          0.710     5.686    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/is_last_beat_carry_i_24_0
    SLICE_X101Y105       LUT6 (Prop_lut6_I0_O)        0.124     5.810 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/NV_NVDLA_SDP_MR5_LUT6/O
                         net (fo=1, routed)           0.436     6.246    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/NV_NVDLA_SDP_MR5_net
    SLICE_X100Y105       LUT5 (Prop_lut5_I4_O)        0.124     6.370 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/NV_NVDLA_SDP_MR5_LUT5/O
                         net (fo=2, routed)           0.495     6.865    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/NV_NVDLA_SDP_MR5_net_13
    SLICE_X96Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.460 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/is_last_beat_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.460    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/is_last_beat_carry_i_9_n_0
    SLICE_X96Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/is_last_beat_carry_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     7.577    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/is_last_beat_carry_i_7__0_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.900 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/is_last_beat_carry_i_5__0/O[1]
                         net (fo=1, routed)           0.440     8.341    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/cmd_size0[10]
    SLICE_X97Y111        LUT5 (Prop_lut5_I4_O)        0.306     8.647 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/NV_NVDLA_SDP_MR5_LUT5_17/O
                         net (fo=1, routed)           0.571     9.218    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/NV_NVDLA_SDP_MR5_net_17
    SLICE_X98Y108        LUT4 (Prop_lut4_I3_O)        0.124     9.342 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/NV_NVDLA_SDP_MR5_LUT4_3/O
                         net (fo=1, routed)           0.000     9.342    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/is_last_beat_carry__0_0[3]
    SLICE_X98Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.718 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/is_last_beat_carry/CO[3]
                         net (fo=1, routed)           0.000     9.718    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/is_last_beat_carry_n_0
    SLICE_X98Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.972 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/is_last_beat_carry__0/CO[0]
                         net (fo=20, routed)          0.621    10.593    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/CO[0]
    SLICE_X98Y107        LUT3 (Prop_lut3_I0_O)        0.367    10.960 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/NV_NVDLA_SDP_MR7_LUT3/O
                         net (fo=9, routed)           0.345    11.305    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/rd_popping_0
    SLICE_X100Y107       LUT6 (Prop_lut6_I5_O)        0.124    11.429 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_i_1__35/O
                         net (fo=1, routed)           0.000    11.429    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X100Y107       FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.781    12.960    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X100Y107       FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.247    13.207    
                         clock uncertainty           -0.302    12.905    
    SLICE_X100Y107       FDRE (Setup_fdre_C_D)        0.084    12.989    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         12.989    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.760ns  (logic 6.083ns (34.252%)  route 11.677ns (65.748%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT3=5 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.848     3.142    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/clk
    DSP48_X0Y19          DSP48E1                                      r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     3.576 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[2]
                         net (fo=2, routed)           1.397     4.973    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0_n_103
    SLICE_X13Y37         LUT3 (Prop_lut3_I1_O)        0.152     5.125 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT3_1/O
                         net (fo=2, routed)           0.980     6.105    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_7
    SLICE_X13Y38         LUT6 (Prop_lut6_I4_O)        0.326     6.431 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT6_5/O
                         net (fo=2, routed)           0.509     6.940    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_12
    SLICE_X12Y38         LUT5 (Prop_lut5_I2_O)        0.124     7.064 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT5_6/O
                         net (fo=1, routed)           0.000     7.064    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_20_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.440 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.440    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_13_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.763 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[1]
                         net (fo=3, routed)           1.584     9.347    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_6
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.306     9.653 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT3_93/O
                         net (fo=2, routed)           0.799    10.452    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_195
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.153    10.605 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT5_55/O
                         net (fo=2, routed)           0.657    11.262    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_201
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.327    11.589 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT6_29/O
                         net (fo=1, routed)           0.000    11.589    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1462
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.990 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.990    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.303 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[3]
                         net (fo=4, routed)           0.654    12.957    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_4
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.301    13.258 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT2_229/O
                         net (fo=3, routed)           0.741    13.999    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[12]_i_4_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I2_O)        0.332    14.331 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT3_249/O
                         net (fo=1, routed)           0.000    14.331    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1537
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.881 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_5/CO[3]
                         net (fo=5, routed)           0.795    15.676    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X44Y29         LUT5 (Prop_lut5_I3_O)        0.124    15.800 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT5_309/O
                         net (fo=5, routed)           0.609    16.409    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1367
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.533 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT6_1069/O
                         net (fo=1, routed)           0.000    16.533    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1662
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.934 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.934    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.205 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=1, routed)           0.293    17.498    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.373    17.871 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT3_356/O
                         net (fo=3, routed)           0.737    18.608    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1431
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    18.732 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT5_393/O
                         net (fo=31, routed)          0.529    19.260    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1435
    SLICE_X51Y21         LUT5 (Prop_lut5_I3_O)        0.124    19.384 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT5_399/O
                         net (fo=5, routed)           0.725    20.109    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1437
    SLICE_X57Y17         LUT3 (Prop_lut3_I2_O)        0.124    20.233 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT3_387/O
                         net (fo=3, routed)           0.668    20.901    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_w[6]
    SLICE_X67Y16         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.550    22.729    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/clk
    SLICE_X67Y16         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[4]/C
                         clock pessimism              0.129    22.858    
                         clock uncertainty           -0.302    22.556    
    SLICE_X67Y16         FDCE (Setup_fdce_C_D)       -0.067    22.489    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         22.489    
                         arrival time                         -20.901    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.756ns  (logic 6.083ns (34.260%)  route 11.673ns (65.740%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT3=5 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.848     3.142    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/clk
    DSP48_X0Y19          DSP48E1                                      r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     3.576 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[2]
                         net (fo=2, routed)           1.397     4.973    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0_n_103
    SLICE_X13Y37         LUT3 (Prop_lut3_I1_O)        0.152     5.125 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT3_1/O
                         net (fo=2, routed)           0.980     6.105    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_7
    SLICE_X13Y38         LUT6 (Prop_lut6_I4_O)        0.326     6.431 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT6_5/O
                         net (fo=2, routed)           0.509     6.940    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_12
    SLICE_X12Y38         LUT5 (Prop_lut5_I2_O)        0.124     7.064 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT5_6/O
                         net (fo=1, routed)           0.000     7.064    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_20_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.440 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.440    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_13_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.763 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[1]
                         net (fo=3, routed)           1.584     9.347    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_6
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.306     9.653 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT3_93/O
                         net (fo=2, routed)           0.799    10.452    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_195
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.153    10.605 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT5_55/O
                         net (fo=2, routed)           0.657    11.262    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_201
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.327    11.589 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT6_29/O
                         net (fo=1, routed)           0.000    11.589    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1462
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.990 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.990    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.303 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[3]
                         net (fo=4, routed)           0.654    12.957    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_4
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.301    13.258 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT2_229/O
                         net (fo=3, routed)           0.741    13.999    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[12]_i_4_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I2_O)        0.332    14.331 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT3_249/O
                         net (fo=1, routed)           0.000    14.331    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1537
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.881 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_5/CO[3]
                         net (fo=5, routed)           0.795    15.676    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X44Y29         LUT5 (Prop_lut5_I3_O)        0.124    15.800 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT5_309/O
                         net (fo=5, routed)           0.609    16.409    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1367
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.533 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT6_1069/O
                         net (fo=1, routed)           0.000    16.533    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1662
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.934 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.934    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.205 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=1, routed)           0.293    17.498    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.373    17.871 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT3_356/O
                         net (fo=3, routed)           0.737    18.608    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1431
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    18.732 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT5_393/O
                         net (fo=31, routed)          0.529    19.260    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1435
    SLICE_X51Y21         LUT5 (Prop_lut5_I3_O)        0.124    19.384 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT5_399/O
                         net (fo=5, routed)           0.725    20.109    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_net_1437
    SLICE_X57Y17         LUT3 (Prop_lut3_I2_O)        0.124    20.233 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/NV_NVDLA_CSC_dl_LUT3_387/O
                         net (fo=3, routed)           0.664    20.897    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_w[6]
    SLICE_X67Y16         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.550    22.729    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/clk
    SLICE_X67Y16         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[6]/C
                         clock pessimism              0.129    22.858    
                         clock uncertainty           -0.302    22.556    
    SLICE_X67Y16         FDCE (Setup_fdce_C_D)       -0.061    22.495    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         22.495    
                         arrival time                         -20.897    
  -------------------------------------------------------------------
                         slack                                  1.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d4_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.230%)  route 0.182ns (58.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.557     0.893    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/clk
    SLICE_X44Y50         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDCE (Prop_fdce_C_Q)         0.128     1.021 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d3_reg[8]/Q
                         net (fo=1, routed)           0.182     1.203    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d3[8]
    SLICE_X44Y49         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.830     1.196    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/clk
    SLICE_X44Y49         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d4_reg[8]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X44Y49         FDCE (Hold_fdce_C_D)         0.023     1.189    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d4_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.901%)  route 0.204ns (59.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.557     0.893    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/clk
    SLICE_X44Y50         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d3_reg[2]/Q
                         net (fo=1, routed)           0.204     1.237    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d3[2]
    SLICE_X44Y49         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.830     1.196    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/clk
    SLICE_X44Y49         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d4_reg[2]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X44Y49         FDCE (Hold_fdce_C_D)         0.047     1.213    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l1group13_data_rd0_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l2group3_data_rd0_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.735%)  route 0.196ns (51.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.550     0.886    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X52Y19         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l1group13_data_rd0_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l1group13_data_rd0_data_reg[12]/Q
                         net (fo=1, routed)           0.196     1.222    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l1group13_data_rd0_data[12]
    SLICE_X49Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.267 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l2group3_data_rd0_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.267    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l2group3_data_rd0_data_w[12]
    SLICE_X49Y18         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l2group3_data_rd0_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.820     1.186    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X49Y18         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l2group3_data_rd0_data_reg[12]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y18         FDRE (Hold_fdre_C_D)         0.091     1.242    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l2group3_data_rd0_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d4_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d5_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.834%)  route 0.222ns (61.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.557     0.893    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/clk
    SLICE_X43Y50         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d4_reg[13]/Q
                         net (fo=1, routed)           0.222     1.256    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d4[13]
    SLICE_X46Y48         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d5_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.830     1.196    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/clk
    SLICE_X46Y48         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d5_reg[13]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X46Y48         FDCE (Hold_fdce_C_D)         0.063     1.229    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_addr_d5_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.599%)  route 0.182ns (56.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.658     0.994    base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y103        FDRE                                         r  base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.182     1.317    base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y98         SRL16E                                       r  base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.844     1.210    base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.290    base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram0_wr_data_d2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram0/M_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.606     0.942    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X91Y55         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram0_wr_data_d2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y55         FDRE (Prop_fdre_C_Q)         0.141     1.083 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram0_wr_data_d2_reg[11]/Q
                         net (fo=1, routed)           0.106     1.189    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram0/M_reg_0[11]
    RAMB36_X4Y10         RAMB36E1                                     r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram0/M_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.919     1.285    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram0/clk
    RAMB36_X4Y10         RAMB36E1                                     r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram0/M_reg/CLKBWRCLK
                         clock pessimism             -0.284     1.001    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.155     1.156    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram0/M_reg
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.246ns (51.725%)  route 0.230ns (48.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.636     0.972    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/clk
    SLICE_X108Y97        FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y97        FDRE (Prop_fdre_C_Q)         0.148     1.120 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[56]/Q
                         net (fo=1, routed)           0.230     1.349    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg_n_0_[56]
    SLICE_X106Y104       LUT3 (Prop_lut3_I2_O)        0.098     1.447 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd[56]_i_1__0/O
                         net (fo=1, routed)           0.000     1.447    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd[56]_i_1__0_n_0
    SLICE_X106Y104       FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.991     1.357    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/clk
    SLICE_X106Y104       FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[56]/C
                         clock pessimism             -0.035     1.322    
    SLICE_X106Y104       FDRE (Hold_fdre_C_D)         0.092     1.414    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/dout_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/cdma2buf_wt_wr_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.491%)  route 0.182ns (46.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.554     0.890    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/clk
    SLICE_X50Y35         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/dout_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/dout_r_reg[15]/Q
                         net (fo=1, routed)           0.182     1.235    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/dma_rd_rsp_pd[15]
    SLICE_X49Y35         LUT5 (Prop_lut5_I3_O)        0.045     1.280 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/nv_ram_rwsp_8x6_LUT5_6/O
                         net (fo=1, routed)           0.000     1.280    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/cdma2buf_wt_wr_data_w[15]
    SLICE_X49Y35         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/cdma2buf_wt_wr_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.824     1.190    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/clk
    SLICE_X49Y35         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/cdma2buf_wt_wr_data_reg[15]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y35         FDCE (Hold_fdce_C_D)         0.092     1.247    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/cdma2buf_wt_wr_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram0_wr_data_d2_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.561     0.896    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X33Y12         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram0_wr_data_d2_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram0_wr_data_d2_reg[46]/Q
                         net (fo=1, routed)           0.107     1.144    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg_0[46]
    RAMB36_X2Y2          RAMB36E1                                     r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.870     1.236    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/clk
    RAMB36_X2Y2          RAMB36E1                                     r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg/CLKBWRCLK
                         clock pessimism             -0.280     0.956    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     1.111    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram1_wr_data_d2_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.597     0.933    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X9Y0           FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram1_wr_data_d2_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     1.074 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram1_wr_data_d2_reg[34]/Q
                         net (fo=1, routed)           0.107     1.180    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg_2[34]
    RAMB36_X0Y0          RAMB36E1                                     r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.908     1.274    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/clk
    RAMB36_X0Y0          RAMB36E1                                     r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.991    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.146    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X3Y27     base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X2Y24     base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X3Y28     base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X3Y32     base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X2Y32     base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X3Y26     base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X3Y23     base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X3Y22     base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y0     base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y0     base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y113  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y113  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_30_35/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y113  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_30_35/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y113  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_30_35/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y113  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_30_35/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y113  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_30_35/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y113  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_30_35/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y113  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_30_35/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y113  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_60_64/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y113  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_60_64/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y84    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y84    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y84    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y84    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y83    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y83    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y83    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y83    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y82    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_64_127_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y82    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_64_127_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.322ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank1_ram1_wr_addr_d2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.896ns  (logic 0.642ns (4.978%)  route 12.254ns (95.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 22.756 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.651     2.945    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X42Y54         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=18, routed)          2.259     5.722    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X26Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.846 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=6715, routed)        9.995    15.841    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X13Y12         FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank1_ram1_wr_addr_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.576    22.756    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X13Y12         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank1_ram1_wr_addr_d2_reg[4]/C
                         clock pessimism              0.115    22.870    
                         clock uncertainty           -0.302    22.568    
    SLICE_X13Y12         FDCE (Recov_fdce_C_CLR)     -0.405    22.163    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank1_ram1_wr_addr_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         22.163    
                         arrival time                         -15.841    
  -------------------------------------------------------------------
                         slack                                  6.322    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank8_ram0_wr_addr_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.942ns  (logic 0.642ns (4.961%)  route 12.300ns (95.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.651     2.945    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X42Y54         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=18, routed)          2.259     5.722    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X26Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.846 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=6715, routed)       10.041    15.887    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X16Y16         FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank8_ram0_wr_addr_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.573    22.753    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X16Y16         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank8_ram0_wr_addr_d2_reg[2]/C
                         clock pessimism              0.115    22.867    
                         clock uncertainty           -0.302    22.565    
    SLICE_X16Y16         FDCE (Recov_fdce_C_CLR)     -0.319    22.246    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank8_ram0_wr_addr_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         22.246    
                         arrival time                         -15.887    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram0_data_rd1_en_d2_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.926ns  (logic 0.642ns (4.967%)  route 12.284ns (95.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 22.834 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.651     2.945    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X42Y54         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=18, routed)          2.259     5.722    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X26Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.846 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=6715, routed)       10.025    15.871    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X2Y12          FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram0_data_rd1_en_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.655    22.834    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X2Y12          FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram0_data_rd1_en_d2_reg/C
                         clock pessimism              0.115    22.949    
                         clock uncertainty           -0.302    22.647    
    SLICE_X2Y12          FDCE (Recov_fdce_C_CLR)     -0.319    22.328    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram0_data_rd1_en_d2_reg
  -------------------------------------------------------------------
                         required time                         22.328    
                         arrival time                         -15.871    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram0_rd_addr_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.668ns  (logic 0.642ns (5.068%)  route 12.026ns (94.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.651     2.945    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X42Y54         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=18, routed)          2.259     5.722    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X26Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.846 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=6715, routed)        9.767    15.613    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X37Y4          FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram0_rd_addr_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.495    22.674    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X37Y4          FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram0_rd_addr_d1_reg[3]/C
                         clock pessimism              0.115    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X37Y4          FDCE (Recov_fdce_C_CLR)     -0.405    22.082    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram0_rd_addr_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         22.082    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram0_rd_addr_d1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.668ns  (logic 0.642ns (5.068%)  route 12.026ns (94.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.651     2.945    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X42Y54         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=18, routed)          2.259     5.722    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X26Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.846 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=6715, routed)        9.767    15.613    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X37Y4          FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram0_rd_addr_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.495    22.674    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X37Y4          FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram0_rd_addr_d1_reg[7]/C
                         clock pessimism              0.115    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X37Y4          FDCE (Recov_fdce_C_CLR)     -0.405    22.082    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram0_rd_addr_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         22.082    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram1_rd_addr_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.668ns  (logic 0.642ns (5.068%)  route 12.026ns (94.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.651     2.945    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X42Y54         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=18, routed)          2.259     5.722    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X26Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.846 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=6715, routed)        9.767    15.613    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X37Y4          FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram1_rd_addr_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.495    22.674    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X37Y4          FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram1_rd_addr_d1_reg[3]/C
                         clock pessimism              0.115    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X37Y4          FDCE (Recov_fdce_C_CLR)     -0.405    22.082    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram1_rd_addr_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         22.082    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram1_rd_addr_d1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.668ns  (logic 0.642ns (5.068%)  route 12.026ns (94.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.651     2.945    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X42Y54         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=18, routed)          2.259     5.722    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X26Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.846 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=6715, routed)        9.767    15.613    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X37Y4          FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram1_rd_addr_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.495    22.674    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X37Y4          FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram1_rd_addr_d1_reg[7]/C
                         clock pessimism              0.115    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X37Y4          FDCE (Recov_fdce_C_CLR)     -0.405    22.082    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram1_rd_addr_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         22.082    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram1_data_rd1_en_d1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.668ns  (logic 0.642ns (5.068%)  route 12.026ns (94.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.651     2.945    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X42Y54         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=18, routed)          2.259     5.722    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X26Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.846 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=6715, routed)        9.767    15.613    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X37Y4          FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram1_data_rd1_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.495    22.674    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X37Y4          FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram1_data_rd1_en_d1_reg/C
                         clock pessimism              0.115    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X37Y4          FDCE (Recov_fdce_C_CLR)     -0.405    22.082    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram1_data_rd1_en_d1_reg
  -------------------------------------------------------------------
                         required time                         22.082    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram1_data_rd1_en_d2_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.668ns  (logic 0.642ns (5.068%)  route 12.026ns (94.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.651     2.945    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X42Y54         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=18, routed)          2.259     5.722    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X26Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.846 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=6715, routed)        9.767    15.613    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X37Y4          FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram1_data_rd1_en_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.495    22.674    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X37Y4          FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram1_data_rd1_en_d2_reg/C
                         clock pessimism              0.115    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X37Y4          FDCE (Recov_fdce_C_CLR)     -0.405    22.082    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram1_data_rd1_en_d2_reg
  -------------------------------------------------------------------
                         required time                         22.082    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram0_data_rd0_en_d1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.668ns  (logic 0.642ns (5.068%)  route 12.026ns (94.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.651     2.945    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X42Y54         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=18, routed)          2.259     5.722    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X26Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.846 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=6715, routed)        9.767    15.613    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_addr0_d1_reg[8]_0
    SLICE_X37Y4          FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram0_data_rd0_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       1.495    22.674    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X37Y4          FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram0_data_rd0_en_d1_reg/C
                         clock pessimism              0.115    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X37Y4          FDCE (Recov_fdce_C_CLR)     -0.405    22.082    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram0_data_rd0_en_d1_reg
  -------------------------------------------------------------------
                         required time                         22.082    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                  6.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.390%)  route 0.417ns (66.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.648     0.984    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/clk
    SLICE_X30Y121        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y121        FDCE (Prop_fdce_C_Q)         0.164     1.148 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/combined_rstn_reg/Q
                         net (fo=2, routed)           0.213     1.361    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/Q
    SLICE_X31Y117        LUT1 (Prop_lut1_I0_O)        0.045     1.406 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1/O
                         net (fo=2, routed)           0.204     1.610    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1_n_0
    SLICE_X31Y117        FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.922     1.288    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X31Y117        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/C
                         clock pessimism             -0.286     1.002    
    SLICE_X31Y117        FDCE (Remov_fdce_C_CLR)     -0.092     0.910    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.390%)  route 0.417ns (66.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.648     0.984    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/clk
    SLICE_X30Y121        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y121        FDCE (Prop_fdce_C_Q)         0.164     1.148 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/combined_rstn_reg/Q
                         net (fo=2, routed)           0.213     1.361    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/Q
    SLICE_X31Y117        LUT1 (Prop_lut1_I0_O)        0.045     1.406 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1/O
                         net (fo=2, routed)           0.204     1.610    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1_n_0
    SLICE_X31Y117        FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.922     1.288    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X31Y117        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                         clock pessimism             -0.286     1.002    
    SLICE_X31Y117        FDCE (Remov_fdce_C_CLR)     -0.092     0.910    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/src_d_f_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.903%)  route 0.505ns (73.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.639     0.975    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X33Y109        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.219     1.335    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X33Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.380 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.286     1.666    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/src_d_f_reg_0
    SLICE_X38Y112        FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/src_d_f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.906     1.272    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/clk
    SLICE_X38Y112        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/src_d_f_reg/C
                         clock pessimism             -0.268     1.004    
    SLICE_X38Y112        FDCE (Remov_fdce_C_CLR)     -0.067     0.937    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/src_d_f_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/src_d_f_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.903%)  route 0.505ns (73.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.639     0.975    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X33Y109        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.219     1.335    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X33Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.380 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.286     1.666    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/src_d_f_reg_1
    SLICE_X38Y112        FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/src_d_f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.906     1.272    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/clk
    SLICE_X38Y112        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/src_d_f_reg/C
                         clock pessimism             -0.268     1.004    
    SLICE_X38Y112        FDCE (Remov_fdce_C_CLR)     -0.067     0.937    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/src_d_f_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.186%)  route 0.524ns (73.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.639     0.975    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X33Y109        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.219     1.335    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X33Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.380 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.305     1.685    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[1]
    SLICE_X31Y109        FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.929     1.295    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/clk
    SLICE_X31Y109        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_valid_reg/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y109        FDCE (Remov_fdce_C_CLR)     -0.092     0.935    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_busy_in_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.186%)  route 0.524ns (73.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.639     0.975    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X33Y109        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.219     1.335    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X33Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.380 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.305     1.685    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/gray_reg[2]
    SLICE_X31Y109        FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_busy_in_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.929     1.295    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/clk
    SLICE_X31Y109        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_busy_in_reg/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y109        FDCE (Remov_fdce_C_CLR)     -0.092     0.935    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_busy_in_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/sync_0/NV_GENERIC_CELL/d1_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.186%)  route 0.524ns (73.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.639     0.975    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X33Y109        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.219     1.335    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X33Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.380 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.305     1.685    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/sync_0/NV_GENERIC_CELL/q_reg_0
    SLICE_X31Y109        FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/sync_0/NV_GENERIC_CELL/d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.929     1.295    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/sync_0/NV_GENERIC_CELL/clk
    SLICE_X31Y109        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/sync_0/NV_GENERIC_CELL/d1_reg/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y109        FDCE (Remov_fdce_C_CLR)     -0.092     0.935    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/sync_0/NV_GENERIC_CELL/d1_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/sync_0/NV_GENERIC_CELL/q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.186%)  route 0.524ns (73.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.639     0.975    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X33Y109        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.219     1.335    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X33Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.380 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.305     1.685    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/sync_0/NV_GENERIC_CELL/q_reg_0
    SLICE_X31Y109        FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/sync_0/NV_GENERIC_CELL/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.929     1.295    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/sync_0/NV_GENERIC_CELL/clk
    SLICE_X31Y109        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/sync_0/NV_GENERIC_CELL/q_reg/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y109        FDCE (Remov_fdce_C_CLR)     -0.092     0.935    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/sync_0/NV_GENERIC_CELL/q_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync0/sync3d/d0_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.325%)  route 0.548ns (74.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.639     0.975    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X33Y109        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.219     1.335    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X33Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.380 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.329     1.709    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync0/sync3d/d0_reg_0
    SLICE_X38Y110        FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync0/sync3d/d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.908     1.274    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync0/sync3d/clk
    SLICE_X38Y110        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync0/sync3d/d0_reg/C
                         clock pessimism             -0.268     1.006    
    SLICE_X38Y110        FDCE (Remov_fdce_C_CLR)     -0.067     0.939    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync0/sync3d/d0_reg
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync0/sync3d/d1_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.325%)  route 0.548ns (74.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.639     0.975    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X33Y109        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.219     1.335    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X33Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.380 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.329     1.709    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync0/sync3d/d0_reg_0
    SLICE_X38Y110        FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync0/sync3d/d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49520, routed)       0.908     1.274    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync0/sync3d/clk
    SLICE_X38Y110        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync0/sync3d/d1_reg/C
                         clock pessimism             -0.268     1.006    
    SLICE_X38Y110        FDCE (Remov_fdce_C_CLR)     -0.067     0.939    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync0/sync3d/d1_reg
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.770    





