TimeQuest Timing Analyzer report for DE1_D5M
Tue Jun 19 19:58:41 2018
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'GPIO_1[0]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'rClk[0]'
 14. Slow Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 15. Slow Model Setup: 'u6|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'CLOCK_50'
 17. Slow Model Hold: 'GPIO_1[0]'
 18. Slow Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 19. Slow Model Hold: 'rClk[0]'
 20. Slow Model Hold: 'u6|altpll_component|pll|clk[0]'
 21. Slow Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 22. Slow Model Recovery: 'rClk[0]'
 23. Slow Model Recovery: 'u6|altpll_component|pll|clk[0]'
 24. Slow Model Recovery: 'GPIO_1[0]'
 25. Slow Model Recovery: 'CLOCK_50'
 26. Slow Model Removal: 'GPIO_1[0]'
 27. Slow Model Removal: 'rClk[0]'
 28. Slow Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 29. Slow Model Removal: 'CLOCK_50'
 30. Slow Model Removal: 'u6|altpll_component|pll|clk[0]'
 31. Slow Model Minimum Pulse Width: 'GPIO_1[0]'
 32. Slow Model Minimum Pulse Width: 'rClk[0]'
 33. Slow Model Minimum Pulse Width: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 34. Slow Model Minimum Pulse Width: 'u6|altpll_component|pll|clk[0]'
 35. Slow Model Minimum Pulse Width: 'CLOCK_50'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Propagation Delay
 41. Minimum Propagation Delay
 42. Output Enable Times
 43. Minimum Output Enable Times
 44. Output Disable Times
 45. Minimum Output Disable Times
 46. Fast Model Setup Summary
 47. Fast Model Hold Summary
 48. Fast Model Recovery Summary
 49. Fast Model Removal Summary
 50. Fast Model Minimum Pulse Width Summary
 51. Fast Model Setup: 'GPIO_1[0]'
 52. Fast Model Setup: 'rClk[0]'
 53. Fast Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 54. Fast Model Setup: 'u6|altpll_component|pll|clk[0]'
 55. Fast Model Setup: 'CLOCK_50'
 56. Fast Model Hold: 'CLOCK_50'
 57. Fast Model Hold: 'GPIO_1[0]'
 58. Fast Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 59. Fast Model Hold: 'rClk[0]'
 60. Fast Model Hold: 'u6|altpll_component|pll|clk[0]'
 61. Fast Model Recovery: 'rClk[0]'
 62. Fast Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 63. Fast Model Recovery: 'GPIO_1[0]'
 64. Fast Model Recovery: 'u6|altpll_component|pll|clk[0]'
 65. Fast Model Recovery: 'CLOCK_50'
 66. Fast Model Removal: 'GPIO_1[0]'
 67. Fast Model Removal: 'rClk[0]'
 68. Fast Model Removal: 'CLOCK_50'
 69. Fast Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 70. Fast Model Removal: 'u6|altpll_component|pll|clk[0]'
 71. Fast Model Minimum Pulse Width: 'GPIO_1[0]'
 72. Fast Model Minimum Pulse Width: 'rClk[0]'
 73. Fast Model Minimum Pulse Width: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 74. Fast Model Minimum Pulse Width: 'u6|altpll_component|pll|clk[0]'
 75. Fast Model Minimum Pulse Width: 'CLOCK_50'
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Propagation Delay
 81. Minimum Propagation Delay
 82. Output Enable Times
 83. Minimum Output Enable Times
 84. Output Disable Times
 85. Minimum Output Disable Times
 86. Multicorner Timing Analysis Summary
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Progagation Delay
 92. Minimum Progagation Delay
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths
100. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; DE1_D5M                                          ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.73        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  57.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                           ; Targets                             ;
+---------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+----------------------------------+-------------------------------------+
; CLOCK_50                        ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                  ; { CLOCK_50 }                        ;
; GPIO_1[0]                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                  ; { GPIO_1[0] }                       ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                  ; { I2C_CCD_Config:u8|mI2C_CTRL_CLK } ;
; rClk[0]                         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                  ; { rClk[0] }                         ;
; u6|altpll_component|pll|clk[0]  ; Generated ; 8.000  ; 125.0 MHz  ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u6|altpll_component|pll|inclk[0] ; { u6|altpll_component|pll|clk[0] }  ;
; u6|altpll_component|pll|clk[1]  ; Generated ; 8.000  ; 125.0 MHz  ; -3.000 ; 1.000  ; 50.00      ; 2         ; 5           ; -135.0 ;        ;           ;            ; false    ; CLOCK_50 ; u6|altpll_component|pll|inclk[0] ; { u6|altpll_component|pll|clk[1] }  ;
+---------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+----------------------------------+-------------------------------------+


+-----------------------------------------------------------------------+
; Slow Model Fmax Summary                                               ;
+------------+-----------------+---------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note ;
+------------+-----------------+---------------------------------+------+
; 6.47 MHz   ; 6.47 MHz        ; GPIO_1[0]                       ;      ;
; 29.82 MHz  ; 29.82 MHz       ; CLOCK_50                        ;      ;
; 118.92 MHz ; 118.92 MHz      ; rClk[0]                         ;      ;
; 140.35 MHz ; 140.35 MHz      ; u6|altpll_component|pll|clk[0]  ;      ;
; 205.42 MHz ; 205.42 MHz      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;      ;
+------------+-----------------+---------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+---------------------------------+---------+---------------+
; Clock                           ; Slack   ; End Point TNS ;
+---------------------------------+---------+---------------+
; GPIO_1[0]                       ; -80.545 ; -17602.158    ;
; CLOCK_50                        ; -13.532 ; -373.298      ;
; rClk[0]                         ; -8.492  ; -460.974      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -4.883  ; -284.791      ;
; u6|altpll_component|pll|clk[0]  ; -4.429  ; -270.617      ;
+---------------------------------+---------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; -2.695 ; -5.378        ;
; GPIO_1[0]                       ; -0.024 ; -0.024        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.445  ; 0.000         ;
; rClk[0]                         ; 0.445  ; 0.000         ;
; u6|altpll_component|pll|clk[0]  ; 0.445  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Recovery Summary                              ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -4.679 ; -105.445      ;
; rClk[0]                         ; -3.617 ; -293.573      ;
; u6|altpll_component|pll|clk[0]  ; -2.451 ; -525.553      ;
; GPIO_1[0]                       ; -1.797 ; -163.600      ;
; CLOCK_50                        ; 14.420 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow Model Removal Summary                              ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; GPIO_1[0]                       ; 0.663 ; 0.000         ;
; rClk[0]                         ; 1.608 ; 0.000         ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 2.540 ; 0.000         ;
; CLOCK_50                        ; 2.545 ; 0.000         ;
; u6|altpll_component|pll|clk[0]  ; 5.187 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; GPIO_1[0]                       ; -2.333 ; -5748.711     ;
; rClk[0]                         ; -2.064 ; -278.408      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.611 ; -87.984       ;
; u6|altpll_component|pll|clk[0]  ; 1.436  ; 0.000         ;
; CLOCK_50                        ; 7.436  ; 0.000         ;
+---------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'GPIO_1[0]'                                                                                                                                                                                                                                                        ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                  ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -80.545 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[2]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.284      ; 81.867     ;
; -80.502 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[0]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.284      ; 81.824     ;
; -80.338 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[10] ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.240      ; 81.616     ;
; -80.277 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[3]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.284      ; 81.599     ;
; -80.233 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[5]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.177      ; 81.448     ;
; -80.172 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[4]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.177      ; 81.387     ;
; -80.161 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[11] ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.240      ; 81.439     ;
; -80.126 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[1]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.284      ; 81.448     ;
; -80.048 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[9]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.240      ; 81.326     ;
; -79.728 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[6]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.177      ; 80.943     ;
; -79.440 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[8]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.177      ; 80.655     ;
; -79.416 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[7]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.240      ; 80.694     ;
; -77.903 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[2]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.343      ; 79.284     ;
; -77.854 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[0]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.343      ; 79.235     ;
; -77.833 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[0]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.412      ; 79.283     ;
; -77.730 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[2]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.412      ; 79.180     ;
; -77.726 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[3]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.412      ; 79.176     ;
; -77.687 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[1]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.343      ; 79.068     ;
; -77.622 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[2]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.491      ; 79.151     ;
; -77.579 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[0]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.491      ; 79.108     ;
; -77.578 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[1]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.412      ; 79.028     ;
; -77.520 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[3]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.343      ; 78.901     ;
; -77.415 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[10] ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.447      ; 78.900     ;
; -77.354 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[3]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.491      ; 78.883     ;
; -77.310 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[5]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.384      ; 78.732     ;
; -77.249 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[4]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.384      ; 78.671     ;
; -77.238 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[11] ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.447      ; 78.723     ;
; -77.209 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[5]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.296      ; 78.543     ;
; -77.203 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[1]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.491      ; 78.732     ;
; -77.125 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[9]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.447      ; 78.610     ;
; -76.973 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[6]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.296      ; 78.307     ;
; -76.942 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[4]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.296      ; 78.276     ;
; -76.907 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[5]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.412      ; 78.357     ;
; -76.805 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[6]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.384      ; 78.227     ;
; -76.743 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[4]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.412      ; 78.193     ;
; -76.723 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.373      ; 78.634     ;
; -76.659 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[8]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.296      ; 77.993     ;
; -76.616 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.239      ; 78.393     ;
; -76.575 ; CCD_Capture:u3|Y_Cont[12]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.449      ; 78.562     ;
; -76.550 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[10] ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.306      ; 77.894     ;
; -76.545 ; CCD_Capture:u3|Y_Cont[11]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.449      ; 78.532     ;
; -76.535 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[11] ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.306      ; 77.879     ;
; -76.518 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[6]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.412      ; 77.968     ;
; -76.517 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[8]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.384      ; 77.939     ;
; -76.493 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[7]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.447      ; 77.978     ;
; -76.480 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[3]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.435      ; 77.953     ;
; -76.452 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.449      ; 78.439     ;
; -76.442 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.239      ; 78.219     ;
; -76.440 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[0]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.416      ; 77.894     ;
; -76.438 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.449      ; 78.425     ;
; -76.405 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.239      ; 78.182     ;
; -76.397 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.211      ; 78.146     ;
; -76.375 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[9]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.306      ; 77.719     ;
; -76.339 ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[1]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.407      ; 77.784     ;
; -76.314 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.239      ; 78.091     ;
; -76.311 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[2]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.435      ; 77.784     ;
; -76.279 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[7]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.306      ; 77.623     ;
; -76.276 ; CCD_Capture:u3|Y_Cont[14]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.449      ; 78.263     ;
; -76.255 ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[3]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.407      ; 77.700     ;
; -76.208 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[7]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.412      ; 77.658     ;
; -76.203 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[10]      ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.412      ; 77.653     ;
; -76.198 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.218      ; 77.954     ;
; -76.177 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[1]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.435      ; 77.650     ;
; -76.108 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[11]      ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.412      ; 77.558     ;
; -76.093 ; CCD_Capture:u3|Y_Cont[13]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.449      ; 78.080     ;
; -76.087 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.449      ; 78.074     ;
; -76.084 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.218      ; 77.840     ;
; -76.064 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.449      ; 78.051     ;
; -76.049 ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[0]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.407      ; 77.494     ;
; -75.942 ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[2]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.407      ; 77.387     ;
; -75.930 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.218      ; 77.686     ;
; -75.920 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.211      ; 77.669     ;
; -75.905 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[4]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.435      ; 77.378     ;
; -75.895 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[5]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.415      ; 77.348     ;
; -75.797 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.211      ; 77.546     ;
; -75.789 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.449      ; 77.776     ;
; -75.772 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[9]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.412      ; 77.222     ;
; -75.734 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.239      ; 77.511     ;
; -75.729 ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.373      ; 77.640     ;
; -75.694 ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[4]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.407      ; 77.139     ;
; -75.684 ; top_mux:u9|entropy_filter:u2|window_buffer:u8|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[0]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.408      ; 77.130     ;
; -75.622 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.211      ; 77.371     ;
; -75.613 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[8]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.412      ; 77.063     ;
; -75.611 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.211      ; 77.360     ;
; -75.611 ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[6]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.407      ; 77.056     ;
; -75.605 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.449      ; 77.592     ;
; -75.585 ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.912      ; 77.035     ;
; -75.560 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[6]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.415      ; 77.013     ;
; -75.488 ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[5]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.407      ; 76.933     ;
; -75.458 ; top_mux:u9|entropy_filter:u2|window_buffer:u8|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[3]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.408      ; 76.904     ;
; -75.447 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.211      ; 77.196     ;
; -75.444 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.211      ; 77.193     ;
; -75.423 ; top_mux:u9|entropy_filter:u2|window_buffer:u8|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[2]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.408      ; 76.869     ;
; -75.315 ; top_mux:u9|entropy_filter:u2|SigfilterValues[3][0]                                                                                                         ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 1.453      ; 77.806     ;
; -75.283 ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.373      ; 77.194     ;
; -75.250 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 1.373      ; 77.161     ;
; -75.143 ; top_mux:u9|entropy_filter:u2|window_buffer:u8|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[1]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.408      ; 76.589     ;
; -74.980 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[2]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.550      ; 76.568     ;
; -74.955 ; top_mux:u9|entropy_filter:u2|SigfilterValues[2][0]                                                                                                         ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.879      ; 76.872     ;
; -74.931 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[0]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.550      ; 76.519     ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                ;
+---------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                             ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.532 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[18]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 33.580     ;
; -13.454 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[19]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 33.502     ;
; -13.442 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[16]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 33.490     ;
; -13.434 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[0]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 33.482     ;
; -13.396 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[2] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 33.444     ;
; -13.391 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[24]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 33.439     ;
; -13.384 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[21]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 33.432     ;
; -13.371 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[1]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 33.419     ;
; -13.347 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[1] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 33.395     ;
; -13.323 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[3] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 33.371     ;
; -13.317 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[2]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 33.365     ;
; -13.282 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[17]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 33.330     ;
; -13.263 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[23]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 33.311     ;
; -13.254 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[18]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 33.310     ;
; -13.231 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[22]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 33.279     ;
; -13.176 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[19]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 33.232     ;
; -13.164 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[16]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 33.220     ;
; -13.156 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[4]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 33.204     ;
; -13.156 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[0]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 33.212     ;
; -13.118 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[2] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 33.174     ;
; -13.113 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[24]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 33.169     ;
; -13.109 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[3]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 33.157     ;
; -13.106 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[21]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 33.162     ;
; -13.093 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[1]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 33.149     ;
; -13.069 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[1] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 33.125     ;
; -13.061 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[18]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 33.107     ;
; -13.045 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[3] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 33.101     ;
; -13.039 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[2]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 33.095     ;
; -13.035 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[0] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 33.083     ;
; -13.004 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[17]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 33.060     ;
; -12.985 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[23]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 33.041     ;
; -12.983 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[19]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 33.029     ;
; -12.971 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[16]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 33.017     ;
; -12.963 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[0]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 33.009     ;
; -12.953 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[22]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 33.009     ;
; -12.925 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[2] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.971     ;
; -12.920 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[24]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.966     ;
; -12.913 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[21]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.959     ;
; -12.900 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[1]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.946     ;
; -12.878 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[4]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 32.934     ;
; -12.876 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[1] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.922     ;
; -12.870 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[18]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.918     ;
; -12.852 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[3] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.898     ;
; -12.846 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[2]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.892     ;
; -12.831 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[3]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 32.887     ;
; -12.811 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[4] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.859     ;
; -12.811 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[17]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.857     ;
; -12.792 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[23]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.838     ;
; -12.792 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[19]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.840     ;
; -12.780 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[16]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.828     ;
; -12.772 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[0]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.820     ;
; -12.764 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[18]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 32.828     ;
; -12.760 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[22]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.806     ;
; -12.757 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[0] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 32.813     ;
; -12.736 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|Regwrite_out     ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.784     ;
; -12.734 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[2] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.782     ;
; -12.730 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[25]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.778     ;
; -12.729 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[24]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.777     ;
; -12.722 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[21]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.770     ;
; -12.709 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[1]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.757     ;
; -12.689 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[18]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 32.745     ;
; -12.686 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[19]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 32.750     ;
; -12.685 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[4]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.731     ;
; -12.685 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[1] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.733     ;
; -12.674 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[16]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 32.738     ;
; -12.666 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[0]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 32.730     ;
; -12.661 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[3] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.709     ;
; -12.655 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[2]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.703     ;
; -12.649 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[18]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.695     ;
; -12.638 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[3]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.684     ;
; -12.628 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[2] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 32.692     ;
; -12.623 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[24]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 32.687     ;
; -12.620 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[17]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.668     ;
; -12.616 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[21]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 32.680     ;
; -12.611 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[19]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 32.667     ;
; -12.603 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[1]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 32.667     ;
; -12.601 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[23]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.649     ;
; -12.599 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[16]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 32.655     ;
; -12.596 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[18]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 32.650     ;
; -12.591 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[0]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 32.647     ;
; -12.590 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[18]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 32.651     ;
; -12.579 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[1] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 32.643     ;
; -12.576 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[20]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.624     ;
; -12.571 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[19]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.617     ;
; -12.569 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[22]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.617     ;
; -12.564 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[0] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.610     ;
; -12.561 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|Regwrite_to_4        ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 32.609     ;
; -12.559 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[16]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.605     ;
; -12.555 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[3] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 32.619     ;
; -12.553 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[2] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 32.609     ;
; -12.551 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[0]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.597     ;
; -12.549 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[2]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 32.613     ;
; -12.548 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[24]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 32.604     ;
; -12.541 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[21]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 32.597     ;
; -12.533 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[4] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 32.589     ;
; -12.528 ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[1]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 32.584     ;
; -12.518 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[18]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.020      ; 32.576     ;
; -12.518 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[19]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 32.572     ;
; -12.514 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Instruction_from_2[17]   ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 32.578     ;
; -12.513 ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[2] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 32.559     ;
+---------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'rClk[0]'                                                                                                                                              ;
+--------+-----------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.492 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[7][1]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.864     ; 8.666      ;
; -8.455 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[7][2]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.864     ; 8.629      ;
; -8.404 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[8][4]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.573     ; 7.869      ;
; -8.362 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[8][5]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.573     ; 7.827      ;
; -8.284 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[12][4]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.812     ; 8.510      ;
; -8.271 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[10][2]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.280     ; 8.029      ;
; -8.267 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[8][2]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.163     ; 8.142      ;
; -8.257 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][3]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.163     ; 8.132      ;
; -8.237 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[12][7]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.812     ; 8.463      ;
; -8.227 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[10][0]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.280     ; 7.985      ;
; -8.223 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][5]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.666     ; 8.595      ;
; -8.222 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][2]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.163     ; 8.097      ;
; -8.211 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[9][2]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.860     ; 8.389      ;
; -8.210 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[7][0]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.864     ; 8.384      ;
; -8.179 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[4][3]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.907     ; 8.310      ;
; -8.176 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][7]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.666     ; 8.548      ;
; -8.175 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[9][3]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.860     ; 8.353      ;
; -8.160 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[11][7]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.253     ; 7.945      ;
; -8.154 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[10][4]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.563     ; 7.629      ;
; -8.146 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[4][2]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.907     ; 8.277      ;
; -8.127 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[7][5]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.839     ; 8.326      ;
; -8.120 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[8][6]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.573     ; 7.585      ;
; -8.118 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[11][6]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.253     ; 7.903      ;
; -8.117 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[7][3]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.864     ; 8.291      ;
; -8.107 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][3]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.824     ; 8.321      ;
; -8.089 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[7][4]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.839     ; 8.288      ;
; -8.065 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[9][6]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.839     ; 8.264      ;
; -8.064 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][2]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.824     ; 8.278      ;
; -8.036 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][6]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.805     ; 8.269      ;
; -8.027 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[9][4]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.839     ; 8.226      ;
; -8.021 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[11][3]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.217     ; 7.842      ;
; -8.011 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[8][7]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.573     ; 7.476      ;
; -8.004 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][6]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.544     ; 7.498      ;
; -8.003 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][7]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.805     ; 8.236      ;
; -7.997 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[12][5]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.812     ; 8.223      ;
; -7.987 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[10][3]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.280     ; 7.745      ;
; -7.983 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][4]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.161     ; 7.860      ;
; -7.982 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[8][1]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.530     ; 7.490      ;
; -7.978 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][0]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.163     ; 7.853      ;
; -7.967 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][5]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.544     ; 7.461      ;
; -7.936 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][4]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.666     ; 8.308      ;
; -7.931 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][7]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.161     ; 7.808      ;
; -7.924 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[9][0]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.860     ; 8.102      ;
; -7.907 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][2]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.162     ; 7.783      ;
; -7.906 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[4][0]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.907     ; 8.037      ;
; -7.899 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[2][1]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.206     ; 7.731      ;
; -7.894 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[12][6]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.812     ; 8.120      ;
; -7.893 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][2]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.206     ; 7.725      ;
; -7.878 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[11][4]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.253     ; 7.663      ;
; -7.876 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[10][1]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.280     ; 7.634      ;
; -7.875 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][1]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.163     ; 7.750      ;
; -7.869 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][3]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.162     ; 7.745      ;
; -7.861 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[12][2]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.161     ; 7.738      ;
; -7.855 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[10][5]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.563     ; 7.330      ;
; -7.852 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[7][6]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.839     ; 8.051      ;
; -7.849 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[2][2]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.206     ; 7.681      ;
; -7.841 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][1]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.206     ; 7.673      ;
; -7.832 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][6]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.666     ; 8.204      ;
; -7.828 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][0]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.824     ; 8.042      ;
; -7.820 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[9][1]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.860     ; 7.998      ;
; -7.817 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[4][5]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.883     ; 7.972      ;
; -7.813 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][6]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.837     ; 8.014      ;
; -7.811 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[12][3]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.161     ; 7.688      ;
; -7.796 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[4][1]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.907     ; 7.927      ;
; -7.795 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[6][5]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.851     ; 7.982      ;
; -7.783 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][2]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.806     ; 8.015      ;
; -7.781 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[9][7]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.839     ; 7.980      ;
; -7.777 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][17]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.840     ; 6.975      ;
; -7.777 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][7]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.837     ; 7.978      ;
; -7.770 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[11][5]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.253     ; 7.555      ;
; -7.760 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[6][6]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.851     ; 7.947      ;
; -7.750 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][4]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.805     ; 7.983      ;
; -7.740 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[4][4]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.851     ; 7.927      ;
; -7.738 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[7][7]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.839     ; 7.937      ;
; -7.736 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][3]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.806     ; 7.968      ;
; -7.734 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[11][0]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.217     ; 7.555      ;
; -7.723 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][7]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.544     ; 7.217      ;
; -7.719 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][1]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.824     ; 7.933      ;
; -7.704 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][16]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.840     ; 6.902      ;
; -7.702 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][7]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.933     ; 7.807      ;
; -7.692 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][6]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.161     ; 7.569      ;
; -7.673 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][5]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.933     ; 7.778      ;
; -7.668 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[2][7]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.939     ; 7.767      ;
; -7.667 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[9][5]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.839     ; 7.866      ;
; -7.657 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[11][2]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.253     ; 7.442      ;
; -7.646 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][5]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.805     ; 7.879      ;
; -7.639 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[8][3]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.530     ; 7.147      ;
; -7.639 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[10][7]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.206     ; 7.471      ;
; -7.625 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][1]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.162     ; 7.501      ;
; -7.622 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[2][6]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.939     ; 7.721      ;
; -7.621 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][4]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.544     ; 7.115      ;
; -7.614 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[2][3]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.206     ; 7.446      ;
; -7.608 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][3]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.206     ; 7.440      ;
; -7.593 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][5]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.161     ; 7.470      ;
; -7.581 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][17]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.840     ; 6.779      ;
; -7.579 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[12][0]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.161     ; 7.456      ;
; -7.543 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[4][7]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.883     ; 7.698      ;
; -7.542 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[12][13] ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.815     ; 6.765      ;
; -7.531 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][0]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -1.162     ; 7.407      ;
; -7.530 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][4]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.837     ; 7.731      ;
+--------+-----------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                             ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -4.883 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.596      ;
; -4.883 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.596      ;
; -4.883 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.596      ;
; -4.883 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.596      ;
; -4.834 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.547      ;
; -4.834 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.547      ;
; -4.834 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.547      ;
; -4.834 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.547      ;
; -4.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.540      ;
; -4.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.540      ;
; -4.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.540      ;
; -4.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.540      ;
; -4.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.540      ;
; -4.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.540      ;
; -4.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.540      ;
; -4.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.540      ;
; -4.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.540      ;
; -4.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.540      ;
; -4.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.540      ;
; -4.826 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.533      ;
; -4.826 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.533      ;
; -4.826 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.533      ;
; -4.807 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[3]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.318     ; 5.527      ;
; -4.794 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.317     ; 5.515      ;
; -4.794 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[9]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.317     ; 5.515      ;
; -4.794 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[7]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.317     ; 5.515      ;
; -4.783 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.491      ;
; -4.783 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.491      ;
; -4.783 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.491      ;
; -4.783 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.491      ;
; -4.783 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.491      ;
; -4.783 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.491      ;
; -4.783 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.491      ;
; -4.783 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.491      ;
; -4.783 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.491      ;
; -4.783 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.491      ;
; -4.783 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.491      ;
; -4.777 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.484      ;
; -4.777 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.484      ;
; -4.777 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.484      ;
; -4.758 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_DATA[3]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.318     ; 5.478      ;
; -4.752 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.465      ;
; -4.752 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.465      ;
; -4.752 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.465      ;
; -4.752 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.465      ;
; -4.745 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.317     ; 5.466      ;
; -4.745 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_DATA[9]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.317     ; 5.466      ;
; -4.745 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_DATA[7]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.317     ; 5.466      ;
; -4.740 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.320     ; 5.458      ;
; -4.740 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[2]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.320     ; 5.458      ;
; -4.740 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[10]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.320     ; 5.458      ;
; -4.740 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.320     ; 5.458      ;
; -4.740 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.320     ; 5.458      ;
; -4.735 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[21]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.315     ; 5.458      ;
; -4.735 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[23]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.315     ; 5.458      ;
; -4.735 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[22]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.315     ; 5.458      ;
; -4.735 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.315     ; 5.458      ;
; -4.735 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[17]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.315     ; 5.458      ;
; -4.735 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.315     ; 5.458      ;
; -4.735 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[19]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.315     ; 5.458      ;
; -4.735 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[18]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.315     ; 5.458      ;
; -4.735 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[11]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.315     ; 5.458      ;
; -4.735 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[13]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.315     ; 5.458      ;
; -4.734 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.447      ;
; -4.734 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.447      ;
; -4.734 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.447      ;
; -4.734 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.447      ;
; -4.732 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[1]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.316     ; 5.454      ;
; -4.732 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[0]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.316     ; 5.454      ;
; -4.701 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 5.402      ;
; -4.701 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 5.402      ;
; -4.701 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 5.402      ;
; -4.701 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 5.402      ;
; -4.701 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.409      ;
; -4.701 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.409      ;
; -4.701 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.409      ;
; -4.701 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.409      ;
; -4.701 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.409      ;
; -4.701 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.409      ;
; -4.701 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.409      ;
; -4.701 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.409      ;
; -4.701 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.409      ;
; -4.701 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.409      ;
; -4.701 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 5.409      ;
; -4.695 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.402      ;
; -4.695 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.402      ;
; -4.695 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.402      ;
; -4.691 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.320     ; 5.409      ;
; -4.691 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_DATA[2]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.320     ; 5.409      ;
; -4.691 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_DATA[10]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.320     ; 5.409      ;
; -4.691 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.320     ; 5.409      ;
; -4.691 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.320     ; 5.409      ;
; -4.689 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.402      ;
; -4.689 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.402      ;
; -4.689 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.402      ;
; -4.689 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.402      ;
; -4.686 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_DATA[21]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.315     ; 5.409      ;
; -4.686 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_DATA[23]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.315     ; 5.409      ;
; -4.686 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_DATA[22]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.315     ; 5.409      ;
; -4.686 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.315     ; 5.409      ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -4.429 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.785     ; 5.682      ;
; -4.429 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.785     ; 5.682      ;
; -4.429 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.785     ; 5.682      ;
; -4.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.779     ; 5.351      ;
; -4.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.779     ; 5.351      ;
; -4.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.779     ; 5.351      ;
; -4.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.779     ; 5.351      ;
; -4.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.779     ; 5.351      ;
; -4.091 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.774     ; 5.355      ;
; -4.091 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.774     ; 5.355      ;
; -4.091 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.774     ; 5.355      ;
; -4.067 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 5.347      ;
; -4.067 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 5.347      ;
; -4.067 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 5.347      ;
; -4.067 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 5.347      ;
; -3.834 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.775     ; 5.097      ;
; -3.834 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.775     ; 5.097      ;
; -3.834 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mRD           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.775     ; 5.097      ;
; -3.834 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mWR           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.775     ; 5.097      ;
; -3.834 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.775     ; 5.097      ;
; -3.834 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.775     ; 5.097      ;
; -3.495 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.767     ; 4.766      ;
; -3.495 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.767     ; 4.766      ;
; -3.495 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.767     ; 4.766      ;
; -3.495 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.767     ; 4.766      ;
; -3.495 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.767     ; 4.766      ;
; -3.495 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.767     ; 4.766      ;
; -3.495 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.767     ; 4.766      ;
; -3.495 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.767     ; 4.766      ;
; -3.495 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.767     ; 4.766      ;
; -3.495 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.767     ; 4.766      ;
; -3.495 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.767     ; 4.766      ;
; -3.495 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.767     ; 4.766      ;
; -3.495 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.767     ; 4.766      ;
; -3.495 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.767     ; 4.766      ;
; -3.495 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.767     ; 4.766      ;
; -3.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.446      ;
; -3.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.446      ;
; -3.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.446      ;
; -3.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.446      ;
; -3.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.446      ;
; -3.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.446      ;
; -3.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.446      ;
; -3.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.446      ;
; -3.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.446      ;
; -3.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.446      ;
; -3.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.446      ;
; -3.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.446      ;
; -3.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.446      ;
; -3.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.446      ;
; -3.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.446      ;
; -3.003 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 4.279      ;
; -3.003 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 4.279      ;
; -3.003 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 4.279      ;
; -3.003 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 4.279      ;
; -3.003 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 4.279      ;
; -3.003 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 4.279      ;
; -3.003 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 4.279      ;
; -3.003 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 4.279      ;
; -3.003 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 4.279      ;
; -3.003 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 4.279      ;
; -3.003 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 4.279      ;
; -3.003 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 4.279      ;
; -3.003 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 4.279      ;
; -3.003 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 4.279      ;
; -3.003 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 4.279      ;
; -2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.778     ; 3.951      ;
; -2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.778     ; 3.951      ;
; -2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.778     ; 3.951      ;
; -2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.778     ; 3.951      ;
; -2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.778     ; 3.951      ;
; -2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.778     ; 3.951      ;
; -2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.778     ; 3.951      ;
; -2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.778     ; 3.951      ;
; -2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.778     ; 3.951      ;
; -2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.778     ; 3.951      ;
; -2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.778     ; 3.951      ;
; -2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.778     ; 3.951      ;
; -2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.778     ; 3.951      ;
; -2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.778     ; 3.951      ;
; -2.691 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.778     ; 3.951      ;
; 0.875  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.024     ; 7.139      ;
; 0.875  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.024     ; 7.139      ;
; 0.875  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.024     ; 7.139      ;
; 0.941  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.028     ; 7.069      ;
; 0.941  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.028     ; 7.069      ;
; 0.941  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.028     ; 7.069      ;
; 0.982  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.028     ; 7.028      ;
; 0.982  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.028     ; 7.028      ;
; 0.982  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.028     ; 7.028      ;
; 1.052  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.028     ; 6.958      ;
; 1.052  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.028     ; 6.958      ;
; 1.052  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.028     ; 6.958      ;
; 1.103  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.022     ; 6.913      ;
; 1.103  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.022     ; 6.913      ;
; 1.103  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.022     ; 6.913      ;
; 1.124  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.028     ; 6.886      ;
; 1.124  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.028     ; 6.886      ;
; 1.124  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.028     ; 6.886      ;
; 1.140  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.024     ; 6.874      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                 ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.695 ; rClk[0]                                                                                ; rClk[0]                                                                                 ; rClk[0]                         ; CLOCK_50    ; 0.000        ; 2.863      ; 0.731      ;
; -2.683 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 2.851      ; 0.731      ;
; -2.195 ; rClk[0]                                                                                ; rClk[0]                                                                                 ; rClk[0]                         ; CLOCK_50    ; -0.500       ; 2.863      ; 0.731      ;
; -2.183 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 2.851      ; 0.731      ;
; 0.445  ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[31]       ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[31]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[30]       ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[30]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[28]       ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[28]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[27]       ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[27]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[29]       ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[29]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Reset_Delay:u2|Cont[0]                                                                 ; Reset_Delay:u2|Cont[0]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Reset_Delay:u2|oRST_2                                                                  ; Reset_Delay:u2|oRST_2                                                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Reset_Delay:u2|oRST_0                                                                  ; Reset_Delay:u2|oRST_0                                                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; I2C_CCD_Config:u8|senosr_exposure[2]                                                   ; I2C_CCD_Config:u8|senosr_exposure[2]                                                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.621  ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|MemWrite_to_3             ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|MemWrite_out           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.622  ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.628  ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[8]        ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Sign_Extend_out[8]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.629  ; Reset_Delay:u2|Cont[31]                                                                ; Reset_Delay:u2|Cont[31]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.638  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[11]    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.924      ;
; 0.643  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[0]     ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[0]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.929      ;
; 0.776  ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.779  ; MIPS:u10|Ifetch:IFE|PC[8]                                                              ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|PC_plus_4_out[8]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.780  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[28]    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[28] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.782  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[6]     ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.783  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]     ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.785  ; MIPS:u10|Ifetch:IFE|PC[7]                                                              ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|PC_plus_4_out[7]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.786  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[17]    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[17] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.788  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14]    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.789  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[3]     ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.789  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[1]     ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.790  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[5]     ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.794  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[4]     ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.869  ; MIPS:u10|Ifetch:IFE|PC[5]                                                              ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|PC_plus_4_out[5]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 1.156      ;
; 0.871  ; MIPS:u10|Ifetch:IFE|PC[9]                                                              ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|PC_plus_4_out[9]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 1.158      ;
; 0.885  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[27]    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[27] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.171      ;
; 0.920  ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[9] ; MIPS:u10|Idecode:ID|register_array_rtl_1_bypass[34]                                     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.206      ;
; 0.960  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.246      ;
; 0.967  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.253      ;
; 0.968  ; Reset_Delay:u2|Cont[0]                                                                 ; Reset_Delay:u2|Cont[1]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.968  ; Reset_Delay:u2|Cont[16]                                                                ; Reset_Delay:u2|Cont[16]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.968  ; I2C_CCD_Config:u8|combo_cnt[12]                                                        ; I2C_CCD_Config:u8|combo_cnt[12]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.971  ; I2C_CCD_Config:u8|combo_cnt[5]                                                         ; I2C_CCD_Config:u8|combo_cnt[5]                                                          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.257      ;
; 0.972  ; Reset_Delay:u2|Cont[9]                                                                 ; Reset_Delay:u2|Cont[9]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; Reset_Delay:u2|Cont[11]                                                                ; Reset_Delay:u2|Cont[11]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; I2C_CCD_Config:u8|senosr_exposure[6]                                                   ; I2C_CCD_Config:u8|senosr_exposure[6]                                                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; I2C_CCD_Config:u8|senosr_exposure[9]                                                   ; I2C_CCD_Config:u8|senosr_exposure[9]                                                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.975  ; Reset_Delay:u2|Cont[17]                                                                ; Reset_Delay:u2|Cont[17]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 0.975  ; I2C_CCD_Config:u8|combo_cnt[13]                                                        ; I2C_CCD_Config:u8|combo_cnt[13]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 0.975  ; I2C_CCD_Config:u8|senosr_exposure[3]                                                   ; I2C_CCD_Config:u8|senosr_exposure[3]                                                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 0.976  ; Reset_Delay:u2|Cont[2]                                                                 ; Reset_Delay:u2|Cont[2]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; Reset_Delay:u2|Cont[18]                                                                ; Reset_Delay:u2|Cont[18]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; Reset_Delay:u2|Cont[25]                                                                ; Reset_Delay:u2|Cont[25]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|combo_cnt[9]                                                         ; I2C_CCD_Config:u8|combo_cnt[9]                                                          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|combo_cnt[11]                                                        ; I2C_CCD_Config:u8|combo_cnt[11]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|combo_cnt[14]                                                        ; I2C_CCD_Config:u8|combo_cnt[14]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|combo_cnt[21]                                                        ; I2C_CCD_Config:u8|combo_cnt[21]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|senosr_exposure[11]                                                  ; I2C_CCD_Config:u8|senosr_exposure[11]                                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.977  ; Reset_Delay:u2|Cont[4]                                                                 ; Reset_Delay:u2|Cont[4]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[7]                                                                 ; Reset_Delay:u2|Cont[7]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[13]                                                                ; Reset_Delay:u2|Cont[13]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[14]                                                                ; Reset_Delay:u2|Cont[14]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[15]                                                                ; Reset_Delay:u2|Cont[15]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[20]                                                                ; Reset_Delay:u2|Cont[20]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[23]                                                                ; Reset_Delay:u2|Cont[23]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[27]                                                                ; Reset_Delay:u2|Cont[27]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[29]                                                                ; Reset_Delay:u2|Cont[29]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[30]                                                                ; Reset_Delay:u2|Cont[30]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|combo_cnt[16]                                                        ; I2C_CCD_Config:u8|combo_cnt[16]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|combo_cnt[19]                                                        ; I2C_CCD_Config:u8|combo_cnt[19]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|combo_cnt[23]                                                        ; I2C_CCD_Config:u8|combo_cnt[23]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|senosr_exposure[13]                                                  ; I2C_CCD_Config:u8|senosr_exposure[13]                                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.981  ; I2C_CCD_Config:u8|combo_cnt[3]                                                         ; I2C_CCD_Config:u8|combo_cnt[3]                                                          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 0.983  ; I2C_CCD_Config:u8|senosr_exposure[15]                                                  ; I2C_CCD_Config:u8|senosr_exposure[15]                                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.269      ;
; 0.985  ; MIPS:u10|Ifetch:IFE|PC[4]                                                              ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|PC_plus_4_out[4]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.985  ; MIPS:u10|Idecode:ID|register_array_rtl_1_bypass[12]                                    ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|read_data_2_out[31]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.987  ; MIPS:u10|Ifetch:IFE|PC[2]                                                              ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|PC_plus_4_out[2]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.273      ;
; 0.990  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14]    ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|read_data_2_to_4[14]   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.276      ;
; 0.991  ; MIPS:u10|Idecode:ID|register_array_rtl_1_bypass[12]                                    ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|read_data_1_out[31]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.277      ;
; 0.999  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|MemtoReg_to_4         ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|MemtoReg_out       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.285      ;
; 1.011  ; I2C_CCD_Config:u8|combo_cnt[1]                                                         ; I2C_CCD_Config:u8|combo_cnt[1]                                                          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.297      ;
; 1.014  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|mux_Rd_Rt_to_4[3]     ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|mux_Rd_Rt_out[3]   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.300      ;
; 1.015  ; Reset_Delay:u2|Cont[8]                                                                 ; Reset_Delay:u2|Cont[8]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; I2C_CCD_Config:u8|combo_cnt[20]                                                        ; I2C_CCD_Config:u8|combo_cnt[20]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.016  ; Reset_Delay:u2|Cont[3]                                                                 ; Reset_Delay:u2|Cont[3]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[5]                                                                 ; Reset_Delay:u2|Cont[5]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[6]                                                                 ; Reset_Delay:u2|Cont[6]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[10]                                                                ; Reset_Delay:u2|Cont[10]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[12]                                                                ; Reset_Delay:u2|Cont[12]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[19]                                                                ; Reset_Delay:u2|Cont[19]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[21]                                                                ; Reset_Delay:u2|Cont[21]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[22]                                                                ; Reset_Delay:u2|Cont[22]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[26]                                                                ; Reset_Delay:u2|Cont[26]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.024 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]  ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.764      ; 2.026      ;
; 0.363  ; rCCD_DATA[9]                                                                                                                                         ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.271      ; 1.920      ;
; 0.445  ; CCD_Capture:u3|mSTART                                                                                                                                ; CCD_Capture:u3|mSTART                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CCD_Capture:u3|mCCD_FVAL                                                                                                                             ; CCD_Capture:u3|mCCD_FVAL                                                                                                                             ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|entropy_filter:u2|window_buffer:u9|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]  ; top_mux:u9|entropy_filter:u2|window_buffer:u9|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|entropy_filter:u2|window_buffer:u9|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]  ; top_mux:u9|entropy_filter:u2|window_buffer:u9|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]  ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]  ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|entropy_filter:u2|window_buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; top_mux:u9|entropy_filter:u2|window_buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|entropy_filter:u2|window_buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; top_mux:u9|entropy_filter:u2|window_buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][1]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][1]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][0]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][0]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][3]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][3]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][2]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][2]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][5]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][5]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][4]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][4]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][7]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][7]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][6]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][6]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][9]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][9]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][10]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][10]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][11]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][11]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][12]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][12]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][13]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][13]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][14]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][14]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][15]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][15]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][16]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][16]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][17]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][17]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][18]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][18]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][3]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][3]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][0]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][0]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][1]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][1]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][2]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][2]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][5]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][5]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][4]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][4]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][7]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][7]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][6]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][6]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][8]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][8]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][9]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][9]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][10]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][10]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][11]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][11]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][0]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][0]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][3]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][3]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][1]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][1]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][2]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][2]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][6]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][6]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][4]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][4]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][5]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][5]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][7]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][7]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][8]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][8]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][9]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][9]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][10]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][10]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][11]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][11]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][12]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][12]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][13]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][13]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][14]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][14]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][16]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][16]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][17]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][17]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][18]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][18]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][6]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][6]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][4]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][4]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][7]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][7]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][5]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][5]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][0]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][0]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][1]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][1]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][3]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][3]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][2]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][2]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][8]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][8]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][9]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][9]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][12]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][12]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][13]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][13]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][14]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][14]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][15]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][15]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][16]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][16]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][17]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][17]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][4]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][4]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][7]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][7]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][5]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][5]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][6]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][6]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][1]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][1]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][0]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][0]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][2]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][2]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][3]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][3]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][8]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][8]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][9]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][9]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                                                         ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.685 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.971      ;
; 0.881 ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.007     ; 1.160      ;
; 0.930 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.216      ;
; 0.980 ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.266      ;
; 0.985 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.271      ;
; 0.990 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.276      ;
; 0.992 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.278      ;
; 0.998 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.284      ;
; 1.006 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.292      ;
; 1.022 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.308      ;
; 1.025 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.311      ;
; 1.042 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.328      ;
; 1.044 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.330      ;
; 1.051 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.337      ;
; 1.105 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.391      ;
; 1.174 ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.007     ; 1.453      ;
; 1.182 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 1.477      ;
; 1.183 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 1.478      ;
; 1.184 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 1.479      ;
; 1.184 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 1.479      ;
; 1.205 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.491      ;
; 1.205 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.491      ;
; 1.222 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.509      ;
; 1.225 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.006     ; 1.505      ;
; 1.238 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.525      ;
; 1.242 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.529      ;
; 1.243 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.530      ;
; 1.258 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.010     ; 1.534      ;
; 1.263 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.010     ; 1.539      ;
; 1.276 ; I2C_CCD_Config:u8|mI2C_DATA[8]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.002     ; 1.560      ;
; 1.278 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.559      ;
; 1.287 ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.006     ; 1.567      ;
; 1.288 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.575      ;
; 1.289 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.576      ;
; 1.299 ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.010     ; 1.575      ;
; 1.306 ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.007     ; 1.585      ;
; 1.306 ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.010     ; 1.582      ;
; 1.330 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.616      ;
; 1.342 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.629      ;
; 1.346 ; I2C_CCD_Config:u8|mI2C_DATA[15]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.010     ; 1.622      ;
; 1.363 ; I2C_CCD_Config:u8|mI2C_DATA[9]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.013     ; 1.636      ;
; 1.369 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.656      ;
; 1.379 ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.660      ;
; 1.381 ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 1.662      ;
; 1.422 ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.016     ; 1.692      ;
; 1.474 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.760      ;
; 1.475 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.004     ; 1.757      ;
; 1.476 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.762      ;
; 1.477 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.762      ;
; 1.480 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.765      ;
; 1.484 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.770      ;
; 1.488 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.775      ;
; 1.498 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.784      ;
; 1.500 ; I2C_CCD_Config:u8|mI2C_DATA[4]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.008     ; 1.778      ;
; 1.506 ; I2C_CCD_Config:u8|mI2C_DATA[3]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.007     ; 1.785      ;
; 1.507 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.794      ;
; 1.509 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.796      ;
; 1.511 ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.015     ; 1.782      ;
; 1.528 ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.015     ; 1.799      ;
; 1.530 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.009     ; 1.807      ;
; 1.538 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.825      ;
; 1.545 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.832      ;
; 1.554 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.840      ;
; 1.559 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.846      ;
; 1.564 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.850      ;
; 1.569 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.856      ;
; 1.571 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.858      ;
; 1.571 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.858      ;
; 1.572 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.011      ; 1.869      ;
; 1.575 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.861      ;
; 1.576 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.863      ;
; 1.584 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.871      ;
; 1.599 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.886      ;
; 1.607 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.894      ;
; 1.620 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.906      ;
; 1.622 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.011      ; 1.919      ;
; 1.623 ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.909      ;
; 1.629 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.915      ;
; 1.633 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.919      ;
; 1.634 ; I2C_CCD_Config:u8|senosr_exposure[3]              ; I2C_CCD_Config:u8|mI2C_DATA[3]                    ; CLOCK_50                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 1.589      ;
; 1.637 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.923      ;
; 1.637 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.922      ;
; 1.640 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.925      ;
; 1.643 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.010     ; 1.919      ;
; 1.644 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.930      ;
; 1.648 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.935      ;
; 1.650 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.010     ; 1.926      ;
; 1.650 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.010     ; 1.926      ;
; 1.664 ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.015     ; 1.935      ;
; 1.670 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[8]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.004     ; 1.952      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; top_mux:u9|GS_histogram:u1|B_out[6]                                                                                                                         ; top_mux:u9|GS_histogram:u1|B_out[6]                                                                                                                         ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.900      ;
; 0.618 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.904      ;
; 0.621 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.908      ;
; 0.625 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.911      ;
; 0.633 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.919      ;
; 0.638 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.924      ;
; 0.638 ; top_mux:u9|GS_histogram:u1|row[9]                                                                                                                           ; top_mux:u9|GS_histogram:u1|row[9]                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.924      ;
; 0.760 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.046      ;
; 0.762 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.048      ;
; 0.763 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.049      ;
; 0.763 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.049      ;
; 0.765 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.051      ;
; 0.768 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.054      ;
; 0.802 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.088      ;
; 0.843 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 1.128      ;
; 0.843 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 1.128      ;
; 0.849 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 1.134      ;
; 0.851 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 1.136      ;
; 0.859 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.145      ;
; 0.876 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.006     ; 1.156      ;
; 0.876 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.162      ;
; 0.886 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.172      ;
; 0.887 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.173      ;
; 0.888 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.174      ;
; 0.892 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.006     ; 1.172      ;
; 0.937 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 1.222      ;
; 0.960 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.246      ;
; 0.962 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.248      ;
; 0.972 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.258      ;
; 0.980 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.266      ;
; 0.981 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.267      ;
; 0.981 ; top_mux:u9|GS_histogram:u1|col[4]                                                                                                                           ; top_mux:u9|GS_histogram:u1|col[4]                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.267      ;
; 0.981 ; top_mux:u9|GS_histogram:u1|col[6]                                                                                                                           ; top_mux:u9|GS_histogram:u1|col[6]                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.267      ;
; 0.981 ; top_mux:u9|GS_histogram:u1|col[8]                                                                                                                           ; top_mux:u9|GS_histogram:u1|col[8]                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.267      ;
; 0.984 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.270      ;
; 0.985 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.271      ;
; 0.985 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.271      ;
; 0.985 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.271      ;
; 0.986 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.272      ;
; 0.988 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.274      ;
; 0.989 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.275      ;
; 0.989 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.275      ;
; 0.991 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.277      ;
; 0.991 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.277      ;
; 0.991 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 1.276      ;
; 0.992 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.278      ;
; 0.993 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 1.278      ;
; 0.995 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.281      ;
; 1.001 ; top_mux:u9|GS_histogram:u1|col[2]                                                                                                                           ; top_mux:u9|GS_histogram:u1|col[2]                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.287      ;
; 1.003 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.289      ;
; 1.012 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.298      ;
; 1.012 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.298      ;
; 1.016 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.302      ;
; 1.018 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.304      ;
; 1.019 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.305      ;
; 1.023 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.309      ;
; 1.023 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.309      ;
; 1.023 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.309      ;
; 1.023 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.309      ;
; 1.025 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.311      ;
; 1.026 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.312      ;
; 1.026 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.312      ;
; 1.027 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.313      ;
; 1.028 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.314      ;
; 1.030 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.316      ;
; 1.030 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.316      ;
; 1.036 ; top_mux:u9|GS_histogram:u1|col[3]                                                                                                                           ; top_mux:u9|GS_histogram:u1|col[3]                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.322      ;
; 1.036 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.322      ;
; 1.039 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.325      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.614 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.901      ;
; 0.617 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[13]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.903      ;
; 0.619 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                ; Sdram_Control_4Port:u7|BA[1]                                                                                                                                 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.622 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.908      ;
; 0.624 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.910      ;
; 0.629 ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.916      ;
; 0.633 ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.634 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.920      ;
; 0.636 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.922      ;
; 0.640 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.926      ;
; 0.640 ; Sdram_Control_4Port:u7|control_interface:control1|INIT_REQ                                                                                                   ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.926      ;
; 0.641 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.927      ;
; 0.641 ; Sdram_Control_4Port:u7|control_interface:control1|INIT_REQ                                                                                                   ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.927      ;
; 0.642 ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.928      ;
; 0.643 ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.929      ;
; 0.644 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.647 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.933      ;
; 0.649 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.935      ;
; 0.658 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.944      ;
; 0.662 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.948      ;
; 0.663 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.949      ;
; 0.673 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.959      ;
; 0.679 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.965      ;
; 0.728 ; Sdram_Control_4Port:u7|command:command1|SA[9]                                                                                                                ; Sdram_Control_4Port:u7|SA[9]                                                                                                                                 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.014      ;
; 0.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.047      ;
; 0.766 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.052      ;
; 0.767 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[12]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.767 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[17]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[9]                                                                                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.768 ; Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                                ; Sdram_Control_4Port:u7|SA[6]                                                                                                                                 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.769 ; Sdram_Control_4Port:u7|command:command1|RAS_N                                                                                                                ; Sdram_Control_4Port:u7|RAS_N                                                                                                                                 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.055      ;
; 0.771 ; Sdram_Control_4Port:u7|command:command1|WE_N                                                                                                                 ; Sdram_Control_4Port:u7|WE_N                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.057      ;
; 0.771 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.057      ;
; 0.773 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                 ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -4.679 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.391      ;
; -4.679 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.391      ;
; -4.679 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.391      ;
; -4.679 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.391      ;
; -4.679 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.391      ;
; -4.630 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.342      ;
; -4.630 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.342      ;
; -4.630 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.342      ;
; -4.630 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.342      ;
; -4.630 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.342      ;
; -4.548 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.260      ;
; -4.548 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.260      ;
; -4.548 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.260      ;
; -4.548 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.260      ;
; -4.548 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.260      ;
; -4.530 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.242      ;
; -4.530 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.242      ;
; -4.530 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.242      ;
; -4.530 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.242      ;
; -4.530 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.242      ;
; -4.497 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.197      ;
; -4.497 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.197      ;
; -4.497 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.197      ;
; -4.497 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.197      ;
; -4.497 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.197      ;
; -4.485 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.197      ;
; -4.485 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.197      ;
; -4.485 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.197      ;
; -4.485 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.197      ;
; -4.485 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.197      ;
; -4.480 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.320     ; 5.198      ;
; -4.470 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.182      ;
; -4.470 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.182      ;
; -4.470 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.182      ;
; -4.470 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.182      ;
; -4.470 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.182      ;
; -4.445 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.152      ;
; -4.445 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.152      ;
; -4.445 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.152      ;
; -4.445 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.152      ;
; -4.445 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.152      ;
; -4.438 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.151      ;
; -4.438 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.151      ;
; -4.438 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.151      ;
; -4.431 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.320     ; 5.149      ;
; -4.389 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.102      ;
; -4.389 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.102      ;
; -4.389 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.102      ;
; -4.381 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.088      ;
; -4.379 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.086      ;
; -4.379 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.086      ;
; -4.379 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.086      ;
; -4.379 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.086      ;
; -4.379 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.086      ;
; -4.361 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.316     ; 5.083      ;
; -4.361 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.316     ; 5.083      ;
; -4.361 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.316     ; 5.083      ;
; -4.361 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.316     ; 5.083      ;
; -4.361 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.316     ; 5.083      ;
; -4.353 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.065      ;
; -4.353 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.065      ;
; -4.353 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.065      ;
; -4.353 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.065      ;
; -4.353 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.065      ;
; -4.350 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.316     ; 5.072      ;
; -4.350 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.316     ; 5.072      ;
; -4.350 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.316     ; 5.072      ;
; -4.350 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.316     ; 5.072      ;
; -4.350 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.316     ; 5.072      ;
; -4.349 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.320     ; 5.067      ;
; -4.344 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.051      ;
; -4.344 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.051      ;
; -4.344 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.051      ;
; -4.344 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.051      ;
; -4.344 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.051      ;
; -4.332 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.039      ;
; -4.331 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.320     ; 5.049      ;
; -4.324 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.031      ;
; -4.324 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.031      ;
; -4.324 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.031      ;
; -4.324 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.031      ;
; -4.324 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 5.031      ;
; -4.322 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.034      ;
; -4.322 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.034      ;
; -4.322 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.034      ;
; -4.322 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.034      ;
; -4.322 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.034      ;
; -4.312 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.316     ; 5.034      ;
; -4.312 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.316     ; 5.034      ;
; -4.312 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.316     ; 5.034      ;
; -4.312 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.316     ; 5.034      ;
; -4.312 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.316     ; 5.034      ;
; -4.309 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.021      ;
; -4.309 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.021      ;
; -4.309 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.021      ;
; -4.309 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.021      ;
; -4.309 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 5.021      ;
; -4.307 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.020      ;
; -4.307 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.020      ;
; -4.307 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.325     ; 5.020      ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.617 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.366     ; 3.711      ;
; -3.617 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.366     ; 3.711      ;
; -3.617 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.366     ; 3.711      ;
; -3.617 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.366     ; 3.711      ;
; -3.615 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.368     ; 3.707      ;
; -3.615 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.368     ; 3.707      ;
; -3.615 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.368     ; 3.707      ;
; -3.615 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.368     ; 3.707      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.418     ; 3.299      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.420     ; 3.297      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.420     ; 3.297      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.420     ; 3.297      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.420     ; 3.297      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.420     ; 3.297      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.420     ; 3.297      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.420     ; 3.297      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.296      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.296      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.296      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.290      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.290      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.290      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.290      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.296      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.290      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.290      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.290      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.290      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.296      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.296      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.296      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.296      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.296      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.296      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.296      ;
; -3.179 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.296      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.294      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.294      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.294      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.420     ; 3.296      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.295      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.420     ; 3.296      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.295      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.294      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.420     ; 3.296      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.295      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.420     ; 3.296      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.295      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.294      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.294      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.420     ; 3.296      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.295      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.294      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.420     ; 3.296      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.295      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.294      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.420     ; 3.296      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.295      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.420     ; 3.296      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.421     ; 3.295      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.294      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.294      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.428     ; 3.288      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.428     ; 3.288      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.428     ; 3.288      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.428     ; 3.288      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.428     ; 3.288      ;
; -3.178 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.428     ; 3.288      ;
; -2.679 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.421     ; 3.296      ;
; -2.678 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.423     ; 3.293      ;
; -1.742 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                    ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.417     ; 2.363      ;
; -1.435 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.416     ; 2.057      ;
; -1.435 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.416     ; 2.057      ;
; -1.435 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.416     ; 2.057      ;
; -1.435 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.416     ; 2.057      ;
; -1.435 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[5]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.416     ; 2.057      ;
; -1.435 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[6]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.416     ; 2.057      ;
; -1.435 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.416     ; 2.057      ;
; -1.435 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.416     ; 2.057      ;
; -1.435 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[9]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.416     ; 2.057      ;
; -1.435 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.416     ; 2.057      ;
; -1.435 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.416     ; 2.057      ;
; -1.435 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[3]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.416     ; 2.057      ;
; -1.435 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.416     ; 2.057      ;
; -1.408 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[0]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.417     ; 2.029      ;
; -1.408 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[1]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.417     ; 2.029      ;
; -1.408 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[2]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.417     ; 2.029      ;
; -1.408 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[3]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.417     ; 2.029      ;
; -1.408 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[4]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.417     ; 2.029      ;
; -1.408 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[6]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.417     ; 2.029      ;
; -1.408 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[7]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.417     ; 2.029      ;
; -1.408 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[8]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.417     ; 2.029      ;
; -1.408 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[9]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.417     ; 2.029      ;
; -1.408 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.417     ; 2.029      ;
; -1.408 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.417     ; 2.029      ;
; -1.408 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[5]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.417     ; 2.029      ;
; -1.169 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.006     ; 1.701      ;
; -1.169 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.006     ; 1.701      ;
; -1.169 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.006     ; 1.701      ;
; -1.169 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.006     ; 1.701      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; -2.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.710     ; 3.701      ;
; -2.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.710     ; 3.701      ;
; -2.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.710     ; 3.701      ;
; -2.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.710     ; 3.701      ;
; -2.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.710     ; 3.701      ;
; -2.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.710     ; 3.701      ;
; -2.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.710     ; 3.701      ;
; -2.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.717     ; 3.694      ;
; -2.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.717     ; 3.694      ;
; -2.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.717     ; 3.694      ;
; -2.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.717     ; 3.694      ;
; -2.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.717     ; 3.694      ;
; -2.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.717     ; 3.694      ;
; -2.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.717     ; 3.694      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.708     ; 3.702      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.708     ; 3.702      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.708     ; 3.702      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.708     ; 3.702      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.708     ; 3.702      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.708     ; 3.702      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.708     ; 3.702      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.708     ; 3.702      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.708     ; 3.702      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.723     ; 3.687      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.723     ; 3.687      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.723     ; 3.687      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.723     ; 3.687      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.723     ; 3.687      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.723     ; 3.687      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.723     ; 3.687      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.723     ; 3.687      ;
; -2.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.723     ; 3.687      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.299      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.773     ; 3.280      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.773     ; 3.280      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.771     ; 3.282      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.768     ; 3.285      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.773     ; 3.280      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.768     ; 3.285      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.773     ; 3.280      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.773     ; 3.280      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.773     ; 3.280      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.768     ; 3.285      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.769     ; 3.284      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 3.291      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 3.291      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 3.291      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 3.291      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.290      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.290      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.290      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.290      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.290      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.290      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.290      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.290      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.290      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.290      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.290      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.290      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.290      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.290      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.290      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.290      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                      ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.299      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.299      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.299      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.299      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.299      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.761     ; 3.292      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.761     ; 3.292      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.761     ; 3.292      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.761     ; 3.292      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.761     ; 3.292      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.761     ; 3.292      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.761     ; 3.292      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.761     ; 3.292      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.761     ; 3.292      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[4]                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.761     ; 3.292      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.761     ; 3.292      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.761     ; 3.292      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[6]                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.761     ; 3.292      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.761     ; 3.292      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.761     ; 3.292      ;
; -2.015 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.761     ; 3.292      ;
; -2.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.293      ;
; -2.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                      ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.293      ;
; -2.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.294      ;
; -2.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.294      ;
; -2.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                      ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.293      ;
; -2.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.294      ;
; -2.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.294      ;
; -2.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                      ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.293      ;
; -2.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                            ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.293      ;
; -2.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.293      ;
; -2.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.294      ;
; -2.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.294      ;
; -2.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.294      ;
; -2.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.294      ;
; -2.014 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 3.297      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'GPIO_1[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.797 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.222      ; 3.057      ;
; -1.797 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.222      ; 3.057      ;
; -1.797 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.222      ; 3.057      ;
; -1.631 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.120      ; 3.289      ;
; -1.546 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.201      ; 2.785      ;
; -1.546 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.201      ; 2.785      ;
; -1.546 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.201      ; 2.785      ;
; -1.546 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.201      ; 2.785      ;
; -1.546 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.201      ; 2.785      ;
; -1.546 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.201      ; 2.785      ;
; -1.544 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.229      ; 2.811      ;
; -1.544 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.229      ; 2.811      ;
; -1.544 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.229      ; 2.811      ;
; -1.544 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.229      ; 2.811      ;
; -1.544 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.229      ; 2.811      ;
; -1.544 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.229      ; 2.811      ;
; -1.544 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.229      ; 2.811      ;
; -1.485 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.528      ; 3.051      ;
; -1.427 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.009     ; 2.456      ;
; -1.427 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.009     ; 2.456      ;
; -1.427 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.009     ; 2.456      ;
; -1.427 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.009     ; 2.456      ;
; -1.427 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.009     ; 2.456      ;
; -1.427 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.009     ; 2.456      ;
; -1.427 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[11]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.009     ; 2.456      ;
; -1.427 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[12]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.009     ; 2.456      ;
; -1.427 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[13]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.009     ; 2.456      ;
; -1.427 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[14]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.009     ; 2.456      ;
; -1.422 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.325      ; 3.285      ;
; -1.422 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.325      ; 3.285      ;
; -1.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.354      ; 3.304      ;
; -1.372 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.391      ; 3.301      ;
; -1.372 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.391      ; 3.301      ;
; -1.372 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.391      ; 3.301      ;
; -1.350 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.067      ; 2.455      ;
; -1.350 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.067      ; 2.455      ;
; -1.350 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.067      ; 2.455      ;
; -1.350 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.067      ; 2.455      ;
; -1.350 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.067      ; 2.455      ;
; -1.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.416      ; 3.300      ;
; -1.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.416      ; 3.300      ;
; -1.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.416      ; 3.300      ;
; -1.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.416      ; 3.300      ;
; -1.319 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.446      ; 3.303      ;
; -1.319 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.446      ; 3.303      ;
; -1.317 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.450      ; 3.305      ;
; -1.317 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.450      ; 3.305      ;
; -1.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.444      ; 3.287      ;
; -1.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.479      ; 3.303      ;
; -1.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.466      ; 3.281      ;
; -1.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.466      ; 3.281      ;
; -1.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.466      ; 3.281      ;
; -1.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.466      ; 3.281      ;
; -1.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.466      ; 3.281      ;
; -1.250 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.493      ; 3.281      ;
; -1.250 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.493      ; 3.281      ;
; -1.250 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.493      ; 3.281      ;
; -1.250 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.493      ; 3.281      ;
; -1.250 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.493      ; 3.281      ;
; -1.250 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.493      ; 3.281      ;
; -1.250 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.493      ; 3.281      ;
; -1.249 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.494      ; 3.281      ;
; -1.249 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.494      ; 3.281      ;
; -1.249 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.494      ; 3.281      ;
; -1.249 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.494      ; 3.281      ;
; -1.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.527      ; 3.307      ;
; -1.239 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.529      ; 3.306      ;
; -1.239 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.529      ; 3.306      ;
; -1.239 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.529      ; 3.306      ;
; -1.239 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.529      ; 3.306      ;
; -1.239 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.529      ; 3.306      ;
; -1.239 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.529      ; 3.306      ;
; -1.239 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.529      ; 3.306      ;
; -1.239 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.529      ; 3.306      ;
; -1.239 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.529      ; 3.306      ;
; -1.239 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.529      ; 3.306      ;
; -1.239 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.529      ; 3.306      ;
; -1.237 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.530      ; 3.305      ;
; -1.237 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.530      ; 3.305      ;
; -1.237 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.530      ; 3.305      ;
; -1.236 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.510      ; 3.284      ;
; -1.236 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.510      ; 3.284      ;
; -1.227 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.543      ; 3.308      ;
; -1.227 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.543      ; 3.308      ;
; -1.115 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.636      ; 3.289      ;
; -1.105 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.929      ; 3.072      ;
; -1.105 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.929      ; 3.072      ;
; -1.105 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.929      ; 3.072      ;
; -1.105 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.929      ; 3.072      ;
; -1.105 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.929      ; 3.072      ;
; -1.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.655      ; 3.273      ;
; -1.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.655      ; 3.273      ;
; -1.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.655      ; 3.273      ;
; -1.078 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.691      ; 3.307      ;
; -1.078 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.691      ; 3.307      ;
; -1.078 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.691      ; 3.307      ;
; -1.078 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.691      ; 3.307      ;
; -1.078 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.691      ; 3.307      ;
; -1.078 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.691      ; 3.307      ;
; -1.078 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.691      ; 3.307      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                     ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.420 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.619      ;
; 14.434 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.609      ;
; 14.434 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.609      ;
; 14.434 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.609      ;
; 14.434 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.609      ;
; 14.434 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.609      ;
; 14.434 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.609      ;
; 14.434 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.609      ;
; 14.434 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.609      ;
; 14.434 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.609      ;
; 14.434 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.609      ;
; 14.434 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.609      ;
; 14.434 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.609      ;
; 14.434 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.609      ;
; 14.434 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.609      ;
; 14.434 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.609      ;
; 14.434 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.609      ;
; 14.469 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.570      ;
; 14.483 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.560      ;
; 14.483 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.560      ;
; 14.483 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.560      ;
; 14.483 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.560      ;
; 14.483 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.560      ;
; 14.483 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.560      ;
; 14.483 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.560      ;
; 14.483 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.560      ;
; 14.483 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.560      ;
; 14.483 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.560      ;
; 14.483 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.560      ;
; 14.483 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.560      ;
; 14.483 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.560      ;
; 14.483 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.560      ;
; 14.483 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.560      ;
; 14.483 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.560      ;
; 14.551 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.488      ;
; 14.565 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.478      ;
; 14.565 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.478      ;
; 14.565 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.478      ;
; 14.565 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.478      ;
; 14.565 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.478      ;
; 14.565 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.478      ;
; 14.565 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.478      ;
; 14.565 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.478      ;
; 14.565 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.478      ;
; 14.565 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.478      ;
; 14.565 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.478      ;
; 14.565 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.478      ;
; 14.565 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.478      ;
; 14.565 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.478      ;
; 14.565 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.478      ;
; 14.565 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.478      ;
; 14.569 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.470      ;
; 14.583 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.460      ;
; 14.583 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.460      ;
; 14.583 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.460      ;
; 14.583 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.460      ;
; 14.583 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.460      ;
; 14.583 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.460      ;
; 14.583 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.460      ;
; 14.583 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.460      ;
; 14.583 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.460      ;
; 14.583 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.460      ;
; 14.583 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.460      ;
; 14.583 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.460      ;
; 14.583 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.460      ;
; 14.583 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.460      ;
; 14.583 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.460      ;
; 14.583 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.460      ;
; 14.602 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 5.425      ;
; 14.614 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.425      ;
; 14.616 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.415      ;
; 14.616 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.415      ;
; 14.616 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.415      ;
; 14.616 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.415      ;
; 14.616 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.415      ;
; 14.616 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.415      ;
; 14.616 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.415      ;
; 14.616 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.415      ;
; 14.616 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.415      ;
; 14.616 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.415      ;
; 14.616 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.415      ;
; 14.616 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.415      ;
; 14.616 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.415      ;
; 14.616 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.415      ;
; 14.616 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.415      ;
; 14.616 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.415      ;
; 14.628 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.415      ;
; 14.628 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.415      ;
; 14.628 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.415      ;
; 14.628 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.415      ;
; 14.628 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.415      ;
; 14.628 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.415      ;
; 14.628 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.415      ;
; 14.628 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.415      ;
; 14.628 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.415      ;
; 14.628 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.415      ;
; 14.628 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.415      ;
; 14.628 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.415      ;
; 14.628 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.415      ;
; 14.628 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.415      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'GPIO_1[0]'                                                                                                                                                                                                                                    ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.663 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.409      ; 2.358      ;
; 1.065 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.342      ; 2.693      ;
; 1.258 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.484      ; 3.028      ;
; 1.258 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.484      ; 3.028      ;
; 1.258 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.484      ; 3.028      ;
; 1.258 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.484      ; 3.028      ;
; 1.258 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.484      ; 3.028      ;
; 1.258 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.484      ; 3.028      ;
; 1.258 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.484      ; 3.028      ;
; 1.258 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.484      ; 3.028      ;
; 1.258 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.484      ; 3.028      ;
; 1.797 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.725      ; 3.308      ;
; 1.797 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.725      ; 3.308      ;
; 1.797 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.725      ; 3.308      ;
; 1.798 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.724      ; 3.308      ;
; 1.798 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.724      ; 3.308      ;
; 1.798 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.724      ; 3.308      ;
; 1.798 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.724      ; 3.308      ;
; 1.798 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.724      ; 3.308      ;
; 1.798 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.724      ; 3.308      ;
; 1.798 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.724      ; 3.308      ;
; 1.798 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.724      ; 3.308      ;
; 1.798 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.724      ; 3.308      ;
; 1.798 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.724      ; 3.308      ;
; 1.798 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.724      ; 3.308      ;
; 1.798 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.724      ; 3.308      ;
; 1.801 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.719      ; 3.306      ;
; 1.830 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.691      ; 3.307      ;
; 1.830 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.691      ; 3.307      ;
; 1.830 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.691      ; 3.307      ;
; 1.830 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.691      ; 3.307      ;
; 1.830 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.691      ; 3.307      ;
; 1.830 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.691      ; 3.307      ;
; 1.830 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.691      ; 3.307      ;
; 1.830 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.691      ; 3.307      ;
; 1.830 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.691      ; 3.307      ;
; 1.830 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.691      ; 3.307      ;
; 1.830 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.691      ; 3.307      ;
; 1.830 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.691      ; 3.307      ;
; 1.830 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.691      ; 3.307      ;
; 1.830 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.691      ; 3.307      ;
; 1.830 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.691      ; 3.307      ;
; 1.830 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.691      ; 3.307      ;
; 1.832 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.655      ; 3.273      ;
; 1.832 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.655      ; 3.273      ;
; 1.832 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.655      ; 3.273      ;
; 1.857 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.929      ; 3.072      ;
; 1.857 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.929      ; 3.072      ;
; 1.857 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.929      ; 3.072      ;
; 1.857 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.929      ; 3.072      ;
; 1.857 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.929      ; 3.072      ;
; 1.867 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.636      ; 3.289      ;
; 1.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.543      ; 3.308      ;
; 1.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.543      ; 3.308      ;
; 1.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.510      ; 3.284      ;
; 1.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.510      ; 3.284      ;
; 1.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.530      ; 3.305      ;
; 1.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.530      ; 3.305      ;
; 1.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.530      ; 3.305      ;
; 1.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.529      ; 3.306      ;
; 1.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.529      ; 3.306      ;
; 1.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.529      ; 3.306      ;
; 1.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.529      ; 3.306      ;
; 1.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.529      ; 3.306      ;
; 1.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.529      ; 3.306      ;
; 1.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.529      ; 3.306      ;
; 1.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.529      ; 3.306      ;
; 1.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.529      ; 3.306      ;
; 1.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.529      ; 3.306      ;
; 1.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.529      ; 3.306      ;
; 1.994 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.527      ; 3.307      ;
; 2.001 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.494      ; 3.281      ;
; 2.001 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.494      ; 3.281      ;
; 2.001 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.494      ; 3.281      ;
; 2.001 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.494      ; 3.281      ;
; 2.002 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.493      ; 3.281      ;
; 2.002 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.493      ; 3.281      ;
; 2.002 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.493      ; 3.281      ;
; 2.002 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.493      ; 3.281      ;
; 2.002 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.493      ; 3.281      ;
; 2.002 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.493      ; 3.281      ;
; 2.002 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.493      ; 3.281      ;
; 2.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.466      ; 3.281      ;
; 2.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.466      ; 3.281      ;
; 2.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.466      ; 3.281      ;
; 2.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.466      ; 3.281      ;
; 2.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.466      ; 3.281      ;
; 2.038 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.479      ; 3.303      ;
; 2.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.444      ; 3.287      ;
; 2.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.450      ; 3.305      ;
; 2.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.450      ; 3.305      ;
; 2.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.446      ; 3.303      ;
; 2.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.446      ; 3.303      ;
; 2.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.416      ; 3.300      ;
; 2.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.416      ; 3.300      ;
; 2.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.416      ; 3.300      ;
; 2.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.416      ; 3.300      ;
; 2.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.067      ; 2.455      ;
; 2.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.067      ; 2.455      ;
; 2.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.067      ; 2.455      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.608 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.419     ; 1.475      ;
; 1.683 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.469      ;
; 1.683 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.469      ;
; 1.683 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.469      ;
; 1.683 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.469      ;
; 1.683 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.469      ;
; 1.683 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.469      ;
; 1.683 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.469      ;
; 1.683 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.469      ;
; 1.683 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.469      ;
; 1.683 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.469      ;
; 1.693 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.479      ;
; 1.693 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.479      ;
; 1.693 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.479      ;
; 1.693 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.479      ;
; 1.693 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.479      ;
; 1.693 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.479      ;
; 1.693 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.479      ;
; 1.693 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.479      ;
; 1.836 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.622      ;
; 1.836 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.622      ;
; 1.836 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.622      ;
; 1.836 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.622      ;
; 1.836 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.622      ;
; 1.916 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.702      ;
; 1.916 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.702      ;
; 1.921 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.006     ; 1.701      ;
; 1.921 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.006     ; 1.701      ;
; 1.921 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.006     ; 1.701      ;
; 1.921 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.006     ; 1.701      ;
; 1.921 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.006     ; 1.701      ;
; 2.160 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.417     ; 2.029      ;
; 2.160 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.417     ; 2.029      ;
; 2.160 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.417     ; 2.029      ;
; 2.160 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.417     ; 2.029      ;
; 2.160 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.417     ; 2.029      ;
; 2.160 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.417     ; 2.029      ;
; 2.160 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.417     ; 2.029      ;
; 2.160 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.417     ; 2.029      ;
; 2.160 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.417     ; 2.029      ;
; 2.160 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.417     ; 2.029      ;
; 2.160 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.417     ; 2.029      ;
; 2.160 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.417     ; 2.029      ;
; 2.187 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.416     ; 2.057      ;
; 2.187 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.416     ; 2.057      ;
; 2.187 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.416     ; 2.057      ;
; 2.187 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.416     ; 2.057      ;
; 2.187 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.416     ; 2.057      ;
; 2.187 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.416     ; 2.057      ;
; 2.187 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.416     ; 2.057      ;
; 2.187 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.416     ; 2.057      ;
; 2.187 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.416     ; 2.057      ;
; 2.187 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.416     ; 2.057      ;
; 2.187 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.416     ; 2.057      ;
; 2.187 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.416     ; 2.057      ;
; 2.187 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.416     ; 2.057      ;
; 2.494 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.417     ; 2.363      ;
; 3.430 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.423     ; 3.293      ;
; 3.431 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.421     ; 3.296      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.422     ; 3.294      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.422     ; 3.294      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.422     ; 3.294      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.420     ; 3.296      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.421     ; 3.295      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.420     ; 3.296      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.421     ; 3.295      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.422     ; 3.294      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.420     ; 3.296      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.421     ; 3.295      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.420     ; 3.296      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.421     ; 3.295      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.422     ; 3.294      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.422     ; 3.294      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.420     ; 3.296      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.421     ; 3.295      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.422     ; 3.294      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.420     ; 3.296      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.421     ; 3.295      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.422     ; 3.294      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.420     ; 3.296      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.421     ; 3.295      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.420     ; 3.296      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.421     ; 3.295      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.422     ; 3.294      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.422     ; 3.294      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.428     ; 3.288      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.428     ; 3.288      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.428     ; 3.288      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.428     ; 3.288      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.428     ; 3.288      ;
; 3.930 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.428     ; 3.288      ;
; 3.931 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.418     ; 3.299      ;
; 3.931 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.420     ; 3.297      ;
; 3.931 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.420     ; 3.297      ;
; 3.931 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.420     ; 3.297      ;
; 3.931 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.420     ; 3.297      ;
; 3.931 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.420     ; 3.297      ;
; 3.931 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.420     ; 3.297      ;
; 3.931 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.420     ; 3.297      ;
; 3.931 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.421     ; 3.296      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                          ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 2.540 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.319     ; 2.507      ;
; 2.540 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.319     ; 2.507      ;
; 2.540 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.319     ; 2.507      ;
; 2.540 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.319     ; 2.507      ;
; 2.810 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 2.776      ;
; 2.810 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 2.776      ;
; 2.810 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 2.776      ;
; 2.810 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 2.776      ;
; 2.810 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 2.776      ;
; 2.821 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 2.787      ;
; 2.821 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 2.787      ;
; 2.821 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 2.787      ;
; 2.821 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 2.787      ;
; 2.821 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 2.787      ;
; 2.841 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.335     ; 2.792      ;
; 2.898 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.329     ; 2.855      ;
; 2.898 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.329     ; 2.855      ;
; 2.898 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.329     ; 2.855      ;
; 2.940 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.324     ; 2.902      ;
; 3.072 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.319     ; 3.039      ;
; 3.072 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.319     ; 3.039      ;
; 3.072 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.319     ; 3.039      ;
; 3.072 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.319     ; 3.039      ;
; 3.139 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 3.095      ;
; 3.139 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 3.095      ;
; 3.139 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 3.095      ;
; 3.139 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 3.095      ;
; 3.139 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 3.095      ;
; 3.342 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.308      ;
; 3.342 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.308      ;
; 3.342 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.308      ;
; 3.342 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.308      ;
; 3.342 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.308      ;
; 3.353 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.319      ;
; 3.353 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.319      ;
; 3.353 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.319      ;
; 3.353 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.319      ;
; 3.353 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.319      ;
; 3.373 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.335     ; 3.324      ;
; 3.430 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.329     ; 3.387      ;
; 3.430 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.329     ; 3.387      ;
; 3.430 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.329     ; 3.387      ;
; 3.472 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.324     ; 3.434      ;
; 3.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 3.627      ;
; 3.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 3.627      ;
; 3.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 3.627      ;
; 3.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 3.627      ;
; 3.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 3.627      ;
; 3.701 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.667      ;
; 3.701 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.667      ;
; 3.701 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.667      ;
; 3.701 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.667      ;
; 3.748 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.714      ;
; 3.748 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.714      ;
; 3.748 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.714      ;
; 3.748 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.714      ;
; 3.834 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.800      ;
; 3.834 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.800      ;
; 3.834 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.800      ;
; 3.834 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.800      ;
; 3.902 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.868      ;
; 3.902 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.868      ;
; 3.902 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.868      ;
; 3.902 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.868      ;
; 3.916 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.882      ;
; 3.916 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.882      ;
; 3.916 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.882      ;
; 3.916 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.320     ; 3.882      ;
; 3.971 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.936      ;
; 3.971 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.936      ;
; 3.971 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.936      ;
; 3.971 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.936      ;
; 3.971 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.936      ;
; 3.982 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.947      ;
; 3.982 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.947      ;
; 3.982 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.947      ;
; 3.982 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.947      ;
; 3.982 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.947      ;
; 4.002 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.336     ; 3.952      ;
; 4.018 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.983      ;
; 4.018 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.983      ;
; 4.018 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.983      ;
; 4.018 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.983      ;
; 4.018 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.983      ;
; 4.029 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.994      ;
; 4.029 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.994      ;
; 4.029 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.994      ;
; 4.029 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.994      ;
; 4.029 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.994      ;
; 4.049 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.336     ; 3.999      ;
; 4.059 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 4.015      ;
; 4.059 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 4.015      ;
; 4.059 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 4.015      ;
; 4.101 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.325     ; 4.062      ;
; 4.104 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 4.069      ;
; 4.104 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 4.069      ;
; 4.104 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 4.069      ;
; 4.104 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 4.069      ;
; 4.104 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 4.069      ;
; 4.106 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 4.062      ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.545 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 2.828      ;
; 2.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.225      ;
; 2.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.225      ;
; 2.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.225      ;
; 2.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.225      ;
; 2.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.225      ;
; 2.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.225      ;
; 2.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.225      ;
; 2.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.225      ;
; 2.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.225      ;
; 2.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.225      ;
; 2.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.225      ;
; 2.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.225      ;
; 2.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.225      ;
; 3.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.313      ;
; 3.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.313      ;
; 3.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.313      ;
; 3.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.313      ;
; 3.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.313      ;
; 3.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.313      ;
; 3.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.313      ;
; 3.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.313      ;
; 3.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.313      ;
; 3.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.313      ;
; 3.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.313      ;
; 3.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.313      ;
; 3.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.313      ;
; 3.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.313      ;
; 3.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.313      ;
; 3.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.313      ;
; 3.040 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 3.323      ;
; 3.100 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.378      ;
; 3.100 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.378      ;
; 3.100 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.378      ;
; 3.239 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.526      ;
; 3.239 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.526      ;
; 3.239 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.526      ;
; 3.239 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.526      ;
; 3.239 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.526      ;
; 3.239 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.526      ;
; 3.239 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.526      ;
; 3.239 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.526      ;
; 3.239 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.526      ;
; 3.239 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.526      ;
; 3.239 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.526      ;
; 3.239 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.526      ;
; 3.239 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.526      ;
; 3.287 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 3.560      ;
; 3.306 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.580      ;
; 3.306 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.580      ;
; 3.306 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.580      ;
; 3.306 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.580      ;
; 3.306 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.580      ;
; 3.306 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.580      ;
; 3.306 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.580      ;
; 3.306 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.580      ;
; 3.306 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.580      ;
; 3.306 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.580      ;
; 3.306 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.580      ;
; 3.306 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.580      ;
; 3.558 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.845      ;
; 3.558 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.845      ;
; 3.558 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.845      ;
; 3.558 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.845      ;
; 3.558 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.845      ;
; 3.558 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.845      ;
; 3.558 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.845      ;
; 3.558 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.845      ;
; 3.558 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.845      ;
; 3.558 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.845      ;
; 3.558 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.845      ;
; 3.558 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.845      ;
; 3.558 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.845      ;
; 3.558 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.845      ;
; 3.558 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.845      ;
; 3.558 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.845      ;
; 3.572 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 3.855      ;
; 4.187 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.473      ;
; 4.187 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.473      ;
; 4.187 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.473      ;
; 4.187 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.473      ;
; 4.187 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.473      ;
; 4.187 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.473      ;
; 4.187 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.473      ;
; 4.187 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.473      ;
; 4.187 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.473      ;
; 4.187 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.473      ;
; 4.187 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.473      ;
; 4.187 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.473      ;
; 4.187 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.473      ;
; 4.187 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.473      ;
; 4.187 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.473      ;
; 4.187 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.473      ;
; 4.201 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 4.483      ;
; 4.234 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.520      ;
; 4.234 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.520      ;
; 4.234 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.520      ;
; 4.234 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.520      ;
; 4.234 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.520      ;
; 4.234 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 4.520      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                      ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 5.187 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.473      ;
; 5.187 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.473      ;
; 5.187 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.473      ;
; 5.187 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.473      ;
; 5.187 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.473      ;
; 5.187 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.473      ;
; 5.187 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.473      ;
; 5.187 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.473      ;
; 5.187 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.473      ;
; 5.407 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.001     ; 1.692      ;
; 5.407 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.001     ; 1.692      ;
; 5.407 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.001     ; 1.692      ;
; 5.407 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.001     ; 1.692      ;
; 5.407 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.001     ; 1.692      ;
; 5.407 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.001     ; 1.692      ;
; 5.698 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.006      ; 1.990      ;
; 5.698 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.006      ; 1.990      ;
; 5.698 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.006      ; 1.990      ;
; 5.698 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.006      ; 1.990      ;
; 5.698 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.006      ; 1.990      ;
; 5.698 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.006      ; 1.990      ;
; 5.698 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.006      ; 1.990      ;
; 5.698 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.006      ; 1.990      ;
; 5.698 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.006      ; 1.990      ;
; 5.698 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.006      ; 1.990      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.784     ; 3.267      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.763     ; 3.288      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.755     ; 3.296      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.755     ; 3.296      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.755     ; 3.296      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.755     ; 3.296      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.755     ; 3.296      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.755     ; 3.296      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.295      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.295      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.757     ; 3.294      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.295      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.295      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.295      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.295      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.295      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.778     ; 3.273      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.778     ; 3.273      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.778     ; 3.273      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.778     ; 3.273      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.757     ; 3.294      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.757     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.759     ; 3.293      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.759     ; 3.293      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.759     ; 3.293      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.759     ; 3.293      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.759     ; 3.293      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.759     ; 3.293      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.755     ; 3.297      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.294      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.772     ; 3.280      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.772     ; 3.280      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.771     ; 3.281      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.772     ; 3.280      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.772     ; 3.280      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.772     ; 3.280      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.772     ; 3.280      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.772     ; 3.280      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.772     ; 3.280      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.772     ; 3.280      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.772     ; 3.280      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.772     ; 3.280      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.772     ; 3.280      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.771     ; 3.281      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.772     ; 3.280      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.763     ; 3.289      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.772     ; 3.280      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.768     ; 3.284      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.768     ; 3.284      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.768     ; 3.284      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.768     ; 3.284      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.768     ; 3.284      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.768     ; 3.284      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.768     ; 3.284      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.768     ; 3.284      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.768     ; 3.284      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.768     ; 3.284      ;
; 5.766 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.768     ; 3.284      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'GPIO_1[0]'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.333 ; 1.000        ; 3.333          ; Port Rate        ; GPIO_1[0] ; Rise       ; GPIO_1[0]                                                                                                                                                  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[13]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[13]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[14]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[14]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[15]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[15]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[16]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[16]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[17]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[17]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[18]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[18]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[19]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[19]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[1]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[1]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[20]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[20]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[21]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[21]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[22]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[22]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[23]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[23]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[2]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[2]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[3]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[3]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[5]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[5]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a10~porta_address_reg0 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'rClk[0]'                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg8 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]                            ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                          ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                          ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MIPS:u10|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; 5.944  ; 5.944  ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; 5.944  ; 5.944  ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 3.903  ; 3.903  ; Rise       ; CLOCK_50                        ;
;  SW[0]       ; CLOCK_50                        ; 3.903  ; 3.903  ; Rise       ; CLOCK_50                        ;
;  SW[1]       ; CLOCK_50                        ; 1.371  ; 1.371  ; Rise       ; CLOCK_50                        ;
;  SW[2]       ; CLOCK_50                        ; 1.260  ; 1.260  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; -1.585 ; -1.585 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; -1.801 ; -1.801 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; -1.934 ; -1.934 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; -1.706 ; -1.706 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; -1.808 ; -1.808 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; -1.924 ; -1.924 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; -1.789 ; -1.789 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; -1.585 ; -1.585 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; -1.706 ; -1.706 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; -1.934 ; -1.934 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; -1.696 ; -1.696 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; -1.934 ; -1.934 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; -1.808 ; -1.808 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; -2.046 ; -2.046 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; -1.961 ; -1.961 ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; 3.340  ; 3.340  ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; 3.340  ; 3.340  ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; 2.922  ; 2.922  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 6.737  ; 6.737  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 6.737  ; 6.737  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.028  ; 4.028  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.028  ; 4.028  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 7.252  ; 7.252  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 7.135  ; 7.135  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 7.252  ; 7.252  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10] ; CLOCK_50                        ; 7.122  ; 7.122  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 7.121  ; 7.121  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; -4.017 ; -4.017 ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; -4.017 ; -4.017 ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 0.023  ; 0.023  ; Rise       ; CLOCK_50                        ;
;  SW[0]       ; CLOCK_50                        ; 0.023  ; 0.023  ; Rise       ; CLOCK_50                        ;
;  SW[1]       ; CLOCK_50                        ; -0.974 ; -0.974 ; Rise       ; CLOCK_50                        ;
;  SW[2]       ; CLOCK_50                        ; -0.923 ; -0.923 ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; 2.232  ; 2.232  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; 2.005  ; 2.005  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; 2.138  ; 2.138  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; 1.910  ; 1.910  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; 2.012  ; 2.012  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; 2.128  ; 2.128  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; 1.993  ; 1.993  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; 1.789  ; 1.789  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; 1.910  ; 1.910  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; 2.138  ; 2.138  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; 1.900  ; 1.900  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; 2.138  ; 2.138  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; 2.012  ; 2.012  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; 2.232  ; 2.232  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; 2.147  ; 2.147  ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; -2.674 ; -2.674 ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; -3.092 ; -3.092 ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; -2.674 ; -2.674 ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -5.995 ; -5.995 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -5.995 ; -5.995 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -1.094 ; -1.094 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -1.094 ; -1.094 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -6.873 ; -6.873 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -6.887 ; -6.887 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -7.004 ; -7.004 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10] ; CLOCK_50                        ; -6.874 ; -6.874 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -6.873 ; -6.873 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 9.982  ; 9.982  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 9.982  ; 9.982  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; CLOCK_50                        ; 40.544 ; 40.544 ; Rise       ; CLOCK_50                        ;
;  HEX0[0]       ; CLOCK_50                        ; 40.516 ; 40.516 ; Rise       ; CLOCK_50                        ;
;  HEX0[1]       ; CLOCK_50                        ; 40.544 ; 40.544 ; Rise       ; CLOCK_50                        ;
;  HEX0[2]       ; CLOCK_50                        ; 40.392 ; 40.392 ; Rise       ; CLOCK_50                        ;
;  HEX0[3]       ; CLOCK_50                        ; 40.528 ; 40.528 ; Rise       ; CLOCK_50                        ;
;  HEX0[4]       ; CLOCK_50                        ; 40.211 ; 40.211 ; Rise       ; CLOCK_50                        ;
;  HEX0[5]       ; CLOCK_50                        ; 40.210 ; 40.210 ; Rise       ; CLOCK_50                        ;
;  HEX0[6]       ; CLOCK_50                        ; 40.208 ; 40.208 ; Rise       ; CLOCK_50                        ;
; HEX1[*]        ; CLOCK_50                        ; 41.679 ; 41.679 ; Rise       ; CLOCK_50                        ;
;  HEX1[0]       ; CLOCK_50                        ; 41.666 ; 41.666 ; Rise       ; CLOCK_50                        ;
;  HEX1[1]       ; CLOCK_50                        ; 41.329 ; 41.329 ; Rise       ; CLOCK_50                        ;
;  HEX1[2]       ; CLOCK_50                        ; 41.332 ; 41.332 ; Rise       ; CLOCK_50                        ;
;  HEX1[3]       ; CLOCK_50                        ; 41.341 ; 41.341 ; Rise       ; CLOCK_50                        ;
;  HEX1[4]       ; CLOCK_50                        ; 41.301 ; 41.301 ; Rise       ; CLOCK_50                        ;
;  HEX1[5]       ; CLOCK_50                        ; 41.679 ; 41.679 ; Rise       ; CLOCK_50                        ;
;  HEX1[6]       ; CLOCK_50                        ; 41.588 ; 41.588 ; Rise       ; CLOCK_50                        ;
; HEX2[*]        ; CLOCK_50                        ; 40.897 ; 40.897 ; Rise       ; CLOCK_50                        ;
;  HEX2[0]       ; CLOCK_50                        ; 40.740 ; 40.740 ; Rise       ; CLOCK_50                        ;
;  HEX2[1]       ; CLOCK_50                        ; 40.526 ; 40.526 ; Rise       ; CLOCK_50                        ;
;  HEX2[2]       ; CLOCK_50                        ; 40.565 ; 40.565 ; Rise       ; CLOCK_50                        ;
;  HEX2[3]       ; CLOCK_50                        ; 40.560 ; 40.560 ; Rise       ; CLOCK_50                        ;
;  HEX2[4]       ; CLOCK_50                        ; 40.771 ; 40.771 ; Rise       ; CLOCK_50                        ;
;  HEX2[5]       ; CLOCK_50                        ; 40.866 ; 40.866 ; Rise       ; CLOCK_50                        ;
;  HEX2[6]       ; CLOCK_50                        ; 40.897 ; 40.897 ; Rise       ; CLOCK_50                        ;
; HEX3[*]        ; CLOCK_50                        ; 41.842 ; 41.842 ; Rise       ; CLOCK_50                        ;
;  HEX3[0]       ; CLOCK_50                        ; 41.528 ; 41.528 ; Rise       ; CLOCK_50                        ;
;  HEX3[1]       ; CLOCK_50                        ; 41.842 ; 41.842 ; Rise       ; CLOCK_50                        ;
;  HEX3[2]       ; CLOCK_50                        ; 41.839 ; 41.839 ; Rise       ; CLOCK_50                        ;
;  HEX3[3]       ; CLOCK_50                        ; 41.675 ; 41.675 ; Rise       ; CLOCK_50                        ;
;  HEX3[4]       ; CLOCK_50                        ; 41.654 ; 41.654 ; Rise       ; CLOCK_50                        ;
;  HEX3[5]       ; CLOCK_50                        ; 41.313 ; 41.313 ; Rise       ; CLOCK_50                        ;
;  HEX3[6]       ; CLOCK_50                        ; 41.673 ; 41.673 ; Rise       ; CLOCK_50                        ;
; VGA_B[*]       ; CLOCK_50                        ; 10.412 ; 10.412 ; Rise       ; CLOCK_50                        ;
;  VGA_B[0]      ; CLOCK_50                        ; 10.412 ; 10.412 ; Rise       ; CLOCK_50                        ;
;  VGA_B[1]      ; CLOCK_50                        ; 10.154 ; 10.154 ; Rise       ; CLOCK_50                        ;
;  VGA_B[2]      ; CLOCK_50                        ; 10.120 ; 10.120 ; Rise       ; CLOCK_50                        ;
;  VGA_B[3]      ; CLOCK_50                        ; 9.759  ; 9.759  ; Rise       ; CLOCK_50                        ;
; VGA_G[*]       ; CLOCK_50                        ; 10.704 ; 10.704 ; Rise       ; CLOCK_50                        ;
;  VGA_G[0]      ; CLOCK_50                        ; 10.704 ; 10.704 ; Rise       ; CLOCK_50                        ;
;  VGA_G[1]      ; CLOCK_50                        ; 10.450 ; 10.450 ; Rise       ; CLOCK_50                        ;
;  VGA_G[2]      ; CLOCK_50                        ; 10.697 ; 10.697 ; Rise       ; CLOCK_50                        ;
;  VGA_G[3]      ; CLOCK_50                        ; 9.918  ; 9.918  ; Rise       ; CLOCK_50                        ;
; VGA_R[*]       ; CLOCK_50                        ; 11.298 ; 11.298 ; Rise       ; CLOCK_50                        ;
;  VGA_R[0]      ; CLOCK_50                        ; 10.684 ; 10.684 ; Rise       ; CLOCK_50                        ;
;  VGA_R[1]      ; CLOCK_50                        ; 11.298 ; 11.298 ; Rise       ; CLOCK_50                        ;
;  VGA_R[2]      ; CLOCK_50                        ; 10.980 ; 10.980 ; Rise       ; CLOCK_50                        ;
;  VGA_R[3]      ; CLOCK_50                        ; 9.888  ; 9.888  ; Rise       ; CLOCK_50                        ;
; LEDG[*]        ; GPIO_1[0]                       ; 9.775  ; 9.775  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 9.704  ; 9.704  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 8.919  ; 8.919  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 9.412  ; 9.412  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 9.666  ; 9.666  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 9.775  ; 9.775  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 9.751  ; 9.751  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 9.719  ; 9.719  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 8.729  ; 8.729  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 11.023 ; 11.023 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 8.862  ; 8.862  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 11.023 ; 11.023 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 8.272  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 8.272  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 5.680  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 5.680  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 12.826 ; 12.826 ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 12.826 ; 12.826 ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 12.552 ; 12.552 ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 12.528 ; 12.528 ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 12.160 ; 12.160 ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 13.118 ; 13.118 ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 13.118 ; 13.118 ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 12.848 ; 12.848 ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 13.105 ; 13.105 ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 12.319 ; 12.319 ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 8.128  ; 8.128  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 13.696 ; 13.696 ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 13.098 ; 13.098 ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 13.696 ; 13.696 ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 13.388 ; 13.388 ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 12.289 ; 12.289 ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 8.094  ; 8.094  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 5.680  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 5.680  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 5.359  ; 5.359  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 5.359  ; 5.359  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 5.326  ; 5.326  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 5.356  ; 5.356  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 5.349  ; 5.349  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 4.946  ; 4.946  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 4.669  ; 4.669  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 4.584  ; 4.584  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 4.589  ; 4.589  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 4.626  ; 4.626  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 4.598  ; 4.598  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 5.049  ; 5.049  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 4.564  ; 4.564  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 4.686  ; 4.686  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 5.217  ; 5.217  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 4.707  ; 4.707  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 4.677  ; 4.677  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 7.151  ; 7.151  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 6.780  ; 6.780  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 6.367  ; 6.367  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 6.741  ; 6.741  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 7.074  ; 7.074  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 7.065  ; 7.065  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 6.716  ; 6.716  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 7.151  ; 7.151  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 6.774  ; 6.774  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 6.608  ; 6.608  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 6.602  ; 6.602  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 6.493  ; 6.493  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 6.287  ; 6.287  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 6.647  ; 6.647  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 6.781  ; 6.781  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 6.559  ; 6.559  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 6.650  ; 6.650  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 4.938  ; 4.938  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 4.696  ; 4.696  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 5.493  ; 5.493  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 4.331  ; 4.331  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -1.928 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -1.928 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 9.982  ; 9.982  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 9.982  ; 9.982  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; CLOCK_50                        ; 10.460 ; 10.460 ; Rise       ; CLOCK_50                        ;
;  HEX0[0]       ; CLOCK_50                        ; 10.770 ; 10.770 ; Rise       ; CLOCK_50                        ;
;  HEX0[1]       ; CLOCK_50                        ; 10.796 ; 10.796 ; Rise       ; CLOCK_50                        ;
;  HEX0[2]       ; CLOCK_50                        ; 10.678 ; 10.678 ; Rise       ; CLOCK_50                        ;
;  HEX0[3]       ; CLOCK_50                        ; 10.784 ; 10.784 ; Rise       ; CLOCK_50                        ;
;  HEX0[4]       ; CLOCK_50                        ; 10.464 ; 10.464 ; Rise       ; CLOCK_50                        ;
;  HEX0[5]       ; CLOCK_50                        ; 10.463 ; 10.463 ; Rise       ; CLOCK_50                        ;
;  HEX0[6]       ; CLOCK_50                        ; 10.460 ; 10.460 ; Rise       ; CLOCK_50                        ;
; HEX1[*]        ; CLOCK_50                        ; 10.491 ; 10.491 ; Rise       ; CLOCK_50                        ;
;  HEX1[0]       ; CLOCK_50                        ; 10.860 ; 10.860 ; Rise       ; CLOCK_50                        ;
;  HEX1[1]       ; CLOCK_50                        ; 10.491 ; 10.491 ; Rise       ; CLOCK_50                        ;
;  HEX1[2]       ; CLOCK_50                        ; 10.494 ; 10.494 ; Rise       ; CLOCK_50                        ;
;  HEX1[3]       ; CLOCK_50                        ; 10.502 ; 10.502 ; Rise       ; CLOCK_50                        ;
;  HEX1[4]       ; CLOCK_50                        ; 10.506 ; 10.506 ; Rise       ; CLOCK_50                        ;
;  HEX1[5]       ; CLOCK_50                        ; 10.876 ; 10.876 ; Rise       ; CLOCK_50                        ;
;  HEX1[6]       ; CLOCK_50                        ; 10.742 ; 10.742 ; Rise       ; CLOCK_50                        ;
; HEX2[*]        ; CLOCK_50                        ; 10.620 ; 10.620 ; Rise       ; CLOCK_50                        ;
;  HEX2[0]       ; CLOCK_50                        ; 10.837 ; 10.837 ; Rise       ; CLOCK_50                        ;
;  HEX2[1]       ; CLOCK_50                        ; 10.620 ; 10.620 ; Rise       ; CLOCK_50                        ;
;  HEX2[2]       ; CLOCK_50                        ; 10.662 ; 10.662 ; Rise       ; CLOCK_50                        ;
;  HEX2[3]       ; CLOCK_50                        ; 10.658 ; 10.658 ; Rise       ; CLOCK_50                        ;
;  HEX2[4]       ; CLOCK_50                        ; 10.865 ; 10.865 ; Rise       ; CLOCK_50                        ;
;  HEX2[5]       ; CLOCK_50                        ; 10.960 ; 10.960 ; Rise       ; CLOCK_50                        ;
;  HEX2[6]       ; CLOCK_50                        ; 10.991 ; 10.991 ; Rise       ; CLOCK_50                        ;
; HEX3[*]        ; CLOCK_50                        ; 11.024 ; 11.024 ; Rise       ; CLOCK_50                        ;
;  HEX3[0]       ; CLOCK_50                        ; 11.239 ; 11.239 ; Rise       ; CLOCK_50                        ;
;  HEX3[1]       ; CLOCK_50                        ; 11.553 ; 11.553 ; Rise       ; CLOCK_50                        ;
;  HEX3[2]       ; CLOCK_50                        ; 11.550 ; 11.550 ; Rise       ; CLOCK_50                        ;
;  HEX3[3]       ; CLOCK_50                        ; 11.386 ; 11.386 ; Rise       ; CLOCK_50                        ;
;  HEX3[4]       ; CLOCK_50                        ; 11.365 ; 11.365 ; Rise       ; CLOCK_50                        ;
;  HEX3[5]       ; CLOCK_50                        ; 11.024 ; 11.024 ; Rise       ; CLOCK_50                        ;
;  HEX3[6]       ; CLOCK_50                        ; 11.384 ; 11.384 ; Rise       ; CLOCK_50                        ;
; VGA_B[*]       ; CLOCK_50                        ; 9.759  ; 9.759  ; Rise       ; CLOCK_50                        ;
;  VGA_B[0]      ; CLOCK_50                        ; 10.412 ; 10.412 ; Rise       ; CLOCK_50                        ;
;  VGA_B[1]      ; CLOCK_50                        ; 10.154 ; 10.154 ; Rise       ; CLOCK_50                        ;
;  VGA_B[2]      ; CLOCK_50                        ; 10.120 ; 10.120 ; Rise       ; CLOCK_50                        ;
;  VGA_B[3]      ; CLOCK_50                        ; 9.759  ; 9.759  ; Rise       ; CLOCK_50                        ;
; VGA_G[*]       ; CLOCK_50                        ; 9.918  ; 9.918  ; Rise       ; CLOCK_50                        ;
;  VGA_G[0]      ; CLOCK_50                        ; 10.704 ; 10.704 ; Rise       ; CLOCK_50                        ;
;  VGA_G[1]      ; CLOCK_50                        ; 10.450 ; 10.450 ; Rise       ; CLOCK_50                        ;
;  VGA_G[2]      ; CLOCK_50                        ; 10.697 ; 10.697 ; Rise       ; CLOCK_50                        ;
;  VGA_G[3]      ; CLOCK_50                        ; 9.918  ; 9.918  ; Rise       ; CLOCK_50                        ;
; VGA_R[*]       ; CLOCK_50                        ; 9.888  ; 9.888  ; Rise       ; CLOCK_50                        ;
;  VGA_R[0]      ; CLOCK_50                        ; 10.684 ; 10.684 ; Rise       ; CLOCK_50                        ;
;  VGA_R[1]      ; CLOCK_50                        ; 11.298 ; 11.298 ; Rise       ; CLOCK_50                        ;
;  VGA_R[2]      ; CLOCK_50                        ; 10.980 ; 10.980 ; Rise       ; CLOCK_50                        ;
;  VGA_R[3]      ; CLOCK_50                        ; 9.888  ; 9.888  ; Rise       ; CLOCK_50                        ;
; LEDG[*]        ; GPIO_1[0]                       ; 8.729  ; 8.729  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 9.704  ; 9.704  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 8.919  ; 8.919  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 9.412  ; 9.412  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 9.666  ; 9.666  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 9.775  ; 9.775  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 9.751  ; 9.751  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 9.719  ; 9.719  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 8.729  ; 8.729  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 8.853  ; 8.272  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 8.862  ; 8.862  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 8.853  ; 8.272  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 8.272  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 8.272  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 5.680  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 5.680  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 10.430 ; 10.430 ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 11.095 ; 11.095 ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 10.822 ; 10.822 ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 10.798 ; 10.798 ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 10.430 ; 10.430 ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 10.589 ; 10.589 ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 11.387 ; 11.387 ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 11.118 ; 11.118 ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 11.375 ; 11.375 ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 10.589 ; 10.589 ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 8.128  ; 8.128  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 10.559 ; 10.559 ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 11.367 ; 11.367 ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 11.966 ; 11.966 ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 11.658 ; 11.658 ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 10.559 ; 10.559 ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 8.094  ; 8.094  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 5.680  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 5.680  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 4.564  ; 4.564  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 5.359  ; 5.359  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 5.326  ; 5.326  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 5.356  ; 5.356  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 5.349  ; 5.349  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 4.946  ; 4.946  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 4.669  ; 4.669  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 4.584  ; 4.584  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 4.589  ; 4.589  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 4.626  ; 4.626  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 4.598  ; 4.598  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 5.049  ; 5.049  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 4.564  ; 4.564  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 4.686  ; 4.686  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 5.217  ; 5.217  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 4.707  ; 4.707  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 4.677  ; 4.677  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 5.505  ; 5.505  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 6.030  ; 6.030  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 6.011  ; 6.011  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 6.506  ; 6.506  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 6.452  ; 6.452  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 6.489  ; 6.489  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 6.378  ; 6.378  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 6.313  ; 6.313  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 6.384  ; 6.384  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 5.912  ; 5.912  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 5.984  ; 5.984  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 5.505  ; 5.505  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 5.760  ; 5.760  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 5.869  ; 5.869  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 6.070  ; 6.070  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 6.365  ; 6.365  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 6.374  ; 6.374  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 4.938  ; 4.938  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 4.696  ; 4.696  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 5.493  ; 5.493  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 4.331  ; 4.331  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -1.928 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -1.928 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.635 ;    ;    ; 4.635 ;
; SW[1]      ; LEDR[1]     ; 4.978 ;    ;    ; 4.978 ;
; SW[2]      ; LEDR[2]     ; 5.387 ;    ;    ; 5.387 ;
; SW[3]      ; LEDR[3]     ; 5.679 ;    ;    ; 5.679 ;
; SW[4]      ; LEDR[4]     ; 5.305 ;    ;    ; 5.305 ;
; SW[5]      ; LEDR[5]     ; 6.331 ;    ;    ; 6.331 ;
; SW[6]      ; LEDR[6]     ; 5.136 ;    ;    ; 5.136 ;
; SW[7]      ; LEDR[7]     ; 6.741 ;    ;    ; 6.741 ;
; SW[8]      ; LEDR[8]     ; 6.548 ;    ;    ; 6.548 ;
; SW[9]      ; LEDR[9]     ; 6.362 ;    ;    ; 6.362 ;
; UART_RXD   ; UART_TXD    ; 9.565 ;    ;    ; 9.565 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.635 ;    ;    ; 4.635 ;
; SW[1]      ; LEDR[1]     ; 4.978 ;    ;    ; 4.978 ;
; SW[2]      ; LEDR[2]     ; 5.387 ;    ;    ; 5.387 ;
; SW[3]      ; LEDR[3]     ; 5.679 ;    ;    ; 5.679 ;
; SW[4]      ; LEDR[4]     ; 5.305 ;    ;    ; 5.305 ;
; SW[5]      ; LEDR[5]     ; 6.331 ;    ;    ; 6.331 ;
; SW[6]      ; LEDR[6]     ; 5.136 ;    ;    ; 5.136 ;
; SW[7]      ; LEDR[7]     ; 6.741 ;    ;    ; 6.741 ;
; SW[8]      ; LEDR[8]     ; 6.548 ;    ;    ; 6.548 ;
; SW[9]      ; LEDR[9]     ; 6.362 ;    ;    ; 6.362 ;
; UART_RXD   ; UART_TXD    ; 9.565 ;    ;    ; 9.565 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------+
; Output Enable Times                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                ;
+--------------+------------+-------+------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.986 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.346 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.346 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.363 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.363 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.380 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.350 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.390 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.390 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.356 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.356 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.350 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.350 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.986 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.986 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.986 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.986 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                            ;
+--------------+------------+-------+------+------------+--------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                ;
+--------------+------------+-------+------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.986 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.346 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.346 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.363 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.363 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.380 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.350 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.390 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.390 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.356 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.356 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.350 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.350 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.986 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.986 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.986 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.986 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.986     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.346     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.346     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.363     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.363     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.380     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.350     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.390     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.390     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.356     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.356     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.350     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.350     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.986     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.986     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.986     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.986     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.986     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.346     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.346     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.363     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.363     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.380     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.350     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.390     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.390     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.356     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.356     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.350     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.350     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.986     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.986     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.986     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.986     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+---------------------------------+---------+---------------+
; Clock                           ; Slack   ; End Point TNS ;
+---------------------------------+---------+---------------+
; GPIO_1[0]                       ; -29.097 ; -6242.970     ;
; rClk[0]                         ; -2.356  ; -105.856      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -1.426  ; -73.239       ;
; u6|altpll_component|pll|clk[0]  ; -0.403  ; -5.919        ;
; CLOCK_50                        ; -0.109  ; -0.430        ;
+---------------------------------+---------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; -1.725 ; -3.438        ;
; GPIO_1[0]                       ; -0.038 ; -0.041        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.215  ; 0.000         ;
; rClk[0]                         ; 0.215  ; 0.000         ;
; u6|altpll_component|pll|clk[0]  ; 0.215  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Recovery Summary                              ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; rClk[0]                         ; -1.941 ; -130.034      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -1.381 ; -30.583       ;
; GPIO_1[0]                       ; -1.247 ; -117.040      ;
; u6|altpll_component|pll|clk[0]  ; -0.214 ; -6.825        ;
; CLOCK_50                        ; 17.761 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast Model Removal Summary                              ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; GPIO_1[0]                       ; 0.700 ; 0.000         ;
; rClk[0]                         ; 0.875 ; 0.000         ;
; CLOCK_50                        ; 1.172 ; 0.000         ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.214 ; 0.000         ;
; u6|altpll_component|pll|clk[0]  ; 3.809 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; GPIO_1[0]                       ; -1.880 ; -4617.881     ;
; rClk[0]                         ; -1.880 ; -237.760      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.500 ; -72.000       ;
; u6|altpll_component|pll|clk[0]  ; 1.873  ; 0.000         ;
; CLOCK_50                        ; 7.500  ; 0.000         ;
+---------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'GPIO_1[0]'                                                                                                                                                                                                                                                        ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                  ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -29.097 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[10] ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.129      ; 30.258     ;
; -29.067 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[2]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.153      ; 30.252     ;
; -29.057 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[0]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.153      ; 30.242     ;
; -29.056 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[5]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.093      ; 30.181     ;
; -29.036 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[11] ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.129      ; 30.197     ;
; -28.997 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[9]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.129      ; 30.158     ;
; -28.982 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[4]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.093      ; 30.107     ;
; -28.975 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[3]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.153      ; 30.160     ;
; -28.940 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[1]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.153      ; 30.125     ;
; -28.854 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[6]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.093      ; 29.979     ;
; -28.730 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[8]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.093      ; 29.855     ;
; -28.710 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[7]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.129      ; 29.871     ;
; -28.069 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[2]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.184      ; 29.285     ;
; -28.057 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[0]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.184      ; 29.273     ;
; -28.055 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[10] ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.179      ; 29.266     ;
; -28.029 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[1]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.184      ; 29.245     ;
; -28.025 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[2]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.203      ; 29.260     ;
; -28.015 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[0]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.203      ; 29.250     ;
; -28.014 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[5]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 29.189     ;
; -27.994 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[11] ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.179      ; 29.205     ;
; -27.955 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[9]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.179      ; 29.166     ;
; -27.944 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[3]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.184      ; 29.160     ;
; -27.940 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[4]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 29.115     ;
; -27.933 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[3]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.203      ; 29.168     ;
; -27.910 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[0]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.275      ; 29.217     ;
; -27.905 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[3]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.275      ; 29.212     ;
; -27.898 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[1]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.203      ; 29.133     ;
; -27.881 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[2]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.275      ; 29.188     ;
; -27.859 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.676      ; 29.067     ;
; -27.855 ; CCD_Capture:u3|Y_Cont[12]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.701      ; 29.088     ;
; -27.839 ; CCD_Capture:u3|Y_Cont[11]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.701      ; 29.072     ;
; -27.837 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.618      ; 28.987     ;
; -27.821 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[1]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.275      ; 29.128     ;
; -27.812 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[6]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 28.987     ;
; -27.787 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.618      ; 28.937     ;
; -27.781 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.701      ; 29.014     ;
; -27.781 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[4]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.166      ; 28.979     ;
; -27.778 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[5]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.166      ; 28.976     ;
; -27.777 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[6]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.166      ; 28.975     ;
; -27.771 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.618      ; 28.921     ;
; -27.771 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.701      ; 29.004     ;
; -27.755 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.608      ; 28.895     ;
; -27.720 ; CCD_Capture:u3|Y_Cont[14]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.701      ; 28.953     ;
; -27.699 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.618      ; 28.849     ;
; -27.697 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.608      ; 28.837     ;
; -27.692 ; CCD_Capture:u3|Y_Cont[13]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.701      ; 28.925     ;
; -27.688 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[8]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 28.863     ;
; -27.668 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[7]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.179      ; 28.879     ;
; -27.637 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.701      ; 28.870     ;
; -27.634 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.608      ; 28.774     ;
; -27.623 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.701      ; 28.856     ;
; -27.622 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[8]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.166      ; 28.820     ;
; -27.593 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.608      ; 28.733     ;
; -27.593 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[3]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.296      ; 28.921     ;
; -27.592 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[10] ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.167      ; 28.791     ;
; -27.586 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[11] ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.167      ; 28.785     ;
; -27.580 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.608      ; 28.720     ;
; -27.565 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[5]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.275      ; 28.872     ;
; -27.565 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[0]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.276      ; 28.873     ;
; -27.540 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[2]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.296      ; 28.868     ;
; -27.529 ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.676      ; 28.737     ;
; -27.521 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[4]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.275      ; 28.828     ;
; -27.508 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[1]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.296      ; 28.836     ;
; -27.505 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.608      ; 28.645     ;
; -27.502 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.701      ; 28.735     ;
; -27.501 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[9]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.167      ; 28.700     ;
; -27.489 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[7]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.167      ; 28.688     ;
; -27.488 ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[1]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.234      ; 28.754     ;
; -27.479 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.618      ; 28.629     ;
; -27.476 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.608      ; 28.616     ;
; -27.473 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.701      ; 28.706     ;
; -27.460 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.608      ; 28.600     ;
; -27.458 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[6]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.275      ; 28.765     ;
; -27.454 ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[3]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.234      ; 28.720     ;
; -27.436 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.608      ; 28.576     ;
; -27.427 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.608      ; 28.567     ;
; -27.426 ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.486      ; 28.444     ;
; -27.415 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[5]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.281      ; 28.728     ;
; -27.406 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[4]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.296      ; 28.734     ;
; -27.404 ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[0]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.234      ; 28.670     ;
; -27.352 ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[2]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.234      ; 28.618     ;
; -27.347 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[7]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.275      ; 28.654     ;
; -27.339 ; top_mux:u9|entropy_filter:u2|window_buffer:u8|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[0]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.243      ; 28.614     ;
; -27.334 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[10]      ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.275      ; 28.641     ;
; -27.326 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[11]      ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.275      ; 28.633     ;
; -27.323 ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.676      ; 28.531     ;
; -27.303 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.676      ; 28.511     ;
; -27.281 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[6]  ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.281      ; 28.594     ;
; -27.269 ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[4]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.234      ; 28.535     ;
; -27.246 ; top_mux:u9|entropy_filter:u2|window_buffer:u8|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[3]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.243      ; 28.521     ;
; -27.246 ; top_mux:u9|entropy_filter:u2|window_buffer:u8|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[2]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.243      ; 28.521     ;
; -27.244 ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[6]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.234      ; 28.510     ;
; -27.192 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[8]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.275      ; 28.499     ;
; -27.190 ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[5]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.234      ; 28.456     ;
; -27.176 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[9]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.275      ; 28.483     ;
; -27.153 ; top_mux:u9|entropy_filter:u2|window_buffer:u8|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2|q_b[1]       ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.243      ; 28.428     ;
; -27.027 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[2]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.234      ; 28.293     ;
; -27.026 ; top_mux:u9|entropy_filter:u2|SigfilterValues[3][0]                                                                                                         ; top_mux:u9|entropy_filter:u2|oFilter[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.710      ; 28.768     ;
; -27.015 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[0]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.234      ; 28.281     ;
; -26.987 ; top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2|q_b[1]  ; top_mux:u9|entropy_filter:u2|oFilter[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.234      ; 28.253     ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'rClk[0]'                                                                                                                                              ;
+--------+-----------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.356 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[12][4]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.102     ; 3.286      ;
; -2.344 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[8][4]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.437     ; 2.939      ;
; -2.343 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[12][7]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.102     ; 3.273      ;
; -2.333 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[8][5]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.437     ; 2.928      ;
; -2.303 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[10][2]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.324     ; 3.011      ;
; -2.295 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][3]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.259     ; 3.068      ;
; -2.292 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[7][1]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.131     ; 3.193      ;
; -2.291 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[10][0]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.324     ; 2.999      ;
; -2.289 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][2]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.259     ; 3.062      ;
; -2.284 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[7][2]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.131     ; 3.185      ;
; -2.278 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[8][2]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.259     ; 3.051      ;
; -2.275 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[12][5]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.102     ; 3.205      ;
; -2.271 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][5]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; 0.004      ; 3.307      ;
; -2.263 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[8][6]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.437     ; 2.858      ;
; -2.259 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][7]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; 0.004      ; 3.295      ;
; -2.251 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[10][4]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.430     ; 2.853      ;
; -2.228 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[12][6]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.102     ; 3.158      ;
; -2.228 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[11][7]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.299     ; 2.961      ;
; -2.225 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[12][2]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.257     ; 3.000      ;
; -2.222 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[10][3]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.324     ; 2.930      ;
; -2.219 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][0]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.259     ; 2.992      ;
; -2.218 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[11][6]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.299     ; 2.951      ;
; -2.216 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][3]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.109     ; 3.139      ;
; -2.213 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[8][7]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.437     ; 2.808      ;
; -2.213 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[7][0]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.131     ; 3.114      ;
; -2.210 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[12][3]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.257     ; 2.985      ;
; -2.204 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[9][2]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.135     ; 3.101      ;
; -2.204 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][2]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.109     ; 3.127      ;
; -2.203 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][6]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.406     ; 2.829      ;
; -2.198 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][4]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.257     ; 2.973      ;
; -2.195 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][6]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.094     ; 3.133      ;
; -2.194 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[9][3]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.135     ; 3.091      ;
; -2.194 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][5]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.406     ; 2.820      ;
; -2.191 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[4][3]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.155     ; 3.068      ;
; -2.190 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[7][5]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.122     ; 3.100      ;
; -2.190 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][4]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; 0.004      ; 3.226      ;
; -2.189 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][7]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.094     ; 3.127      ;
; -2.186 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[4][2]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.155     ; 3.063      ;
; -2.181 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[7][4]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.122     ; 3.091      ;
; -2.180 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][7]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.257     ; 2.955      ;
; -2.173 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][2]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.270     ; 2.935      ;
; -2.171 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][1]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.259     ; 2.944      ;
; -2.171 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[7][3]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.131     ; 3.072      ;
; -2.170 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[10][1]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.324     ; 2.878      ;
; -2.165 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[8][1]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.404     ; 2.793      ;
; -2.162 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[11][3]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.280     ; 2.914      ;
; -2.158 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[9][6]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.122     ; 3.068      ;
; -2.157 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][1]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.270     ; 2.919      ;
; -2.153 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[2][1]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.270     ; 2.915      ;
; -2.152 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[9][4]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.122     ; 3.062      ;
; -2.151 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][6]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.122     ; 3.061      ;
; -2.150 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[11][4]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.299     ; 2.883      ;
; -2.147 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[12][0]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.257     ; 2.922      ;
; -2.142 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][6]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; 0.004      ; 3.178      ;
; -2.142 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[10][5]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.430     ; 2.744      ;
; -2.142 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][7]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.122     ; 3.052      ;
; -2.141 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][0]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.109     ; 3.064      ;
; -2.139 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][2]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.094     ; 3.077      ;
; -2.138 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[2][2]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.270     ; 2.900      ;
; -2.126 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][3]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.094     ; 3.064      ;
; -2.123 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][7]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.406     ; 2.749      ;
; -2.121 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[9][0]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.135     ; 3.018      ;
; -2.117 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[4][0]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.155     ; 2.994      ;
; -2.115 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[7][6]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.122     ; 3.025      ;
; -2.113 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][6]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.257     ; 2.888      ;
; -2.113 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][4]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.094     ; 3.051      ;
; -2.105 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][7]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.162     ; 2.975      ;
; -2.102 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][2]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.236     ; 2.898      ;
; -2.102 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][5]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.162     ; 2.972      ;
; -2.100 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[11][5]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.299     ; 2.833      ;
; -2.099 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[12][1]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.257     ; 2.874      ;
; -2.094 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[6][5]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.124     ; 3.002      ;
; -2.094 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][3]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.236     ; 2.890      ;
; -2.093 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][3]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.270     ; 2.855      ;
; -2.089 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][1]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.109     ; 3.012      ;
; -2.087 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[6][6]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.124     ; 2.995      ;
; -2.085 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][17]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.494     ; 2.623      ;
; -2.084 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[12][13] ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.478     ; 2.638      ;
; -2.084 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][16]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.494     ; 2.622      ;
; -2.079 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[9][7]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.122     ; 2.989      ;
; -2.077 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][4]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.406     ; 2.703      ;
; -2.074 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[9][1]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.135     ; 2.971      ;
; -2.071 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[2][3]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.270     ; 2.833      ;
; -2.070 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[2][7]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.170     ; 2.932      ;
; -2.070 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][4]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.122     ; 2.980      ;
; -2.068 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[5][5]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.257     ; 2.843      ;
; -2.066 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][5]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.094     ; 3.004      ;
; -2.066 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[4][1]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.155     ; 2.943      ;
; -2.062 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[4][5]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.136     ; 2.958      ;
; -2.061 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[7][7]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.122     ; 2.971      ;
; -2.061 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][0]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.094     ; 2.999      ;
; -2.060 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[10][7]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.270     ; 2.822      ;
; -2.060 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[11][0]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.280     ; 2.812      ;
; -2.058 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[2][6]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.170     ; 2.920      ;
; -2.052 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[8][3]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.404     ; 2.680      ;
; -2.052 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[4][4]   ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.124     ; 2.960      ;
; -2.045 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[11][2]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.299     ; 2.778      ;
; -2.044 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][0]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.270     ; 2.806      ;
; -2.032 ; top_mux:u9|GS_histogram:u1|row[7]                   ; top_mux:u9|GS_histogram:u1|B_out[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.012      ; 3.076      ;
; -2.031 ; top_mux:u9|GS_histogram:u1|greyHueHistogram[3][17]  ; top_mux:u9|GS_histogram:u1|B_out[6] ; GPIO_1[0]    ; rClk[0]     ; 1.000        ; -0.494     ; 2.569      ;
+--------+-----------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                             ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.426 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.224      ;
; -1.426 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.224      ;
; -1.426 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.224      ;
; -1.426 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.224      ;
; -1.402 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.211      ;
; -1.402 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.211      ;
; -1.402 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.211      ;
; -1.402 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.211      ;
; -1.393 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.240     ; 2.185      ;
; -1.393 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.240     ; 2.185      ;
; -1.393 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.240     ; 2.185      ;
; -1.393 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.240     ; 2.185      ;
; -1.393 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.240     ; 2.185      ;
; -1.393 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.240     ; 2.185      ;
; -1.393 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.240     ; 2.185      ;
; -1.393 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.240     ; 2.185      ;
; -1.393 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.240     ; 2.185      ;
; -1.393 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.240     ; 2.185      ;
; -1.393 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.240     ; 2.185      ;
; -1.391 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.241     ; 2.182      ;
; -1.391 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.241     ; 2.182      ;
; -1.391 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.241     ; 2.182      ;
; -1.385 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.194      ;
; -1.385 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.194      ;
; -1.385 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.194      ;
; -1.385 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.194      ;
; -1.382 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.191      ;
; -1.382 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.191      ;
; -1.382 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.191      ;
; -1.382 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.191      ;
; -1.372 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[3]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.175      ;
; -1.369 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.172      ;
; -1.369 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.172      ;
; -1.369 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.172      ;
; -1.369 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.172      ;
; -1.369 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.172      ;
; -1.369 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.172      ;
; -1.369 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.172      ;
; -1.369 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.172      ;
; -1.369 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.172      ;
; -1.369 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.172      ;
; -1.369 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.172      ;
; -1.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.169      ;
; -1.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.169      ;
; -1.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.169      ;
; -1.367 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.176      ;
; -1.367 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.176      ;
; -1.367 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.176      ;
; -1.367 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.176      ;
; -1.365 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.169      ;
; -1.365 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[9]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.169      ;
; -1.365 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[7]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.169      ;
; -1.352 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.155      ;
; -1.352 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.155      ;
; -1.352 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.155      ;
; -1.352 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.155      ;
; -1.352 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.155      ;
; -1.352 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.155      ;
; -1.352 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.155      ;
; -1.352 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.155      ;
; -1.352 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.155      ;
; -1.352 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.155      ;
; -1.352 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.155      ;
; -1.350 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.159      ;
; -1.350 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.159      ;
; -1.350 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.159      ;
; -1.350 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.159      ;
; -1.350 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.152      ;
; -1.350 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.152      ;
; -1.350 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.152      ;
; -1.349 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.152      ;
; -1.349 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[2]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.152      ;
; -1.349 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[10]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.152      ;
; -1.349 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.152      ;
; -1.349 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.152      ;
; -1.349 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.152      ;
; -1.349 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.152      ;
; -1.349 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.152      ;
; -1.349 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.152      ;
; -1.349 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.152      ;
; -1.349 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.152      ;
; -1.349 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.152      ;
; -1.349 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.152      ;
; -1.349 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.152      ;
; -1.349 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.152      ;
; -1.349 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.152      ;
; -1.348 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[3]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.162      ;
; -1.347 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.149      ;
; -1.347 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.149      ;
; -1.347 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.149      ;
; -1.342 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.151      ;
; -1.342 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.151      ;
; -1.342 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.151      ;
; -1.342 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.151      ;
; -1.341 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.217     ; 2.156      ;
; -1.341 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[9]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.217     ; 2.156      ;
; -1.341 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_DATA[7]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.217     ; 2.156      ;
; -1.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[1]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.226     ; 2.146      ;
; -1.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[0]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.226     ; 2.146      ;
; -1.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[21]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.226     ; 2.146      ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.403 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.085     ; 2.350      ;
; -0.403 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.085     ; 2.350      ;
; -0.403 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.085     ; 2.350      ;
; -0.272 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.079     ; 2.225      ;
; -0.272 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.079     ; 2.225      ;
; -0.272 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.079     ; 2.225      ;
; -0.272 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.079     ; 2.225      ;
; -0.272 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.079     ; 2.225      ;
; -0.265 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.074     ; 2.223      ;
; -0.265 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.074     ; 2.223      ;
; -0.265 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.074     ; 2.223      ;
; -0.251 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 2.221      ;
; -0.251 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 2.221      ;
; -0.251 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 2.221      ;
; -0.251 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 2.221      ;
; -0.174 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.076     ; 2.130      ;
; -0.174 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.076     ; 2.130      ;
; -0.174 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mWR           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.076     ; 2.130      ;
; -0.173 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mRD           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.076     ; 2.129      ;
; -0.173 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.076     ; 2.129      ;
; -0.173 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.076     ; 2.129      ;
; -0.034 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.072     ; 1.994      ;
; -0.034 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.072     ; 1.994      ;
; -0.034 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.072     ; 1.994      ;
; -0.034 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.072     ; 1.994      ;
; -0.034 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.072     ; 1.994      ;
; -0.034 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.072     ; 1.994      ;
; -0.034 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.072     ; 1.994      ;
; -0.034 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.072     ; 1.994      ;
; -0.034 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.072     ; 1.994      ;
; -0.034 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.072     ; 1.994      ;
; -0.034 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.072     ; 1.994      ;
; -0.034 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.072     ; 1.994      ;
; -0.034 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.072     ; 1.994      ;
; -0.034 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.072     ; 1.994      ;
; -0.034 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.072     ; 1.994      ;
; 0.045  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.924      ;
; 0.045  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.924      ;
; 0.045  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.924      ;
; 0.045  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.924      ;
; 0.045  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.924      ;
; 0.045  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.924      ;
; 0.045  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.924      ;
; 0.045  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.924      ;
; 0.045  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.924      ;
; 0.045  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.924      ;
; 0.045  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.924      ;
; 0.045  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.924      ;
; 0.045  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.924      ;
; 0.045  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.924      ;
; 0.045  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.924      ;
; 0.105  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.066     ; 1.861      ;
; 0.105  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.066     ; 1.861      ;
; 0.105  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.066     ; 1.861      ;
; 0.105  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.066     ; 1.861      ;
; 0.105  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.066     ; 1.861      ;
; 0.105  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.066     ; 1.861      ;
; 0.105  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.066     ; 1.861      ;
; 0.105  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.066     ; 1.861      ;
; 0.105  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.066     ; 1.861      ;
; 0.105  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.066     ; 1.861      ;
; 0.105  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.066     ; 1.861      ;
; 0.105  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.066     ; 1.861      ;
; 0.105  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.066     ; 1.861      ;
; 0.105  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.066     ; 1.861      ;
; 0.105  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.066     ; 1.861      ;
; 0.222  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.078     ; 1.732      ;
; 0.222  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.078     ; 1.732      ;
; 0.222  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.078     ; 1.732      ;
; 0.222  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.078     ; 1.732      ;
; 0.222  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.078     ; 1.732      ;
; 0.222  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.078     ; 1.732      ;
; 0.222  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.078     ; 1.732      ;
; 0.222  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.078     ; 1.732      ;
; 0.222  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.078     ; 1.732      ;
; 0.222  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.078     ; 1.732      ;
; 0.222  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.078     ; 1.732      ;
; 0.222  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.078     ; 1.732      ;
; 0.222  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.078     ; 1.732      ;
; 0.222  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.078     ; 1.732      ;
; 0.222  ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.078     ; 1.732      ;
; 5.150  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.021     ; 2.861      ;
; 5.150  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.021     ; 2.861      ;
; 5.150  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.021     ; 2.861      ;
; 5.152  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.025     ; 2.855      ;
; 5.152  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.025     ; 2.855      ;
; 5.152  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.025     ; 2.855      ;
; 5.164  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.025     ; 2.843      ;
; 5.164  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.025     ; 2.843      ;
; 5.164  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.025     ; 2.843      ;
; 5.227  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.025     ; 2.780      ;
; 5.227  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.025     ; 2.780      ;
; 5.227  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.025     ; 2.780      ;
; 5.242  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.025     ; 2.765      ;
; 5.242  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.025     ; 2.765      ;
; 5.242  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.025     ; 2.765      ;
; 5.244  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.021     ; 2.767      ;
; 5.244  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.021     ; 2.767      ;
; 5.244  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.021     ; 2.767      ;
; 5.251  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.025     ; 2.756      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.109 ; top_mux:u9|GS_histogram:u1|B_out[6]                                                                                                                           ; top_mux:u9|mux:u0|oAns_B[9]                                                            ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 0.282      ; 0.923      ;
; -0.108 ; top_mux:u9|GS_histogram:u1|B_out[6]                                                                                                                           ; top_mux:u9|mux:u0|oAns_B[6]                                                            ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 0.282      ; 0.922      ;
; -0.108 ; top_mux:u9|GS_histogram:u1|B_out[6]                                                                                                                           ; top_mux:u9|mux:u0|oAns_B[7]                                                            ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 0.282      ; 0.922      ;
; -0.105 ; top_mux:u9|GS_histogram:u1|B_out[6]                                                                                                                           ; top_mux:u9|mux:u0|oAns_B[8]                                                            ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 0.282      ; 0.919      ;
; -0.010 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top_mux:u9|mux:u0|oAns_B[6]                                                            ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 0.234      ; 0.776      ;
; 0.083  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top_mux:u9|mux:u0|oAns_B[8]                                                            ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 0.234      ; 0.683      ;
; 0.087  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top_mux:u9|mux:u0|oAns_B[7]                                                            ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 0.234      ; 0.679      ;
; 0.092  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top_mux:u9|mux:u0|oAns_B[9]                                                            ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 0.234      ; 0.674      ;
; 0.165  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top_mux:u9|mux:u0|oAns_B[6]                                                            ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 0.232      ; 0.599      ;
; 0.175  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top_mux:u9|mux:u0|oAns_B[9]                                                            ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 0.232      ; 0.589      ;
; 0.175  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top_mux:u9|mux:u0|oAns_B[7]                                                            ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 0.232      ; 0.589      ;
; 0.177  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top_mux:u9|mux:u0|oAns_B[8]                                                            ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 0.232      ; 0.587      ;
; 2.093  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                               ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 1.787      ; 0.367      ;
; 2.105  ; rClk[0]                                                                                                                                                       ; rClk[0]                                                                                ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 1.799      ; 0.367      ;
; 2.593  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                               ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 1.787      ; 0.367      ;
; 2.605  ; rClk[0]                                                                                                                                                       ; rClk[0]                                                                                ; rClk[0]                         ; CLOCK_50    ; 1.000        ; 1.799      ; 0.367      ;
; 6.927  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg                                                          ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[2]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 3.050      ;
; 6.927  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[2]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 3.050      ;
; 6.927  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[2]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 3.050      ;
; 6.927  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[2]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 3.050      ;
; 6.927  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[2]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 3.050      ;
; 6.927  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[2]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 3.050      ;
; 6.927  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[2]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 3.050      ;
; 6.927  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[2]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 3.050      ;
; 6.927  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[2]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 3.050      ;
; 6.992  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg                                                          ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[26] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.071     ; 2.969      ;
; 6.992  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[26] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.071     ; 2.969      ;
; 6.992  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[26] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.071     ; 2.969      ;
; 6.992  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[26] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.071     ; 2.969      ;
; 6.992  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[26] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.071     ; 2.969      ;
; 6.992  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[26] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.071     ; 2.969      ;
; 6.992  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[26] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.071     ; 2.969      ;
; 6.992  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[26] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.071     ; 2.969      ;
; 6.992  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[26] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.071     ; 2.969      ;
; 7.001  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_we_reg                                                          ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[12] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.976      ;
; 7.001  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg0                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[12] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.976      ;
; 7.001  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg1                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[12] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.976      ;
; 7.001  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg2                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[12] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.976      ;
; 7.001  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg3                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[12] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.976      ;
; 7.001  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg4                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[12] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.976      ;
; 7.001  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg5                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[12] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.976      ;
; 7.001  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg6                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[12] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.976      ;
; 7.001  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg7                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[12] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.976      ;
; 7.074  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg                                                          ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[28] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.072     ; 2.886      ;
; 7.074  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[28] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.072     ; 2.886      ;
; 7.074  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[28] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.072     ; 2.886      ;
; 7.074  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[28] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.072     ; 2.886      ;
; 7.074  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[28] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.072     ; 2.886      ;
; 7.074  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[28] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.072     ; 2.886      ;
; 7.074  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[28] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.072     ; 2.886      ;
; 7.074  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[28] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.072     ; 2.886      ;
; 7.074  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[28] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.072     ; 2.886      ;
; 7.075  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_we_reg                                                          ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[21] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.060     ; 2.897      ;
; 7.075  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg0                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[21] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.060     ; 2.897      ;
; 7.075  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg1                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[21] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.060     ; 2.897      ;
; 7.075  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg2                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[21] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.060     ; 2.897      ;
; 7.075  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg3                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[21] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.060     ; 2.897      ;
; 7.075  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg4                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[21] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.060     ; 2.897      ;
; 7.075  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg5                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[21] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.060     ; 2.897      ;
; 7.075  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg6                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[21] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.060     ; 2.897      ;
; 7.075  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg7                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[21] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.060     ; 2.897      ;
; 7.083  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_we_reg                                                          ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[18] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.894      ;
; 7.083  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg0                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[18] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.894      ;
; 7.083  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg1                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[18] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.894      ;
; 7.083  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg2                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[18] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.894      ;
; 7.083  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg3                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[18] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.894      ;
; 7.083  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg4                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[18] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.894      ;
; 7.083  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg5                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[18] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.894      ;
; 7.083  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg6                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[18] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.894      ;
; 7.083  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg7                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[18] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.894      ;
; 7.102  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg                                                          ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[30] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.078     ; 2.852      ;
; 7.102  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[30] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.078     ; 2.852      ;
; 7.102  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[30] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.078     ; 2.852      ;
; 7.102  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[30] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.078     ; 2.852      ;
; 7.102  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[30] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.078     ; 2.852      ;
; 7.102  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[30] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.078     ; 2.852      ;
; 7.102  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[30] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.078     ; 2.852      ;
; 7.102  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[30] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.078     ; 2.852      ;
; 7.102  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[30] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.078     ; 2.852      ;
; 7.114  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_we_reg                                                          ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[6]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.047     ; 2.871      ;
; 7.114  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg0                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[6]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.047     ; 2.871      ;
; 7.114  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg1                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[6]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.047     ; 2.871      ;
; 7.114  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg2                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[6]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.047     ; 2.871      ;
; 7.114  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg3                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[6]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.047     ; 2.871      ;
; 7.114  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg4                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[6]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.047     ; 2.871      ;
; 7.114  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg5                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[6]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.047     ; 2.871      ;
; 7.114  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg6                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[6]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.047     ; 2.871      ;
; 7.114  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg7                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[6]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.047     ; 2.871      ;
; 7.117  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg                                                          ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[24] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.084     ; 2.831      ;
; 7.117  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[24] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.084     ; 2.831      ;
; 7.117  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[24] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.084     ; 2.831      ;
; 7.117  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[24] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.084     ; 2.831      ;
; 7.117  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[24] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.084     ; 2.831      ;
; 7.117  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[24] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.084     ; 2.831      ;
; 7.117  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[24] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.084     ; 2.831      ;
; 7.117  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[24] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.084     ; 2.831      ;
; 7.117  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[24] ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.084     ; 2.831      ;
; 7.121  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_we_reg                                                          ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[9]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.856      ;
; 7.121  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg0                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[9]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.856      ;
; 7.121  ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_address_reg1                                                    ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|read_data_out[9]  ; CLOCK_50                        ; CLOCK_50    ; 10.000       ; -0.055     ; 2.856      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                                 ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -1.725 ; rClk[0]                                                                             ; rClk[0]                                                                                 ; rClk[0]                         ; CLOCK_50    ; 0.000        ; 1.799      ; 0.367      ;
; -1.713 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 1.787      ; 0.367      ;
; -1.225 ; rClk[0]                                                                             ; rClk[0]                                                                                 ; rClk[0]                         ; CLOCK_50    ; -0.500       ; 1.799      ; 0.367      ;
; -1.213 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 1.787      ; 0.367      ;
; 0.215  ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[31]    ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[31]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[30]    ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[30]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[28]    ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[28]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[27]    ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[27]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[29]    ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[29]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Reset_Delay:u2|Cont[0]                                                              ; Reset_Delay:u2|Cont[0]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Reset_Delay:u2|oRST_2                                                               ; Reset_Delay:u2|oRST_2                                                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Reset_Delay:u2|oRST_0                                                               ; Reset_Delay:u2|oRST_0                                                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; I2C_CCD_Config:u8|senosr_exposure[2]                                                ; I2C_CCD_Config:u8|senosr_exposure[2]                                                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|MemWrite_to_3          ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|MemWrite_out           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                            ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; Reset_Delay:u2|Cont[31]                                                             ; Reset_Delay:u2|Cont[31]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.246  ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|Instruction_out[8]     ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|Sign_Extend_out[8]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.248  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[11] ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.252  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[0]  ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[0]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.292  ; MIPS:u10|Ifetch:IFE|PC[8]                                                           ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|PC_plus_4_out[8]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.444      ;
; 0.297  ; MIPS:u10|Ifetch:IFE|PC[7]                                                           ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|PC_plus_4_out[7]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.449      ;
; 0.330  ; MIPS:u10|Ifetch:IFE|PC[5]                                                           ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|PC_plus_4_out[5]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 0.483      ;
; 0.332  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[28] ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[28] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.484      ;
; 0.332  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[6]  ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.484      ;
; 0.332  ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                            ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.484      ;
; 0.333  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[7]  ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
; 0.333  ; MIPS:u10|Ifetch:IFE|PC[9]                                                           ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|PC_plus_4_out[9]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.001      ; 0.486      ;
; 0.336  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[3]  ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.488      ;
; 0.337  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[17] ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[17] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.489      ;
; 0.339  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[27] ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[27] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.491      ;
; 0.339  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14] ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.491      ;
; 0.339  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[1]  ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.491      ;
; 0.340  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[5]  ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.492      ;
; 0.341  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[4]  ; MIPS:u10|Separator_4_Dememory_WriteBack:Separator_Dememory_WriteBack|ALU_result_out[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.493      ;
; 0.353  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.355  ; Reset_Delay:u2|Cont[16]                                                             ; Reset_Delay:u2|Cont[16]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; I2C_CCD_Config:u8|combo_cnt[12]                                                     ; I2C_CCD_Config:u8|combo_cnt[12]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.357  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; Reset_Delay:u2|Cont[0]                                                              ; Reset_Delay:u2|Cont[1]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Reset_Delay:u2|Cont[9]                                                              ; Reset_Delay:u2|Cont[9]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Reset_Delay:u2|Cont[11]                                                             ; Reset_Delay:u2|Cont[11]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; I2C_CCD_Config:u8|senosr_exposure[6]                                                ; I2C_CCD_Config:u8|senosr_exposure[6]                                                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; I2C_CCD_Config:u8|senosr_exposure[9]                                                ; I2C_CCD_Config:u8|senosr_exposure[9]                                                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; Reset_Delay:u2|Cont[17]                                                             ; Reset_Delay:u2|Cont[17]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; I2C_CCD_Config:u8|combo_cnt[5]                                                      ; I2C_CCD_Config:u8|combo_cnt[5]                                                          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; I2C_CCD_Config:u8|combo_cnt[13]                                                     ; I2C_CCD_Config:u8|combo_cnt[13]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; I2C_CCD_Config:u8|senosr_exposure[3]                                                ; I2C_CCD_Config:u8|senosr_exposure[3]                                                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; Reset_Delay:u2|Cont[2]                                                              ; Reset_Delay:u2|Cont[2]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Reset_Delay:u2|Cont[18]                                                             ; Reset_Delay:u2|Cont[18]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Reset_Delay:u2|Cont[25]                                                             ; Reset_Delay:u2|Cont[25]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Reset_Delay:u2|Cont[27]                                                             ; Reset_Delay:u2|Cont[27]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|combo_cnt[14]                                                     ; I2C_CCD_Config:u8|combo_cnt[14]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|combo_cnt[21]                                                     ; I2C_CCD_Config:u8|combo_cnt[21]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|combo_cnt[23]                                                     ; I2C_CCD_Config:u8|combo_cnt[23]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|senosr_exposure[11]                                               ; I2C_CCD_Config:u8|senosr_exposure[11]                                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|senosr_exposure[13]                                               ; I2C_CCD_Config:u8|senosr_exposure[13]                                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; Reset_Delay:u2|Cont[4]                                                              ; Reset_Delay:u2|Cont[4]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[7]                                                              ; Reset_Delay:u2|Cont[7]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[13]                                                             ; Reset_Delay:u2|Cont[13]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[14]                                                             ; Reset_Delay:u2|Cont[14]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[15]                                                             ; Reset_Delay:u2|Cont[15]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[20]                                                             ; Reset_Delay:u2|Cont[20]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[23]                                                             ; Reset_Delay:u2|Cont[23]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[29]                                                             ; Reset_Delay:u2|Cont[29]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[30]                                                             ; Reset_Delay:u2|Cont[30]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|combo_cnt[16]                                                     ; I2C_CCD_Config:u8|combo_cnt[16]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|combo_cnt[19]                                                     ; I2C_CCD_Config:u8|combo_cnt[19]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; I2C_CCD_Config:u8|combo_cnt[9]                                                      ; I2C_CCD_Config:u8|combo_cnt[9]                                                          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; I2C_CCD_Config:u8|combo_cnt[11]                                                     ; I2C_CCD_Config:u8|combo_cnt[11]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; I2C_CCD_Config:u8|senosr_exposure[15]                                               ; I2C_CCD_Config:u8|senosr_exposure[15]                                                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.366  ; I2C_CCD_Config:u8|combo_cnt[3]                                                      ; I2C_CCD_Config:u8|combo_cnt[3]                                                          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; MIPS:u10|Ifetch:IFE|PC[4]                                                           ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|PC_plus_4_out[4]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.371  ; MIPS:u10|Ifetch:IFE|PC[2]                                                           ; MIPS:u10|Separator_1_IFetch_Idecode:Separator_Ifetch_IDecode|PC_plus_4_out[2]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; MIPS:u10|Idecode:ID|register_array_rtl_1_bypass[12]                                 ; MIPS:u10|Separator_2_IDecod_Execute:Separator_IDecod_Execute|read_data_2_out[31]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Reset_Delay:u2|Cont[3]                                                              ; Reset_Delay:u2|Cont[3]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Reset_Delay:u2|Cont[8]                                                              ; Reset_Delay:u2|Cont[8]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Reset_Delay:u2|Cont[10]                                                             ; Reset_Delay:u2|Cont[10]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Reset_Delay:u2|Cont[19]                                                             ; Reset_Delay:u2|Cont[19]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Reset_Delay:u2|Cont[26]                                                             ; Reset_Delay:u2|Cont[26]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|combo_cnt[1]                                                      ; I2C_CCD_Config:u8|combo_cnt[1]                                                          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|combo_cnt[15]                                                     ; I2C_CCD_Config:u8|combo_cnt[15]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|combo_cnt[20]                                                     ; I2C_CCD_Config:u8|combo_cnt[20]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|combo_cnt[22]                                                     ; I2C_CCD_Config:u8|combo_cnt[22]                                                         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|ALU_result_out[14] ; MIPS:u10|Separator_3_Execute_Dememory:Separator_Execute_Dememory|read_data_2_to_4[14]   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Reset_Delay:u2|Cont[5]                                                              ; Reset_Delay:u2|Cont[5]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Reset_Delay:u2|Cont[6]                                                              ; Reset_Delay:u2|Cont[6]                                                                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Reset_Delay:u2|Cont[12]                                                             ; Reset_Delay:u2|Cont[12]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Reset_Delay:u2|Cont[21]                                                             ; Reset_Delay:u2|Cont[21]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Reset_Delay:u2|Cont[22]                                                             ; Reset_Delay:u2|Cont[22]                                                                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
+--------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.038 ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]  ; top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.693      ; 0.807      ;
; -0.003 ; rCCD_DATA[9]                                                                                                                                         ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.641      ; 0.790      ;
; 0.047  ; rCCD_DATA[4]                                                                                                                                         ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.641      ; 0.840      ;
; 0.057  ; rCCD_DATA[2]                                                                                                                                         ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.641      ; 0.850      ;
; 0.058  ; rCCD_DATA[5]                                                                                                                                         ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.685      ; 0.895      ;
; 0.215  ; CCD_Capture:u3|mSTART                                                                                                                                ; CCD_Capture:u3|mSTART                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CCD_Capture:u3|mCCD_FVAL                                                                                                                             ; CCD_Capture:u3|mCCD_FVAL                                                                                                                             ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|entropy_filter:u2|window_buffer:u9|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]  ; top_mux:u9|entropy_filter:u2|window_buffer:u9|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|entropy_filter:u2|window_buffer:u9|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]  ; top_mux:u9|entropy_filter:u2|window_buffer:u9|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]  ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]  ; top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|entropy_filter:u2|window_buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; top_mux:u9|entropy_filter:u2|window_buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|entropy_filter:u2|window_buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; top_mux:u9|entropy_filter:u2|window_buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][1]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][1]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][0]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][0]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][3]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][3]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][2]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][2]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][5]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][5]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][4]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][4]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][7]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][7]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][6]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][6]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][9]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][9]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][10]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][10]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][11]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][11]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][12]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][12]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][13]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][13]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][14]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][14]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][15]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][15]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][16]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][16]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][17]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][17]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][18]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[1][18]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][3]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][3]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][0]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][0]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][1]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][1]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][2]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][2]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][5]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][5]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][4]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][4]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][7]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][7]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][6]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][6]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][8]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][8]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][9]                                                                                                    ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][9]                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][10]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][10]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][11]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[0][11]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][0]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][0]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][3]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][3]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][1]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][1]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][2]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][2]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][6]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][6]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][4]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][4]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][5]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][5]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][7]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][7]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][8]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][8]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][9]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][9]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][10]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][10]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][11]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][11]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][12]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][12]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][13]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][13]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][14]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][14]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][16]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][16]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][17]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][17]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][18]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[14][18]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][6]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][6]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][4]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][4]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][7]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][7]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][5]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][5]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][0]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][0]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][1]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][1]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][3]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][3]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][2]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][2]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][8]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][8]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][9]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][9]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][12]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][12]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][13]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][13]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][14]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][14]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][15]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][15]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][16]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][16]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][17]                                                                                                  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[15][17]                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][4]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][4]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][7]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][7]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][5]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][5]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][6]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][6]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][1]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][1]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][0]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][0]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][2]                                                                                                   ; top_mux:u9|GS_histogram:u1|greyHueHistogram[13][2]                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                                                         ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.270 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.422      ;
; 0.342 ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.006     ; 0.488      ;
; 0.368 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.521      ;
; 0.378 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.531      ;
; 0.383 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.535      ;
; 0.390 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.542      ;
; 0.391 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.543      ;
; 0.392 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.544      ;
; 0.393 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.545      ;
; 0.393 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.545      ;
; 0.452 ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.006     ; 0.598      ;
; 0.460 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.007     ; 0.605      ;
; 0.464 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.616      ;
; 0.464 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.616      ;
; 0.469 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.621      ;
; 0.469 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.008      ; 0.629      ;
; 0.469 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.008      ; 0.629      ;
; 0.469 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.008      ; 0.629      ;
; 0.469 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.008      ; 0.629      ;
; 0.475 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.627      ;
; 0.475 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.627      ;
; 0.480 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.632      ;
; 0.484 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.636      ;
; 0.484 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.636      ;
; 0.498 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.645      ;
; 0.499 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.652      ;
; 0.506 ; I2C_CCD_Config:u8|mI2C_DATA[8]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.003     ; 0.655      ;
; 0.508 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.660      ;
; 0.514 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.009     ; 0.657      ;
; 0.521 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.009     ; 0.664      ;
; 0.522 ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.006     ; 0.668      ;
; 0.526 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.678      ;
; 0.530 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.011     ; 0.673      ;
; 0.535 ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.006     ; 0.681      ;
; 0.540 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.693      ;
; 0.549 ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.009     ; 0.692      ;
; 0.551 ; I2C_CCD_Config:u8|mI2C_DATA[15]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.009     ; 0.694      ;
; 0.564 ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.711      ;
; 0.565 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.717      ;
; 0.566 ; I2C_CCD_Config:u8|mI2C_DATA[9]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.012     ; 0.706      ;
; 0.566 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.718      ;
; 0.568 ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.715      ;
; 0.572 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.003     ; 0.721      ;
; 0.572 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.724      ;
; 0.580 ; I2C_CCD_Config:u8|mI2C_DATA[4]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.006     ; 0.726      ;
; 0.582 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.734      ;
; 0.584 ; I2C_CCD_Config:u8|mI2C_DATA[3]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.731      ;
; 0.586 ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.014     ; 0.724      ;
; 0.588 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.740      ;
; 0.590 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.742      ;
; 0.591 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.743      ;
; 0.591 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 0.752      ;
; 0.595 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.008     ; 0.739      ;
; 0.595 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.747      ;
; 0.596 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.748      ;
; 0.596 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.748      ;
; 0.597 ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.014     ; 0.735      ;
; 0.598 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.750      ;
; 0.599 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.751      ;
; 0.599 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.751      ;
; 0.599 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.751      ;
; 0.599 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.751      ;
; 0.600 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.752      ;
; 0.600 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.752      ;
; 0.600 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.752      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.015     ; 0.738      ;
; 0.601 ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 0.762      ;
; 0.603 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.755      ;
; 0.604 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.756      ;
; 0.605 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.757      ;
; 0.605 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.757      ;
; 0.614 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.766      ;
; 0.623 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.009     ; 0.766      ;
; 0.625 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.777      ;
; 0.628 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.009     ; 0.771      ;
; 0.629 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.009     ; 0.772      ;
; 0.630 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.782      ;
; 0.631 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.786      ;
; 0.631 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.784      ;
; 0.634 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.786      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top_mux:u9|GS_histogram:u1|B_out[6]                                                                                                                         ; top_mux:u9|GS_histogram:u1|B_out[6]                                                                                                                         ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.393      ;
; 0.245 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; top_mux:u9|GS_histogram:u1|row[9]                                                                                                                           ; top_mux:u9|GS_histogram:u1|row[9]                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.400      ;
; 0.287 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.439      ;
; 0.315 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.467      ;
; 0.319 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 0.470      ;
; 0.319 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 0.470      ;
; 0.321 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 0.472      ;
; 0.323 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 0.474      ;
; 0.323 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.479      ;
; 0.333 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.485      ;
; 0.337 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.006     ; 0.483      ;
; 0.340 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.492      ;
; 0.342 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.006     ; 0.488      ;
; 0.342 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.494      ;
; 0.344 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.496      ;
; 0.346 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.498      ;
; 0.356 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.510      ;
; 0.361 ; top_mux:u9|GS_histogram:u1|col[4]                                                                                                                           ; top_mux:u9|GS_histogram:u1|col[4]                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; top_mux:u9|GS_histogram:u1|col[6]                                                                                                                           ; top_mux:u9|GS_histogram:u1|col[6]                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; top_mux:u9|GS_histogram:u1|col[8]                                                                                                                           ; top_mux:u9|GS_histogram:u1|col[8]                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.524      ;
; 0.375 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; top_mux:u9|GS_histogram:u1|col[2]                                                                                                                           ; top_mux:u9|GS_histogram:u1|col[2]                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; top_mux:u9|GS_histogram:u1|col[3]                                                                                                                           ; top_mux:u9|GS_histogram:u1|col[3]                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.537      ;
; 0.387 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.539      ;
; 0.389 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.541      ;
; 0.393 ; top_mux:u9|GS_histogram:u1|col[0]                                                                                                                           ; top_mux:u9|GS_histogram:u1|col[0]                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.545      ;
; 0.393 ; top_mux:u9|GS_histogram:u1|col[1]                                                                                                                           ; top_mux:u9|GS_histogram:u1|col[1]                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.545      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                 ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; Sdram_Control_4Port:u7|Read                                                                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                        ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                            ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                        ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[13]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                ; Sdram_Control_4Port:u7|BA[1]                                                                                                                                                            ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                                        ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; Sdram_Control_4Port:u7|control_interface:control1|INIT_REQ                                                                                                   ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; Sdram_Control_4Port:u7|control_interface:control1|INIT_REQ                                                                                                   ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                        ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.254 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.412      ;
; 0.266 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.418      ;
; 0.272 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.424      ;
; 0.284 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.489      ;
; 0.285 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.490      ;
; 0.285 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.490      ;
; 0.288 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.440      ;
; 0.289 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.497      ;
; 0.290 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.495      ;
; 0.290 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[12]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.442      ;
; 0.291 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; Sdram_Control_4Port:u7|command:command1|SA[9]                                                                                                                ; Sdram_Control_4Port:u7|SA[9]                                                                                                                                                            ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.941 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.241     ; 2.199      ;
; -1.941 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.241     ; 2.199      ;
; -1.941 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.241     ; 2.199      ;
; -1.941 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.241     ; 2.199      ;
; -1.941 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.239     ; 2.201      ;
; -1.941 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.239     ; 2.201      ;
; -1.941 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.239     ; 2.201      ;
; -1.941 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.239     ; 2.201      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.285     ; 1.906      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.904      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.904      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.904      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 1.902      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 1.902      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 1.902      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 1.902      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 1.902      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 1.902      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 1.902      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 1.902      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 1.902      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 1.902      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.904      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.904      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.904      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.904      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.288     ; 1.902      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.288     ; 1.902      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.288     ; 1.902      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.288     ; 1.902      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.288     ; 1.902      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.288     ; 1.902      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.288     ; 1.902      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.288     ; 1.902      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.294     ; 1.896      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.294     ; 1.896      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.294     ; 1.896      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.294     ; 1.896      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.294     ; 1.896      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.294     ; 1.896      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.294     ; 1.896      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.294     ; 1.896      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.294     ; 1.896      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.294     ; 1.896      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.294     ; 1.896      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.294     ; 1.896      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.294     ; 1.896      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 1.903      ;
; -1.658 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.294     ; 1.896      ;
; -1.159 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.289     ; 1.902      ;
; -1.158 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.287     ; 1.903      ;
; -0.338 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                    ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.284     ; 1.086      ;
; -0.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.006     ; 0.822      ;
; -0.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.006     ; 0.822      ;
; -0.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.006     ; 0.822      ;
; -0.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.006     ; 0.822      ;
; -0.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.006     ; 0.822      ;
; -0.290 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.822      ;
; -0.290 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.822      ;
; -0.269 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.801      ;
; -0.269 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.801      ;
; -0.269 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.801      ;
; -0.269 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.801      ;
; -0.269 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.801      ;
; -0.211 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.743      ;
; -0.211 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.743      ;
; -0.211 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.743      ;
; -0.211 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.743      ;
; -0.211 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.743      ;
; -0.211 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.743      ;
; -0.211 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.743      ;
; -0.211 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.743      ;
; -0.210 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.284     ; 0.958      ;
; -0.210 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.284     ; 0.958      ;
; -0.210 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.284     ; 0.958      ;
; -0.210 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.284     ; 0.958      ;
; -0.210 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[5]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.284     ; 0.958      ;
; -0.210 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[6]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.284     ; 0.958      ;
; -0.210 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.284     ; 0.958      ;
; -0.210 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.284     ; 0.958      ;
; -0.210 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[9]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.284     ; 0.958      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                 ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.381 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.235     ; 2.178      ;
; -1.381 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.235     ; 2.178      ;
; -1.381 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.235     ; 2.178      ;
; -1.381 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.235     ; 2.178      ;
; -1.381 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.235     ; 2.178      ;
; -1.357 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.165      ;
; -1.357 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.165      ;
; -1.357 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.165      ;
; -1.357 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.165      ;
; -1.357 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.165      ;
; -1.340 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.148      ;
; -1.340 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.148      ;
; -1.340 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.148      ;
; -1.340 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.148      ;
; -1.340 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.148      ;
; -1.337 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.145      ;
; -1.337 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.145      ;
; -1.337 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.145      ;
; -1.337 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.145      ;
; -1.337 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.145      ;
; -1.322 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.130      ;
; -1.322 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.130      ;
; -1.322 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.130      ;
; -1.322 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.130      ;
; -1.322 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.130      ;
; -1.321 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.119      ;
; -1.321 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.119      ;
; -1.321 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.119      ;
; -1.317 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 2.120      ;
; -1.305 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.113      ;
; -1.305 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.113      ;
; -1.305 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.113      ;
; -1.305 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.113      ;
; -1.305 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.113      ;
; -1.297 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.105      ;
; -1.297 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.105      ;
; -1.297 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.105      ;
; -1.297 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.105      ;
; -1.297 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.224     ; 2.105      ;
; -1.297 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.106      ;
; -1.297 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.106      ;
; -1.297 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.106      ;
; -1.293 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.107      ;
; -1.288 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.241     ; 2.079      ;
; -1.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.085      ;
; -1.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.085      ;
; -1.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.085      ;
; -1.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.085      ;
; -1.281 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.085      ;
; -1.280 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.089      ;
; -1.280 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.089      ;
; -1.280 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.089      ;
; -1.277 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.086      ;
; -1.277 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.086      ;
; -1.277 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.086      ;
; -1.276 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.090      ;
; -1.273 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.087      ;
; -1.264 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.066      ;
; -1.262 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.071      ;
; -1.262 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.071      ;
; -1.262 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.071      ;
; -1.258 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.072      ;
; -1.257 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.061      ;
; -1.257 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.061      ;
; -1.257 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.061      ;
; -1.257 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.061      ;
; -1.257 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.061      ;
; -1.254 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.226     ; 2.060      ;
; -1.254 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.226     ; 2.060      ;
; -1.254 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.226     ; 2.060      ;
; -1.254 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.226     ; 2.060      ;
; -1.254 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.226     ; 2.060      ;
; -1.248 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.226     ; 2.054      ;
; -1.248 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.226     ; 2.054      ;
; -1.248 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.226     ; 2.054      ;
; -1.248 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.226     ; 2.054      ;
; -1.248 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.226     ; 2.054      ;
; -1.247 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.049      ;
; -1.245 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.054      ;
; -1.245 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.054      ;
; -1.245 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.054      ;
; -1.244 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.046      ;
; -1.241 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.055      ;
; -1.240 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.044      ;
; -1.240 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.044      ;
; -1.240 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.044      ;
; -1.240 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.044      ;
; -1.240 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.044      ;
; -1.237 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.046      ;
; -1.237 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.046      ;
; -1.237 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.223     ; 2.046      ;
; -1.233 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.047      ;
; -1.230 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.034      ;
; -1.230 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.034      ;
; -1.230 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.034      ;
; -1.230 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.034      ;
; -1.230 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.228     ; 2.034      ;
; -1.230 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.215     ; 2.047      ;
; -1.230 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.215     ; 2.047      ;
; -1.230 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.215     ; 2.047      ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'GPIO_1[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.247 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.117      ; 1.896      ;
; -1.210 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.167      ; 1.909      ;
; -1.210 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.167      ; 1.909      ;
; -1.207 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.171      ; 1.910      ;
; -1.207 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.171      ; 1.910      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.184      ; 1.910      ;
; -1.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.189      ; 1.907      ;
; -1.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.189      ; 1.907      ;
; -1.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.189      ; 1.907      ;
; -1.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.193      ; 1.910      ;
; -1.169 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.205      ; 1.906      ;
; -1.169 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.205      ; 1.906      ;
; -1.169 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.205      ; 1.906      ;
; -1.169 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.205      ; 1.906      ;
; -1.151 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.230      ; 1.913      ;
; -1.140 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.242      ; 1.914      ;
; -1.140 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.242      ; 1.914      ;
; -1.127 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.234      ; 1.893      ;
; -1.127 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.234      ; 1.893      ;
; -1.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.257      ; 1.914      ;
; -1.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.257      ; 1.914      ;
; -1.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.257      ; 1.914      ;
; -1.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.257      ; 1.914      ;
; -1.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.257      ; 1.914      ;
; -1.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.257      ; 1.914      ;
; -1.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.257      ; 1.914      ;
; -1.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.257      ; 1.914      ;
; -1.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.257      ; 1.914      ;
; -1.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.257      ; 1.914      ;
; -1.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.257      ; 1.914      ;
; -1.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.257      ; 1.914      ;
; -1.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.257      ; 1.914      ;
; -1.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.257      ; 1.914      ;
; -1.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.257      ; 1.914      ;
; -1.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.257      ; 1.914      ;
; -1.116 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.246      ; 1.894      ;
; -1.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.271      ; 1.913      ;
; -1.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.273      ; 1.914      ;
; -1.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.273      ; 1.914      ;
; -1.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.273      ; 1.914      ;
; -1.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.273      ; 1.914      ;
; -1.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.273      ; 1.914      ;
; -1.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.273      ; 1.914      ;
; -1.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.273      ; 1.914      ;
; -1.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.273      ; 1.914      ;
; -1.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.273      ; 1.914      ;
; -1.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.273      ; 1.914      ;
; -1.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.273      ; 1.914      ;
; -1.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.273      ; 1.914      ;
; -1.107 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.275      ; 1.914      ;
; -1.107 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.275      ; 1.914      ;
; -1.107 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.275      ; 1.914      ;
; -1.097 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.264      ; 1.893      ;
; -1.097 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.264      ; 1.893      ;
; -1.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.278      ; 1.890      ;
; -1.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.278      ; 1.890      ;
; -1.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.278      ; 1.890      ;
; -1.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.278      ; 1.890      ;
; -1.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.278      ; 1.890      ;
; -1.079 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.301      ; 1.912      ;
; -1.079 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.301      ; 1.912      ;
; -1.079 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.301      ; 1.912      ;
; -1.079 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.301      ; 1.912      ;
; -1.079 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.301      ; 1.912      ;
; -1.079 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.301      ; 1.912      ;
; -1.079 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.301      ; 1.912      ;
; -1.079 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.301      ; 1.912      ;
; -1.079 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.301      ; 1.912      ;
; -1.079 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.301      ; 1.912      ;
; -1.079 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.301      ; 1.912      ;
; -1.077 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.302      ; 1.911      ;
; -1.077 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.302      ; 1.911      ;
; -1.077 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.302      ; 1.911      ;
; -1.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.290      ; 1.889      ;
; -1.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.290      ; 1.889      ;
; -1.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.290      ; 1.889      ;
; -1.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.290      ; 1.889      ;
; -1.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.290      ; 1.889      ;
; -1.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.290      ; 1.889      ;
; -1.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.290      ; 1.889      ;
; -1.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.290      ; 1.889      ;
; -1.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.290      ; 1.889      ;
; -1.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.290      ; 1.889      ;
; -1.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.290      ; 1.889      ;
; -1.004 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.362      ; 1.898      ;
; -0.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.373      ; 1.884      ;
; -0.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.373      ; 1.884      ;
; -0.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.373      ; 1.884      ;
; -0.640 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.302     ; 1.370      ;
; -0.640 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.302     ; 1.370      ;
; -0.640 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.302     ; 1.370      ;
; -0.556 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.302     ; 1.286      ;
; -0.556 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.302     ; 1.286      ;
; -0.556 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.302     ; 1.286      ;
; -0.556 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.302     ; 1.286      ;
; -0.556 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.302     ; 1.286      ;
; -0.556 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.302     ; 1.286      ;
; -0.556 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.302     ; 1.286      ;
; -0.553 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.312     ; 1.273      ;
; -0.553 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.312     ; 1.273      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; -0.214 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.017     ; 2.196      ;
; -0.214 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.017     ; 2.196      ;
; -0.214 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.017     ; 2.196      ;
; -0.214 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.017     ; 2.196      ;
; -0.214 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.017     ; 2.196      ;
; -0.214 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.017     ; 2.196      ;
; -0.214 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.017     ; 2.196      ;
; -0.214 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.017     ; 2.196      ;
; -0.214 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.017     ; 2.196      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.018     ; 2.194      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.018     ; 2.194      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.018     ; 2.194      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.018     ; 2.194      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.018     ; 2.194      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.018     ; 2.194      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.018     ; 2.194      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.025     ; 2.187      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.025     ; 2.187      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.025     ; 2.187      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.025     ; 2.187      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.025     ; 2.187      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.025     ; 2.187      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.025     ; 2.187      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.030     ; 2.182      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.030     ; 2.182      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.030     ; 2.182      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.030     ; 2.182      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.030     ; 2.182      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.030     ; 2.182      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.030     ; 2.182      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.030     ; 2.182      ;
; -0.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.030     ; 2.182      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.065     ; 1.898      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.905      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.904      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.902      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.904      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                      ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.905      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.905      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.905      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.904      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.904      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.902      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.902      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.065     ; 1.898      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.065     ; 1.898      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.904      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.065     ; 1.898      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.065     ; 1.898      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.065     ; 1.898      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.905      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.065     ; 1.898      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.905      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.904      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.904      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.904      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.904      ;
; 0.069  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.904      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.900      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                      ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.900      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.900      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.901      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                      ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.900      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.901      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.901      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                      ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.900      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                            ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.900      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.900      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.900      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.900      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.900      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.901      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.903      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.903      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.903      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.903      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.901      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.901      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.903      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.903      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 1.902      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.901      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 1.902      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.901      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.900      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 1.902      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.900      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 1.902      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.900      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 1.902      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.900      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 1.902      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.900      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 1.902      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.900      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.078     ; 1.884      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.073     ; 1.889      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.074     ; 1.888      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.074     ; 1.888      ;
; 0.070  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.073     ; 1.889      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                     ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.761 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.261      ;
; 17.774 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.252      ;
; 17.774 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.252      ;
; 17.774 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.252      ;
; 17.774 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.252      ;
; 17.774 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.252      ;
; 17.774 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.252      ;
; 17.774 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.252      ;
; 17.774 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.252      ;
; 17.774 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.252      ;
; 17.774 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.252      ;
; 17.774 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.252      ;
; 17.774 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.252      ;
; 17.774 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.252      ;
; 17.774 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.252      ;
; 17.774 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.252      ;
; 17.774 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.252      ;
; 17.785 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.248      ;
; 17.798 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.239      ;
; 17.798 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.239      ;
; 17.798 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.239      ;
; 17.798 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.239      ;
; 17.798 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.239      ;
; 17.798 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.239      ;
; 17.798 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.239      ;
; 17.798 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.239      ;
; 17.798 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.239      ;
; 17.798 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.239      ;
; 17.798 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.239      ;
; 17.798 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.239      ;
; 17.798 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.239      ;
; 17.798 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.239      ;
; 17.798 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.239      ;
; 17.798 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.239      ;
; 17.802 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.231      ;
; 17.805 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.228      ;
; 17.815 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.222      ;
; 17.815 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.222      ;
; 17.815 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.222      ;
; 17.815 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.222      ;
; 17.815 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.222      ;
; 17.815 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.222      ;
; 17.815 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.222      ;
; 17.815 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.222      ;
; 17.815 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.222      ;
; 17.815 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.222      ;
; 17.815 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.222      ;
; 17.815 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.222      ;
; 17.815 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.222      ;
; 17.815 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.222      ;
; 17.815 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.222      ;
; 17.815 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.222      ;
; 17.818 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.219      ;
; 17.818 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.219      ;
; 17.818 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.219      ;
; 17.818 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.219      ;
; 17.818 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.219      ;
; 17.818 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.219      ;
; 17.818 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.219      ;
; 17.818 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.219      ;
; 17.818 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.219      ;
; 17.818 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.219      ;
; 17.818 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.219      ;
; 17.818 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.219      ;
; 17.818 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.219      ;
; 17.818 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.219      ;
; 17.818 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.219      ;
; 17.818 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.219      ;
; 17.820 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.213      ;
; 17.833 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.204      ;
; 17.833 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.204      ;
; 17.833 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.204      ;
; 17.833 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.204      ;
; 17.833 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.204      ;
; 17.833 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.204      ;
; 17.833 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.204      ;
; 17.833 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.204      ;
; 17.833 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.204      ;
; 17.833 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.204      ;
; 17.833 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.204      ;
; 17.833 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.204      ;
; 17.833 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.204      ;
; 17.833 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.204      ;
; 17.833 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.204      ;
; 17.833 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.204      ;
; 17.837 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.196      ;
; 17.845 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.188      ;
; 17.850 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.187      ;
; 17.850 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.187      ;
; 17.850 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.187      ;
; 17.850 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.187      ;
; 17.850 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.187      ;
; 17.850 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.187      ;
; 17.850 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.187      ;
; 17.850 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.187      ;
; 17.850 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.187      ;
; 17.850 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.187      ;
; 17.850 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.187      ;
; 17.850 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.187      ;
; 17.850 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.187      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'GPIO_1[0]'                                                                                                                                                                                                                                    ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.700 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.230      ; 1.082      ;
; 0.898 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.155      ; 1.205      ;
; 0.949 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.271      ; 1.372      ;
; 0.949 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.271      ; 1.372      ;
; 0.949 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.271      ; 1.372      ;
; 0.949 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.271      ; 1.372      ;
; 0.949 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.271      ; 1.372      ;
; 0.949 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.271      ; 1.372      ;
; 0.949 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.271      ; 1.372      ;
; 0.949 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.271      ; 1.372      ;
; 0.949 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.271      ; 1.372      ;
; 1.222 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.005      ; 1.379      ;
; 1.222 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.005      ; 1.379      ;
; 1.222 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.005      ; 1.379      ;
; 1.222 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.005      ; 1.379      ;
; 1.222 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.005      ; 1.379      ;
; 1.360 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.370     ; 1.142      ;
; 1.360 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.370     ; 1.142      ;
; 1.360 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.370     ; 1.142      ;
; 1.360 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.370     ; 1.142      ;
; 1.360 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.370     ; 1.142      ;
; 1.385 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.395     ; 1.142      ;
; 1.385 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.395     ; 1.142      ;
; 1.385 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.395     ; 1.142      ;
; 1.385 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.395     ; 1.142      ;
; 1.385 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.395     ; 1.142      ;
; 1.385 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.395     ; 1.142      ;
; 1.385 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.180     ; 1.357      ;
; 1.385 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[11]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.395     ; 1.142      ;
; 1.385 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[12]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.395     ; 1.142      ;
; 1.385 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[13]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.395     ; 1.142      ;
; 1.385 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[14]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.395     ; 1.142      ;
; 1.433 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.312     ; 1.273      ;
; 1.433 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.312     ; 1.273      ;
; 1.433 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.312     ; 1.273      ;
; 1.433 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.312     ; 1.273      ;
; 1.433 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.312     ; 1.273      ;
; 1.433 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.312     ; 1.273      ;
; 1.436 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.302     ; 1.286      ;
; 1.436 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.302     ; 1.286      ;
; 1.436 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.302     ; 1.286      ;
; 1.436 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.302     ; 1.286      ;
; 1.436 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.302     ; 1.286      ;
; 1.436 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.302     ; 1.286      ;
; 1.436 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.302     ; 1.286      ;
; 1.520 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.302     ; 1.370      ;
; 1.520 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.302     ; 1.370      ;
; 1.520 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.302     ; 1.370      ;
; 1.859 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.373      ; 1.884      ;
; 1.859 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.373      ; 1.884      ;
; 1.859 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.373      ; 1.884      ;
; 1.884 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.362      ; 1.898      ;
; 1.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.290      ; 1.889      ;
; 1.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.290      ; 1.889      ;
; 1.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.290      ; 1.889      ;
; 1.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.290      ; 1.889      ;
; 1.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.290      ; 1.889      ;
; 1.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.290      ; 1.889      ;
; 1.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.290      ; 1.889      ;
; 1.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.290      ; 1.889      ;
; 1.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.290      ; 1.889      ;
; 1.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.290      ; 1.889      ;
; 1.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.290      ; 1.889      ;
; 1.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.302      ; 1.911      ;
; 1.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.302      ; 1.911      ;
; 1.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.302      ; 1.911      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.301      ; 1.912      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.301      ; 1.912      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.301      ; 1.912      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.301      ; 1.912      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.301      ; 1.912      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.301      ; 1.912      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.301      ; 1.912      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.301      ; 1.912      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.301      ; 1.912      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.301      ; 1.912      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.301      ; 1.912      ;
; 1.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.278      ; 1.890      ;
; 1.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.278      ; 1.890      ;
; 1.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.278      ; 1.890      ;
; 1.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.278      ; 1.890      ;
; 1.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.278      ; 1.890      ;
; 1.977 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.264      ; 1.893      ;
; 1.977 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.264      ; 1.893      ;
; 1.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.275      ; 1.914      ;
; 1.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.275      ; 1.914      ;
; 1.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.275      ; 1.914      ;
; 1.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.273      ; 1.914      ;
; 1.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.273      ; 1.914      ;
; 1.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.273      ; 1.914      ;
; 1.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.273      ; 1.914      ;
; 1.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.273      ; 1.914      ;
; 1.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.273      ; 1.914      ;
; 1.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.273      ; 1.914      ;
; 1.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.273      ; 1.914      ;
; 1.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.273      ; 1.914      ;
; 1.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.273      ; 1.914      ;
; 1.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.273      ; 1.914      ;
; 1.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.273      ; 1.914      ;
; 1.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.271      ; 1.913      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.875 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.286     ; 0.741      ;
; 1.085 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.952      ;
; 1.085 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.952      ;
; 1.085 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.952      ;
; 1.085 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.952      ;
; 1.085 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.952      ;
; 1.085 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.952      ;
; 1.085 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.952      ;
; 1.085 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.952      ;
; 1.085 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.952      ;
; 1.085 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.952      ;
; 1.085 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.952      ;
; 1.085 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.952      ;
; 1.087 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.739      ;
; 1.087 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.739      ;
; 1.087 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.739      ;
; 1.087 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.739      ;
; 1.087 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.739      ;
; 1.087 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.739      ;
; 1.087 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.739      ;
; 1.087 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.739      ;
; 1.087 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.739      ;
; 1.087 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.739      ;
; 1.090 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.284     ; 0.958      ;
; 1.090 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.284     ; 0.958      ;
; 1.090 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.284     ; 0.958      ;
; 1.090 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.284     ; 0.958      ;
; 1.090 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.284     ; 0.958      ;
; 1.090 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.284     ; 0.958      ;
; 1.090 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.284     ; 0.958      ;
; 1.090 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.284     ; 0.958      ;
; 1.090 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.284     ; 0.958      ;
; 1.090 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.284     ; 0.958      ;
; 1.090 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.284     ; 0.958      ;
; 1.090 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.284     ; 0.958      ;
; 1.090 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.284     ; 0.958      ;
; 1.091 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.743      ;
; 1.091 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.743      ;
; 1.091 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.743      ;
; 1.091 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.743      ;
; 1.091 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.743      ;
; 1.091 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.743      ;
; 1.091 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.743      ;
; 1.091 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.743      ;
; 1.149 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.801      ;
; 1.149 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.801      ;
; 1.149 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.801      ;
; 1.149 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.801      ;
; 1.149 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.801      ;
; 1.170 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.822      ;
; 1.170 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.822      ;
; 1.176 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.006     ; 0.822      ;
; 1.176 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.006     ; 0.822      ;
; 1.176 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.006     ; 0.822      ;
; 1.176 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.006     ; 0.822      ;
; 1.176 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.006     ; 0.822      ;
; 1.218 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.284     ; 1.086      ;
; 2.038 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.287     ; 1.903      ;
; 2.039 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.289     ; 1.902      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.288     ; 1.902      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.288     ; 1.902      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.288     ; 1.902      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.288     ; 1.902      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.288     ; 1.902      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.288     ; 1.902      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.288     ; 1.902      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.288     ; 1.902      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.294     ; 1.896      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.294     ; 1.896      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.294     ; 1.896      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.294     ; 1.896      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.294     ; 1.896      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.294     ; 1.896      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.294     ; 1.896      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.294     ; 1.896      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.294     ; 1.896      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.294     ; 1.896      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.294     ; 1.896      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.294     ; 1.896      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.294     ; 1.896      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
; 2.538 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.287     ; 1.903      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.172 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.321      ;
; 1.290 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.444      ;
; 1.290 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.444      ;
; 1.290 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.444      ;
; 1.290 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.444      ;
; 1.290 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.444      ;
; 1.290 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.444      ;
; 1.290 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.444      ;
; 1.290 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.444      ;
; 1.290 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.444      ;
; 1.290 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.444      ;
; 1.290 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.444      ;
; 1.290 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.444      ;
; 1.290 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.444      ;
; 1.290 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.444      ;
; 1.290 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.444      ;
; 1.290 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.444      ;
; 1.303 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.453      ;
; 1.332 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.477      ;
; 1.332 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.477      ;
; 1.332 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.477      ;
; 1.332 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.477      ;
; 1.332 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.477      ;
; 1.332 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.477      ;
; 1.332 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.477      ;
; 1.332 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.477      ;
; 1.332 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.477      ;
; 1.332 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.477      ;
; 1.332 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.477      ;
; 1.332 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.477      ;
; 1.332 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.477      ;
; 1.350 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.494      ;
; 1.350 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.494      ;
; 1.350 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.494      ;
; 1.427 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.581      ;
; 1.427 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.581      ;
; 1.427 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.581      ;
; 1.427 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.581      ;
; 1.427 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.581      ;
; 1.427 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.581      ;
; 1.427 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.581      ;
; 1.427 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.581      ;
; 1.427 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.581      ;
; 1.427 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.581      ;
; 1.427 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.581      ;
; 1.427 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.581      ;
; 1.427 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.581      ;
; 1.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.594      ;
; 1.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.594      ;
; 1.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.594      ;
; 1.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.594      ;
; 1.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.594      ;
; 1.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.594      ;
; 1.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.594      ;
; 1.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.594      ;
; 1.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.594      ;
; 1.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.594      ;
; 1.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.594      ;
; 1.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.594      ;
; 1.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.594      ;
; 1.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.594      ;
; 1.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.594      ;
; 1.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.594      ;
; 1.453 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.603      ;
; 1.465 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.605      ;
; 1.474 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.615      ;
; 1.474 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.615      ;
; 1.474 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.615      ;
; 1.474 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.615      ;
; 1.474 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.615      ;
; 1.474 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.615      ;
; 1.474 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.615      ;
; 1.474 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.615      ;
; 1.474 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.615      ;
; 1.474 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.615      ;
; 1.474 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.615      ;
; 1.474 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.615      ;
; 1.694 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.847      ;
; 1.694 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.847      ;
; 1.694 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.847      ;
; 1.694 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.847      ;
; 1.694 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.847      ;
; 1.694 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.847      ;
; 1.694 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.847      ;
; 1.694 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.847      ;
; 1.694 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.847      ;
; 1.694 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.847      ;
; 1.694 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.847      ;
; 1.694 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.847      ;
; 1.694 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.847      ;
; 1.694 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.847      ;
; 1.694 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.847      ;
; 1.694 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.847      ;
; 1.703 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.856      ;
; 1.703 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.856      ;
; 1.703 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.856      ;
; 1.703 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.856      ;
; 1.703 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.856      ;
; 1.703 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.856      ;
; 1.703 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.856      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                          ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.214 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.148      ;
; 1.214 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.148      ;
; 1.214 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.148      ;
; 1.214 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.148      ;
; 1.312 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.246      ;
; 1.312 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.246      ;
; 1.312 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.246      ;
; 1.312 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.246      ;
; 1.312 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.246      ;
; 1.318 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.252      ;
; 1.318 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.252      ;
; 1.318 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.252      ;
; 1.318 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.252      ;
; 1.318 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.252      ;
; 1.352 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.271      ;
; 1.364 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.298      ;
; 1.364 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.298      ;
; 1.364 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.298      ;
; 1.364 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.298      ;
; 1.381 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.221     ; 1.312      ;
; 1.385 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.311      ;
; 1.385 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.311      ;
; 1.385 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.311      ;
; 1.445 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.227     ; 1.370      ;
; 1.445 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.227     ; 1.370      ;
; 1.445 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.227     ; 1.370      ;
; 1.445 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.227     ; 1.370      ;
; 1.445 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.227     ; 1.370      ;
; 1.462 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.396      ;
; 1.462 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.396      ;
; 1.462 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.396      ;
; 1.462 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.396      ;
; 1.462 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.396      ;
; 1.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.402      ;
; 1.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.402      ;
; 1.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.402      ;
; 1.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.402      ;
; 1.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.218     ; 1.402      ;
; 1.502 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.421      ;
; 1.531 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.221     ; 1.462      ;
; 1.535 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.461      ;
; 1.535 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.461      ;
; 1.535 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.461      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.227     ; 1.520      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.227     ; 1.520      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.227     ; 1.520      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.227     ; 1.520      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.227     ; 1.520      ;
; 1.618 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.551      ;
; 1.618 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.551      ;
; 1.618 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.551      ;
; 1.618 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.551      ;
; 1.627 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.560      ;
; 1.627 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.560      ;
; 1.627 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.560      ;
; 1.627 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.560      ;
; 1.650 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.583      ;
; 1.650 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.583      ;
; 1.650 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.583      ;
; 1.650 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.583      ;
; 1.669 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.602      ;
; 1.669 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.602      ;
; 1.669 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.602      ;
; 1.669 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.602      ;
; 1.675 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.608      ;
; 1.675 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.608      ;
; 1.675 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.608      ;
; 1.675 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.608      ;
; 1.716 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.649      ;
; 1.716 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.649      ;
; 1.716 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.649      ;
; 1.716 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.649      ;
; 1.716 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.649      ;
; 1.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.655      ;
; 1.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.655      ;
; 1.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.655      ;
; 1.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.655      ;
; 1.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.655      ;
; 1.725 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.658      ;
; 1.725 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.658      ;
; 1.725 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.658      ;
; 1.725 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.658      ;
; 1.725 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.658      ;
; 1.731 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.664      ;
; 1.731 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.664      ;
; 1.731 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.664      ;
; 1.731 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.664      ;
; 1.731 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.664      ;
; 1.742 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.215     ; 1.679      ;
; 1.742 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.215     ; 1.679      ;
; 1.742 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.215     ; 1.679      ;
; 1.742 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.215     ; 1.679      ;
; 1.748 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.681      ;
; 1.748 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.681      ;
; 1.748 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.681      ;
; 1.748 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.681      ;
; 1.748 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.681      ;
; 1.753 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.686      ;
; 1.753 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.686      ;
; 1.753 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.219     ; 1.686      ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                  ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 3.809 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.083     ; 1.878      ;
; 3.809 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.064     ; 1.897      ;
; 3.809 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.064     ; 1.897      ;
; 3.809 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.064     ; 1.897      ;
; 3.809 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.064     ; 1.897      ;
; 3.809 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.064     ; 1.897      ;
; 3.809 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.064     ; 1.897      ;
; 3.809 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.064     ; 1.897      ;
; 3.809 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.064     ; 1.897      ;
; 3.809 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[6]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.064     ; 1.897      ;
; 3.809 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.064     ; 1.897      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.900      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.900      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.900      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.061     ; 1.901      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.900      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.061     ; 1.901      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.061     ; 1.901      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.900      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.900      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.900      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.900      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.900      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.900      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.061     ; 1.901      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.903      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.903      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.903      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.903      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.061     ; 1.901      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.061     ; 1.901      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.903      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.903      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 1.902      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.061     ; 1.901      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 1.902      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.061     ; 1.901      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.900      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 1.902      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.900      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 1.902      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.900      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 1.902      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.900      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 1.902      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.900      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 1.902      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.900      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.078     ; 1.884      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.073     ; 1.889      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.074     ; 1.888      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.074     ; 1.888      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.073     ; 1.889      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.072     ; 1.890      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.073     ; 1.889      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.073     ; 1.889      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.072     ; 1.890      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.073     ; 1.889      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.073     ; 1.889      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.078     ; 1.884      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.073     ; 1.889      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.074     ; 1.888      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.073     ; 1.889      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.073     ; 1.889      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.073     ; 1.889      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.073     ; 1.889      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.073     ; 1.889      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.072     ; 1.890      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.073     ; 1.889      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.064     ; 1.898      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.073     ; 1.889      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.074     ; 1.888      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.074     ; 1.888      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.074     ; 1.888      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.078     ; 1.884      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.078     ; 1.884      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.070     ; 1.892      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.069     ; 1.893      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 1.900      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.063     ; 1.899      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.063     ; 1.899      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.063     ; 1.899      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'GPIO_1[0]'                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'rClk[0]'                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg8 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]                            ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                          ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                          ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a29~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a29~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a30~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a30~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a31~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a31~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; MIPS:u10|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a4~porta_memory_reg0  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; 2.700  ; 2.700  ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; 2.700  ; 2.700  ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 0.949  ; 0.949  ; Rise       ; CLOCK_50                        ;
;  SW[0]       ; CLOCK_50                        ; 0.949  ; 0.949  ; Rise       ; CLOCK_50                        ;
;  SW[1]       ; CLOCK_50                        ; 0.036  ; 0.036  ; Rise       ; CLOCK_50                        ;
;  SW[2]       ; CLOCK_50                        ; 0.004  ; 0.004  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; -0.676 ; -0.676 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; -0.746 ; -0.746 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; -0.829 ; -0.829 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; -0.730 ; -0.730 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; -0.807 ; -0.807 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; -0.819 ; -0.819 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; -0.788 ; -0.788 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; -0.676 ; -0.676 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; -0.730 ; -0.730 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; -0.829 ; -0.829 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; -0.720 ; -0.720 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; -0.829 ; -0.829 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; -0.807 ; -0.807 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; -0.888 ; -0.888 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; -0.852 ; -0.852 ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; 1.966  ; 1.966  ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; 1.966  ; 1.966  ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; 1.775  ; 1.775  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.077  ; 3.077  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.077  ; 3.077  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.131  ; 1.131  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.131  ; 1.131  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 4.147  ; 4.147  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 4.077  ; 4.077  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 4.147  ; 4.147  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10] ; CLOCK_50                        ; 4.072  ; 4.072  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 4.092  ; 4.092  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; -1.824 ; -1.824 ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; -1.824 ; -1.824 ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 0.506  ; 0.506  ; Rise       ; CLOCK_50                        ;
;  SW[0]       ; CLOCK_50                        ; 0.506  ; 0.506  ; Rise       ; CLOCK_50                        ;
;  SW[1]       ; CLOCK_50                        ; 0.201  ; 0.201  ; Rise       ; CLOCK_50                        ;
;  SW[2]       ; CLOCK_50                        ; 0.207  ; 0.207  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; 0.974  ; 0.974  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; 0.847  ; 0.847  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; 0.930  ; 0.930  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; 0.831  ; 0.831  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; 0.908  ; 0.908  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; 0.920  ; 0.920  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; 0.889  ; 0.889  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; 0.777  ; 0.777  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; 0.831  ; 0.831  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; 0.930  ; 0.930  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; 0.821  ; 0.821  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; 0.930  ; 0.930  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; 0.908  ; 0.908  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; 0.974  ; 0.974  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; 0.938  ; 0.938  ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; -1.655 ; -1.655 ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; -1.846 ; -1.846 ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; -1.655 ; -1.655 ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -2.772 ; -2.772 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -2.772 ; -2.772 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.048 ; -0.048 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.048 ; -0.048 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -3.952 ; -3.952 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -3.957 ; -3.957 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -4.027 ; -4.027 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10] ; CLOCK_50                        ; -3.952 ; -3.952 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -3.972 ; -3.972 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 4.967  ; 4.967  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 4.967  ; 4.967  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; CLOCK_50                        ; 16.409 ; 16.409 ; Rise       ; CLOCK_50                        ;
;  HEX0[0]       ; CLOCK_50                        ; 16.388 ; 16.388 ; Rise       ; CLOCK_50                        ;
;  HEX0[1]       ; CLOCK_50                        ; 16.409 ; 16.409 ; Rise       ; CLOCK_50                        ;
;  HEX0[2]       ; CLOCK_50                        ; 16.353 ; 16.353 ; Rise       ; CLOCK_50                        ;
;  HEX0[3]       ; CLOCK_50                        ; 16.399 ; 16.399 ; Rise       ; CLOCK_50                        ;
;  HEX0[4]       ; CLOCK_50                        ; 16.294 ; 16.294 ; Rise       ; CLOCK_50                        ;
;  HEX0[5]       ; CLOCK_50                        ; 16.287 ; 16.287 ; Rise       ; CLOCK_50                        ;
;  HEX0[6]       ; CLOCK_50                        ; 16.286 ; 16.286 ; Rise       ; CLOCK_50                        ;
; HEX1[*]        ; CLOCK_50                        ; 16.692 ; 16.692 ; Rise       ; CLOCK_50                        ;
;  HEX1[0]       ; CLOCK_50                        ; 16.681 ; 16.681 ; Rise       ; CLOCK_50                        ;
;  HEX1[1]       ; CLOCK_50                        ; 16.520 ; 16.520 ; Rise       ; CLOCK_50                        ;
;  HEX1[2]       ; CLOCK_50                        ; 16.528 ; 16.528 ; Rise       ; CLOCK_50                        ;
;  HEX1[3]       ; CLOCK_50                        ; 16.532 ; 16.532 ; Rise       ; CLOCK_50                        ;
;  HEX1[4]       ; CLOCK_50                        ; 16.536 ; 16.536 ; Rise       ; CLOCK_50                        ;
;  HEX1[5]       ; CLOCK_50                        ; 16.692 ; 16.692 ; Rise       ; CLOCK_50                        ;
;  HEX1[6]       ; CLOCK_50                        ; 16.632 ; 16.632 ; Rise       ; CLOCK_50                        ;
; HEX2[*]        ; CLOCK_50                        ; 16.314 ; 16.314 ; Rise       ; CLOCK_50                        ;
;  HEX2[0]       ; CLOCK_50                        ; 16.222 ; 16.222 ; Rise       ; CLOCK_50                        ;
;  HEX2[1]       ; CLOCK_50                        ; 16.158 ; 16.158 ; Rise       ; CLOCK_50                        ;
;  HEX2[2]       ; CLOCK_50                        ; 16.198 ; 16.198 ; Rise       ; CLOCK_50                        ;
;  HEX2[3]       ; CLOCK_50                        ; 16.193 ; 16.193 ; Rise       ; CLOCK_50                        ;
;  HEX2[4]       ; CLOCK_50                        ; 16.253 ; 16.253 ; Rise       ; CLOCK_50                        ;
;  HEX2[5]       ; CLOCK_50                        ; 16.284 ; 16.284 ; Rise       ; CLOCK_50                        ;
;  HEX2[6]       ; CLOCK_50                        ; 16.314 ; 16.314 ; Rise       ; CLOCK_50                        ;
; HEX3[*]        ; CLOCK_50                        ; 16.778 ; 16.778 ; Rise       ; CLOCK_50                        ;
;  HEX3[0]       ; CLOCK_50                        ; 16.575 ; 16.575 ; Rise       ; CLOCK_50                        ;
;  HEX3[1]       ; CLOCK_50                        ; 16.777 ; 16.777 ; Rise       ; CLOCK_50                        ;
;  HEX3[2]       ; CLOCK_50                        ; 16.778 ; 16.778 ; Rise       ; CLOCK_50                        ;
;  HEX3[3]       ; CLOCK_50                        ; 16.651 ; 16.651 ; Rise       ; CLOCK_50                        ;
;  HEX3[4]       ; CLOCK_50                        ; 16.634 ; 16.634 ; Rise       ; CLOCK_50                        ;
;  HEX3[5]       ; CLOCK_50                        ; 16.508 ; 16.508 ; Rise       ; CLOCK_50                        ;
;  HEX3[6]       ; CLOCK_50                        ; 16.654 ; 16.654 ; Rise       ; CLOCK_50                        ;
; VGA_B[*]       ; CLOCK_50                        ; 5.137  ; 5.137  ; Rise       ; CLOCK_50                        ;
;  VGA_B[0]      ; CLOCK_50                        ; 5.137  ; 5.137  ; Rise       ; CLOCK_50                        ;
;  VGA_B[1]      ; CLOCK_50                        ; 5.037  ; 5.037  ; Rise       ; CLOCK_50                        ;
;  VGA_B[2]      ; CLOCK_50                        ; 5.023  ; 5.023  ; Rise       ; CLOCK_50                        ;
;  VGA_B[3]      ; CLOCK_50                        ; 4.896  ; 4.896  ; Rise       ; CLOCK_50                        ;
; VGA_G[*]       ; CLOCK_50                        ; 5.247  ; 5.247  ; Rise       ; CLOCK_50                        ;
;  VGA_G[0]      ; CLOCK_50                        ; 5.247  ; 5.247  ; Rise       ; CLOCK_50                        ;
;  VGA_G[1]      ; CLOCK_50                        ; 5.156  ; 5.156  ; Rise       ; CLOCK_50                        ;
;  VGA_G[2]      ; CLOCK_50                        ; 5.237  ; 5.237  ; Rise       ; CLOCK_50                        ;
;  VGA_G[3]      ; CLOCK_50                        ; 5.020  ; 5.020  ; Rise       ; CLOCK_50                        ;
; VGA_R[*]       ; CLOCK_50                        ; 5.464  ; 5.464  ; Rise       ; CLOCK_50                        ;
;  VGA_R[0]      ; CLOCK_50                        ; 5.227  ; 5.227  ; Rise       ; CLOCK_50                        ;
;  VGA_R[1]      ; CLOCK_50                        ; 5.464  ; 5.464  ; Rise       ; CLOCK_50                        ;
;  VGA_R[2]      ; CLOCK_50                        ; 5.343  ; 5.343  ; Rise       ; CLOCK_50                        ;
;  VGA_R[3]      ; CLOCK_50                        ; 4.990  ; 4.990  ; Rise       ; CLOCK_50                        ;
; LEDG[*]        ; GPIO_1[0]                       ; 4.590  ; 4.590  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 4.498  ; 4.498  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 4.214  ; 4.214  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 4.470  ; 4.470  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 4.471  ; 4.471  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 4.502  ; 4.502  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 4.590  ; 4.590  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 4.473  ; 4.473  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 4.167  ; 4.167  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 5.260  ; 5.260  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.480  ; 4.480  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 5.260  ; 5.260  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.595  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.595  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 2.516  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 2.516  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 5.941  ; 5.941  ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 5.941  ; 5.941  ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 5.834  ; 5.834  ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 5.823  ; 5.823  ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 5.695  ; 5.695  ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 6.051  ; 6.051  ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 6.051  ; 6.051  ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 5.953  ; 5.953  ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 6.037  ; 6.037  ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 5.819  ; 5.819  ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 4.163  ; 4.163  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 6.261  ; 6.261  ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 6.031  ; 6.031  ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 6.261  ; 6.261  ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 6.143  ; 6.143  ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 5.789  ; 5.789  ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 4.132  ; 4.132  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 2.516  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 2.516  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 2.152  ; 2.152  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.148  ; 2.148  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.127  ; 2.127  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.152  ; 2.152  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.150  ; 2.150  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 1.966  ; 1.966  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 1.855  ; 1.855  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 1.816  ; 1.816  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 1.819  ; 1.819  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 1.843  ; 1.843  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 1.825  ; 1.825  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.028  ; 2.028  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.802  ; 1.802  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 1.880  ; 1.880  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 2.148  ; 2.148  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 1.887  ; 1.887  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 1.865  ; 1.865  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 2.838  ; 2.838  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 2.665  ; 2.665  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 2.549  ; 2.549  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 2.673  ; 2.673  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 2.803  ; 2.803  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 2.816  ; 2.816  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 2.645  ; 2.645  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 2.838  ; 2.838  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 2.698  ; 2.698  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 2.570  ; 2.570  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 2.581  ; 2.581  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 2.535  ; 2.535  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 2.477  ; 2.477  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 2.617  ; 2.617  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 2.655  ; 2.655  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 2.574  ; 2.574  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 2.617  ; 2.617  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 2.013  ; 2.013  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 1.884  ; 1.884  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 2.159  ; 2.159  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 1.736  ; 1.736  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -3.119 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -3.119 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 4.967  ; 4.967  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 4.967  ; 4.967  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; CLOCK_50                        ; 5.027  ; 5.027  ; Rise       ; CLOCK_50                        ;
;  HEX0[0]       ; CLOCK_50                        ; 5.123  ; 5.123  ; Rise       ; CLOCK_50                        ;
;  HEX0[1]       ; CLOCK_50                        ; 5.148  ; 5.148  ; Rise       ; CLOCK_50                        ;
;  HEX0[2]       ; CLOCK_50                        ; 5.095  ; 5.095  ; Rise       ; CLOCK_50                        ;
;  HEX0[3]       ; CLOCK_50                        ; 5.142  ; 5.142  ; Rise       ; CLOCK_50                        ;
;  HEX0[4]       ; CLOCK_50                        ; 5.029  ; 5.029  ; Rise       ; CLOCK_50                        ;
;  HEX0[5]       ; CLOCK_50                        ; 5.028  ; 5.028  ; Rise       ; CLOCK_50                        ;
;  HEX0[6]       ; CLOCK_50                        ; 5.027  ; 5.027  ; Rise       ; CLOCK_50                        ;
; HEX1[*]        ; CLOCK_50                        ; 5.077  ; 5.077  ; Rise       ; CLOCK_50                        ;
;  HEX1[0]       ; CLOCK_50                        ; 5.242  ; 5.242  ; Rise       ; CLOCK_50                        ;
;  HEX1[1]       ; CLOCK_50                        ; 5.079  ; 5.079  ; Rise       ; CLOCK_50                        ;
;  HEX1[2]       ; CLOCK_50                        ; 5.077  ; 5.077  ; Rise       ; CLOCK_50                        ;
;  HEX1[3]       ; CLOCK_50                        ; 5.087  ; 5.087  ; Rise       ; CLOCK_50                        ;
;  HEX1[4]       ; CLOCK_50                        ; 5.101  ; 5.101  ; Rise       ; CLOCK_50                        ;
;  HEX1[5]       ; CLOCK_50                        ; 5.246  ; 5.246  ; Rise       ; CLOCK_50                        ;
;  HEX1[6]       ; CLOCK_50                        ; 5.190  ; 5.190  ; Rise       ; CLOCK_50                        ;
; HEX2[*]        ; CLOCK_50                        ; 5.084  ; 5.084  ; Rise       ; CLOCK_50                        ;
;  HEX2[0]       ; CLOCK_50                        ; 5.154  ; 5.154  ; Rise       ; CLOCK_50                        ;
;  HEX2[1]       ; CLOCK_50                        ; 5.084  ; 5.084  ; Rise       ; CLOCK_50                        ;
;  HEX2[2]       ; CLOCK_50                        ; 5.130  ; 5.130  ; Rise       ; CLOCK_50                        ;
;  HEX2[3]       ; CLOCK_50                        ; 5.122  ; 5.122  ; Rise       ; CLOCK_50                        ;
;  HEX2[4]       ; CLOCK_50                        ; 5.181  ; 5.181  ; Rise       ; CLOCK_50                        ;
;  HEX2[5]       ; CLOCK_50                        ; 5.216  ; 5.216  ; Rise       ; CLOCK_50                        ;
;  HEX2[6]       ; CLOCK_50                        ; 5.241  ; 5.241  ; Rise       ; CLOCK_50                        ;
; HEX3[*]        ; CLOCK_50                        ; 5.256  ; 5.256  ; Rise       ; CLOCK_50                        ;
;  HEX3[0]       ; CLOCK_50                        ; 5.323  ; 5.323  ; Rise       ; CLOCK_50                        ;
;  HEX3[1]       ; CLOCK_50                        ; 5.525  ; 5.525  ; Rise       ; CLOCK_50                        ;
;  HEX3[2]       ; CLOCK_50                        ; 5.526  ; 5.526  ; Rise       ; CLOCK_50                        ;
;  HEX3[3]       ; CLOCK_50                        ; 5.399  ; 5.399  ; Rise       ; CLOCK_50                        ;
;  HEX3[4]       ; CLOCK_50                        ; 5.382  ; 5.382  ; Rise       ; CLOCK_50                        ;
;  HEX3[5]       ; CLOCK_50                        ; 5.256  ; 5.256  ; Rise       ; CLOCK_50                        ;
;  HEX3[6]       ; CLOCK_50                        ; 5.402  ; 5.402  ; Rise       ; CLOCK_50                        ;
; VGA_B[*]       ; CLOCK_50                        ; 4.896  ; 4.896  ; Rise       ; CLOCK_50                        ;
;  VGA_B[0]      ; CLOCK_50                        ; 5.137  ; 5.137  ; Rise       ; CLOCK_50                        ;
;  VGA_B[1]      ; CLOCK_50                        ; 5.037  ; 5.037  ; Rise       ; CLOCK_50                        ;
;  VGA_B[2]      ; CLOCK_50                        ; 5.023  ; 5.023  ; Rise       ; CLOCK_50                        ;
;  VGA_B[3]      ; CLOCK_50                        ; 4.896  ; 4.896  ; Rise       ; CLOCK_50                        ;
; VGA_G[*]       ; CLOCK_50                        ; 5.020  ; 5.020  ; Rise       ; CLOCK_50                        ;
;  VGA_G[0]      ; CLOCK_50                        ; 5.247  ; 5.247  ; Rise       ; CLOCK_50                        ;
;  VGA_G[1]      ; CLOCK_50                        ; 5.156  ; 5.156  ; Rise       ; CLOCK_50                        ;
;  VGA_G[2]      ; CLOCK_50                        ; 5.237  ; 5.237  ; Rise       ; CLOCK_50                        ;
;  VGA_G[3]      ; CLOCK_50                        ; 5.020  ; 5.020  ; Rise       ; CLOCK_50                        ;
; VGA_R[*]       ; CLOCK_50                        ; 4.990  ; 4.990  ; Rise       ; CLOCK_50                        ;
;  VGA_R[0]      ; CLOCK_50                        ; 5.227  ; 5.227  ; Rise       ; CLOCK_50                        ;
;  VGA_R[1]      ; CLOCK_50                        ; 5.464  ; 5.464  ; Rise       ; CLOCK_50                        ;
;  VGA_R[2]      ; CLOCK_50                        ; 5.343  ; 5.343  ; Rise       ; CLOCK_50                        ;
;  VGA_R[3]      ; CLOCK_50                        ; 4.990  ; 4.990  ; Rise       ; CLOCK_50                        ;
; LEDG[*]        ; GPIO_1[0]                       ; 4.167  ; 4.167  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 4.498  ; 4.498  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 4.214  ; 4.214  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 4.470  ; 4.470  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 4.471  ; 4.471  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 4.502  ; 4.502  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 4.590  ; 4.590  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 4.473  ; 4.473  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 4.167  ; 4.167  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.431  ; 3.595  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.480  ; 4.480  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.431  ; 3.595  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.595  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.595  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 2.516  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 2.516  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 5.030  ; 5.030  ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 5.276  ; 5.276  ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 5.168  ; 5.168  ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 5.158  ; 5.158  ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 5.030  ; 5.030  ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 5.154  ; 5.154  ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 5.386  ; 5.386  ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 5.287  ; 5.287  ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 5.372  ; 5.372  ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 5.154  ; 5.154  ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 4.163  ; 4.163  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 5.124  ; 5.124  ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 5.366  ; 5.366  ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 5.595  ; 5.595  ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 5.478  ; 5.478  ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 5.124  ; 5.124  ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 4.132  ; 4.132  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 2.516  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 2.516  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 1.802  ; 1.802  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.148  ; 2.148  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.127  ; 2.127  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.152  ; 2.152  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.150  ; 2.150  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 1.966  ; 1.966  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 1.855  ; 1.855  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 1.816  ; 1.816  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 1.819  ; 1.819  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 1.843  ; 1.843  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 1.825  ; 1.825  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.028  ; 2.028  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.802  ; 1.802  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 1.880  ; 1.880  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 2.148  ; 2.148  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 1.887  ; 1.887  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 1.865  ; 1.865  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 2.208  ; 2.208  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 2.382  ; 2.382  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 2.401  ; 2.401  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 2.594  ; 2.594  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 2.565  ; 2.565  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 2.591  ; 2.591  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 2.511  ; 2.511  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 2.542  ; 2.542  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 2.532  ; 2.532  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 2.348  ; 2.348  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 2.381  ; 2.381  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 2.208  ; 2.208  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 2.280  ; 2.280  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 2.359  ; 2.359  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 2.432  ; 2.432  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 2.513  ; 2.513  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 2.512  ; 2.512  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 2.013  ; 2.013  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 1.884  ; 1.884  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 2.159  ; 2.159  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 1.736  ; 1.736  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -3.119 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -3.119 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.289 ;    ;    ; 2.289 ;
; SW[1]      ; LEDR[1]     ; 2.423 ;    ;    ; 2.423 ;
; SW[2]      ; LEDR[2]     ; 2.611 ;    ;    ; 2.611 ;
; SW[3]      ; LEDR[3]     ; 2.778 ;    ;    ; 2.778 ;
; SW[4]      ; LEDR[4]     ; 2.626 ;    ;    ; 2.626 ;
; SW[5]      ; LEDR[5]     ; 2.916 ;    ;    ; 2.916 ;
; SW[6]      ; LEDR[6]     ; 2.511 ;    ;    ; 2.511 ;
; SW[7]      ; LEDR[7]     ; 3.280 ;    ;    ; 3.280 ;
; SW[8]      ; LEDR[8]     ; 3.139 ;    ;    ; 3.139 ;
; SW[9]      ; LEDR[9]     ; 3.034 ;    ;    ; 3.034 ;
; UART_RXD   ; UART_TXD    ; 5.009 ;    ;    ; 5.009 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.289 ;    ;    ; 2.289 ;
; SW[1]      ; LEDR[1]     ; 2.423 ;    ;    ; 2.423 ;
; SW[2]      ; LEDR[2]     ; 2.611 ;    ;    ; 2.611 ;
; SW[3]      ; LEDR[3]     ; 2.778 ;    ;    ; 2.778 ;
; SW[4]      ; LEDR[4]     ; 2.626 ;    ;    ; 2.626 ;
; SW[5]      ; LEDR[5]     ; 2.916 ;    ;    ; 2.916 ;
; SW[6]      ; LEDR[6]     ; 2.511 ;    ;    ; 2.511 ;
; SW[7]      ; LEDR[7]     ; 3.280 ;    ;    ; 3.280 ;
; SW[8]      ; LEDR[8]     ; 3.139 ;    ;    ; 3.139 ;
; SW[9]      ; LEDR[9]     ; 3.034 ;    ;    ; 3.034 ;
; UART_RXD   ; UART_TXD    ; 5.009 ;    ;    ; 5.009 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------+
; Output Enable Times                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                ;
+--------------+------------+-------+------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.575 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.718 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.718 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.732 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.732 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.748 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.718 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.758 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.758 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.728 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.728 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.723 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.723 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.575 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.575 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.575 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.575 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                            ;
+--------------+------------+-------+------+------------+--------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                ;
+--------------+------------+-------+------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.575 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.718 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.718 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.732 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.732 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.748 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.718 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.758 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.758 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.728 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.728 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.723 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.723 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.575 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.575 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.575 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.575 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.575     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.718     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.718     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.732     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.732     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.748     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.718     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.758     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.758     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.728     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.728     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.723     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.723     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.575     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.575     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.575     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.575     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.575     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.718     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.718     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.732     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.732     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.748     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.718     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.758     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.758     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.728     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.728     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.723     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.723     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.575     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.575     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.575     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.575     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+----------------------------------+------------+--------+-----------+---------+---------------------+
; Clock                            ; Setup      ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+----------------------------------+------------+--------+-----------+---------+---------------------+
; Worst-case Slack                 ; -80.545    ; -2.695 ; -4.679    ; 0.663   ; -2.333              ;
;  CLOCK_50                        ; -13.532    ; -2.695 ; 14.420    ; 1.172   ; 7.436               ;
;  GPIO_1[0]                       ; -80.545    ; -0.038 ; -1.797    ; 0.663   ; -2.333              ;
;  I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -4.883     ; 0.215  ; -4.679    ; 1.214   ; -0.611              ;
;  rClk[0]                         ; -8.492     ; 0.215  ; -3.617    ; 0.875   ; -2.064              ;
;  u6|altpll_component|pll|clk[0]  ; -4.429     ; 0.215  ; -2.451    ; 3.809   ; 1.436               ;
; Design-wide TNS                  ; -18991.838 ; -5.402 ; -1088.171 ; 0.0     ; -6115.103           ;
;  CLOCK_50                        ; -373.298   ; -5.378 ; 0.000     ; 0.000   ; 0.000               ;
;  GPIO_1[0]                       ; -17602.158 ; -0.041 ; -163.600  ; 0.000   ; -5748.711           ;
;  I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -284.791   ; 0.000  ; -105.445  ; 0.000   ; -87.984             ;
;  rClk[0]                         ; -460.974   ; 0.000  ; -293.573  ; 0.000   ; -278.408            ;
;  u6|altpll_component|pll|clk[0]  ; -270.617   ; 0.000  ; -525.553  ; 0.000   ; 0.000               ;
+----------------------------------+------------+--------+-----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; 5.944  ; 5.944  ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; 5.944  ; 5.944  ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 3.903  ; 3.903  ; Rise       ; CLOCK_50                        ;
;  SW[0]       ; CLOCK_50                        ; 3.903  ; 3.903  ; Rise       ; CLOCK_50                        ;
;  SW[1]       ; CLOCK_50                        ; 1.371  ; 1.371  ; Rise       ; CLOCK_50                        ;
;  SW[2]       ; CLOCK_50                        ; 1.260  ; 1.260  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; -0.676 ; -0.676 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; -0.746 ; -0.746 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; -0.829 ; -0.829 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; -0.730 ; -0.730 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; -0.807 ; -0.807 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; -0.819 ; -0.819 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; -0.788 ; -0.788 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; -0.676 ; -0.676 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; -0.730 ; -0.730 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; -0.829 ; -0.829 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; -0.720 ; -0.720 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; -0.829 ; -0.829 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; -0.807 ; -0.807 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; -0.888 ; -0.888 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; -0.852 ; -0.852 ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; 3.340  ; 3.340  ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; 3.340  ; 3.340  ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; 2.922  ; 2.922  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 6.737  ; 6.737  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 6.737  ; 6.737  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.028  ; 4.028  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.028  ; 4.028  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 7.252  ; 7.252  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 7.135  ; 7.135  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 7.252  ; 7.252  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10] ; CLOCK_50                        ; 7.122  ; 7.122  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 7.121  ; 7.121  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; -1.824 ; -1.824 ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; -1.824 ; -1.824 ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 0.506  ; 0.506  ; Rise       ; CLOCK_50                        ;
;  SW[0]       ; CLOCK_50                        ; 0.506  ; 0.506  ; Rise       ; CLOCK_50                        ;
;  SW[1]       ; CLOCK_50                        ; 0.201  ; 0.201  ; Rise       ; CLOCK_50                        ;
;  SW[2]       ; CLOCK_50                        ; 0.207  ; 0.207  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; 2.232  ; 2.232  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; 2.005  ; 2.005  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; 2.138  ; 2.138  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; 1.910  ; 1.910  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; 2.012  ; 2.012  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; 2.128  ; 2.128  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; 1.993  ; 1.993  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; 1.789  ; 1.789  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; 1.910  ; 1.910  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; 2.138  ; 2.138  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; 1.900  ; 1.900  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; 2.138  ; 2.138  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; 2.012  ; 2.012  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; 2.232  ; 2.232  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; 2.147  ; 2.147  ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; -1.655 ; -1.655 ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; -1.846 ; -1.846 ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; -1.655 ; -1.655 ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -2.772 ; -2.772 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -2.772 ; -2.772 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.048 ; -0.048 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.048 ; -0.048 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -3.952 ; -3.952 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -3.957 ; -3.957 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -4.027 ; -4.027 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10] ; CLOCK_50                        ; -3.952 ; -3.952 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -3.972 ; -3.972 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 9.982  ; 9.982  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 9.982  ; 9.982  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; CLOCK_50                        ; 40.544 ; 40.544 ; Rise       ; CLOCK_50                        ;
;  HEX0[0]       ; CLOCK_50                        ; 40.516 ; 40.516 ; Rise       ; CLOCK_50                        ;
;  HEX0[1]       ; CLOCK_50                        ; 40.544 ; 40.544 ; Rise       ; CLOCK_50                        ;
;  HEX0[2]       ; CLOCK_50                        ; 40.392 ; 40.392 ; Rise       ; CLOCK_50                        ;
;  HEX0[3]       ; CLOCK_50                        ; 40.528 ; 40.528 ; Rise       ; CLOCK_50                        ;
;  HEX0[4]       ; CLOCK_50                        ; 40.211 ; 40.211 ; Rise       ; CLOCK_50                        ;
;  HEX0[5]       ; CLOCK_50                        ; 40.210 ; 40.210 ; Rise       ; CLOCK_50                        ;
;  HEX0[6]       ; CLOCK_50                        ; 40.208 ; 40.208 ; Rise       ; CLOCK_50                        ;
; HEX1[*]        ; CLOCK_50                        ; 41.679 ; 41.679 ; Rise       ; CLOCK_50                        ;
;  HEX1[0]       ; CLOCK_50                        ; 41.666 ; 41.666 ; Rise       ; CLOCK_50                        ;
;  HEX1[1]       ; CLOCK_50                        ; 41.329 ; 41.329 ; Rise       ; CLOCK_50                        ;
;  HEX1[2]       ; CLOCK_50                        ; 41.332 ; 41.332 ; Rise       ; CLOCK_50                        ;
;  HEX1[3]       ; CLOCK_50                        ; 41.341 ; 41.341 ; Rise       ; CLOCK_50                        ;
;  HEX1[4]       ; CLOCK_50                        ; 41.301 ; 41.301 ; Rise       ; CLOCK_50                        ;
;  HEX1[5]       ; CLOCK_50                        ; 41.679 ; 41.679 ; Rise       ; CLOCK_50                        ;
;  HEX1[6]       ; CLOCK_50                        ; 41.588 ; 41.588 ; Rise       ; CLOCK_50                        ;
; HEX2[*]        ; CLOCK_50                        ; 40.897 ; 40.897 ; Rise       ; CLOCK_50                        ;
;  HEX2[0]       ; CLOCK_50                        ; 40.740 ; 40.740 ; Rise       ; CLOCK_50                        ;
;  HEX2[1]       ; CLOCK_50                        ; 40.526 ; 40.526 ; Rise       ; CLOCK_50                        ;
;  HEX2[2]       ; CLOCK_50                        ; 40.565 ; 40.565 ; Rise       ; CLOCK_50                        ;
;  HEX2[3]       ; CLOCK_50                        ; 40.560 ; 40.560 ; Rise       ; CLOCK_50                        ;
;  HEX2[4]       ; CLOCK_50                        ; 40.771 ; 40.771 ; Rise       ; CLOCK_50                        ;
;  HEX2[5]       ; CLOCK_50                        ; 40.866 ; 40.866 ; Rise       ; CLOCK_50                        ;
;  HEX2[6]       ; CLOCK_50                        ; 40.897 ; 40.897 ; Rise       ; CLOCK_50                        ;
; HEX3[*]        ; CLOCK_50                        ; 41.842 ; 41.842 ; Rise       ; CLOCK_50                        ;
;  HEX3[0]       ; CLOCK_50                        ; 41.528 ; 41.528 ; Rise       ; CLOCK_50                        ;
;  HEX3[1]       ; CLOCK_50                        ; 41.842 ; 41.842 ; Rise       ; CLOCK_50                        ;
;  HEX3[2]       ; CLOCK_50                        ; 41.839 ; 41.839 ; Rise       ; CLOCK_50                        ;
;  HEX3[3]       ; CLOCK_50                        ; 41.675 ; 41.675 ; Rise       ; CLOCK_50                        ;
;  HEX3[4]       ; CLOCK_50                        ; 41.654 ; 41.654 ; Rise       ; CLOCK_50                        ;
;  HEX3[5]       ; CLOCK_50                        ; 41.313 ; 41.313 ; Rise       ; CLOCK_50                        ;
;  HEX3[6]       ; CLOCK_50                        ; 41.673 ; 41.673 ; Rise       ; CLOCK_50                        ;
; VGA_B[*]       ; CLOCK_50                        ; 10.412 ; 10.412 ; Rise       ; CLOCK_50                        ;
;  VGA_B[0]      ; CLOCK_50                        ; 10.412 ; 10.412 ; Rise       ; CLOCK_50                        ;
;  VGA_B[1]      ; CLOCK_50                        ; 10.154 ; 10.154 ; Rise       ; CLOCK_50                        ;
;  VGA_B[2]      ; CLOCK_50                        ; 10.120 ; 10.120 ; Rise       ; CLOCK_50                        ;
;  VGA_B[3]      ; CLOCK_50                        ; 9.759  ; 9.759  ; Rise       ; CLOCK_50                        ;
; VGA_G[*]       ; CLOCK_50                        ; 10.704 ; 10.704 ; Rise       ; CLOCK_50                        ;
;  VGA_G[0]      ; CLOCK_50                        ; 10.704 ; 10.704 ; Rise       ; CLOCK_50                        ;
;  VGA_G[1]      ; CLOCK_50                        ; 10.450 ; 10.450 ; Rise       ; CLOCK_50                        ;
;  VGA_G[2]      ; CLOCK_50                        ; 10.697 ; 10.697 ; Rise       ; CLOCK_50                        ;
;  VGA_G[3]      ; CLOCK_50                        ; 9.918  ; 9.918  ; Rise       ; CLOCK_50                        ;
; VGA_R[*]       ; CLOCK_50                        ; 11.298 ; 11.298 ; Rise       ; CLOCK_50                        ;
;  VGA_R[0]      ; CLOCK_50                        ; 10.684 ; 10.684 ; Rise       ; CLOCK_50                        ;
;  VGA_R[1]      ; CLOCK_50                        ; 11.298 ; 11.298 ; Rise       ; CLOCK_50                        ;
;  VGA_R[2]      ; CLOCK_50                        ; 10.980 ; 10.980 ; Rise       ; CLOCK_50                        ;
;  VGA_R[3]      ; CLOCK_50                        ; 9.888  ; 9.888  ; Rise       ; CLOCK_50                        ;
; LEDG[*]        ; GPIO_1[0]                       ; 9.775  ; 9.775  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 9.704  ; 9.704  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 8.919  ; 8.919  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 9.412  ; 9.412  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 9.666  ; 9.666  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 9.775  ; 9.775  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 9.751  ; 9.751  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 9.719  ; 9.719  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 8.729  ; 8.729  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 11.023 ; 11.023 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 8.862  ; 8.862  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 11.023 ; 11.023 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 8.272  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 8.272  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 5.680  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 5.680  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 12.826 ; 12.826 ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 12.826 ; 12.826 ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 12.552 ; 12.552 ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 12.528 ; 12.528 ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 12.160 ; 12.160 ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 13.118 ; 13.118 ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 13.118 ; 13.118 ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 12.848 ; 12.848 ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 13.105 ; 13.105 ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 12.319 ; 12.319 ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 8.128  ; 8.128  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 13.696 ; 13.696 ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 13.098 ; 13.098 ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 13.696 ; 13.696 ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 13.388 ; 13.388 ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 12.289 ; 12.289 ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 8.094  ; 8.094  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 5.680  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 5.680  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 5.359  ; 5.359  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 5.359  ; 5.359  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 5.326  ; 5.326  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 5.356  ; 5.356  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 5.349  ; 5.349  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 4.946  ; 4.946  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 4.669  ; 4.669  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 4.584  ; 4.584  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 4.589  ; 4.589  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 4.626  ; 4.626  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 4.598  ; 4.598  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 5.049  ; 5.049  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 4.564  ; 4.564  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 4.686  ; 4.686  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 5.217  ; 5.217  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 4.707  ; 4.707  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 4.677  ; 4.677  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 7.151  ; 7.151  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 6.780  ; 6.780  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 6.367  ; 6.367  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 6.741  ; 6.741  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 7.074  ; 7.074  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 7.065  ; 7.065  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 6.716  ; 6.716  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 7.151  ; 7.151  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 6.774  ; 6.774  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 6.608  ; 6.608  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 6.602  ; 6.602  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 6.493  ; 6.493  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 6.287  ; 6.287  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 6.647  ; 6.647  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 6.781  ; 6.781  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 6.559  ; 6.559  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 6.650  ; 6.650  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 4.938  ; 4.938  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 4.696  ; 4.696  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 5.493  ; 5.493  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 4.331  ; 4.331  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -1.928 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -1.928 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 4.967  ; 4.967  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 4.967  ; 4.967  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; CLOCK_50                        ; 5.027  ; 5.027  ; Rise       ; CLOCK_50                        ;
;  HEX0[0]       ; CLOCK_50                        ; 5.123  ; 5.123  ; Rise       ; CLOCK_50                        ;
;  HEX0[1]       ; CLOCK_50                        ; 5.148  ; 5.148  ; Rise       ; CLOCK_50                        ;
;  HEX0[2]       ; CLOCK_50                        ; 5.095  ; 5.095  ; Rise       ; CLOCK_50                        ;
;  HEX0[3]       ; CLOCK_50                        ; 5.142  ; 5.142  ; Rise       ; CLOCK_50                        ;
;  HEX0[4]       ; CLOCK_50                        ; 5.029  ; 5.029  ; Rise       ; CLOCK_50                        ;
;  HEX0[5]       ; CLOCK_50                        ; 5.028  ; 5.028  ; Rise       ; CLOCK_50                        ;
;  HEX0[6]       ; CLOCK_50                        ; 5.027  ; 5.027  ; Rise       ; CLOCK_50                        ;
; HEX1[*]        ; CLOCK_50                        ; 5.077  ; 5.077  ; Rise       ; CLOCK_50                        ;
;  HEX1[0]       ; CLOCK_50                        ; 5.242  ; 5.242  ; Rise       ; CLOCK_50                        ;
;  HEX1[1]       ; CLOCK_50                        ; 5.079  ; 5.079  ; Rise       ; CLOCK_50                        ;
;  HEX1[2]       ; CLOCK_50                        ; 5.077  ; 5.077  ; Rise       ; CLOCK_50                        ;
;  HEX1[3]       ; CLOCK_50                        ; 5.087  ; 5.087  ; Rise       ; CLOCK_50                        ;
;  HEX1[4]       ; CLOCK_50                        ; 5.101  ; 5.101  ; Rise       ; CLOCK_50                        ;
;  HEX1[5]       ; CLOCK_50                        ; 5.246  ; 5.246  ; Rise       ; CLOCK_50                        ;
;  HEX1[6]       ; CLOCK_50                        ; 5.190  ; 5.190  ; Rise       ; CLOCK_50                        ;
; HEX2[*]        ; CLOCK_50                        ; 5.084  ; 5.084  ; Rise       ; CLOCK_50                        ;
;  HEX2[0]       ; CLOCK_50                        ; 5.154  ; 5.154  ; Rise       ; CLOCK_50                        ;
;  HEX2[1]       ; CLOCK_50                        ; 5.084  ; 5.084  ; Rise       ; CLOCK_50                        ;
;  HEX2[2]       ; CLOCK_50                        ; 5.130  ; 5.130  ; Rise       ; CLOCK_50                        ;
;  HEX2[3]       ; CLOCK_50                        ; 5.122  ; 5.122  ; Rise       ; CLOCK_50                        ;
;  HEX2[4]       ; CLOCK_50                        ; 5.181  ; 5.181  ; Rise       ; CLOCK_50                        ;
;  HEX2[5]       ; CLOCK_50                        ; 5.216  ; 5.216  ; Rise       ; CLOCK_50                        ;
;  HEX2[6]       ; CLOCK_50                        ; 5.241  ; 5.241  ; Rise       ; CLOCK_50                        ;
; HEX3[*]        ; CLOCK_50                        ; 5.256  ; 5.256  ; Rise       ; CLOCK_50                        ;
;  HEX3[0]       ; CLOCK_50                        ; 5.323  ; 5.323  ; Rise       ; CLOCK_50                        ;
;  HEX3[1]       ; CLOCK_50                        ; 5.525  ; 5.525  ; Rise       ; CLOCK_50                        ;
;  HEX3[2]       ; CLOCK_50                        ; 5.526  ; 5.526  ; Rise       ; CLOCK_50                        ;
;  HEX3[3]       ; CLOCK_50                        ; 5.399  ; 5.399  ; Rise       ; CLOCK_50                        ;
;  HEX3[4]       ; CLOCK_50                        ; 5.382  ; 5.382  ; Rise       ; CLOCK_50                        ;
;  HEX3[5]       ; CLOCK_50                        ; 5.256  ; 5.256  ; Rise       ; CLOCK_50                        ;
;  HEX3[6]       ; CLOCK_50                        ; 5.402  ; 5.402  ; Rise       ; CLOCK_50                        ;
; VGA_B[*]       ; CLOCK_50                        ; 4.896  ; 4.896  ; Rise       ; CLOCK_50                        ;
;  VGA_B[0]      ; CLOCK_50                        ; 5.137  ; 5.137  ; Rise       ; CLOCK_50                        ;
;  VGA_B[1]      ; CLOCK_50                        ; 5.037  ; 5.037  ; Rise       ; CLOCK_50                        ;
;  VGA_B[2]      ; CLOCK_50                        ; 5.023  ; 5.023  ; Rise       ; CLOCK_50                        ;
;  VGA_B[3]      ; CLOCK_50                        ; 4.896  ; 4.896  ; Rise       ; CLOCK_50                        ;
; VGA_G[*]       ; CLOCK_50                        ; 5.020  ; 5.020  ; Rise       ; CLOCK_50                        ;
;  VGA_G[0]      ; CLOCK_50                        ; 5.247  ; 5.247  ; Rise       ; CLOCK_50                        ;
;  VGA_G[1]      ; CLOCK_50                        ; 5.156  ; 5.156  ; Rise       ; CLOCK_50                        ;
;  VGA_G[2]      ; CLOCK_50                        ; 5.237  ; 5.237  ; Rise       ; CLOCK_50                        ;
;  VGA_G[3]      ; CLOCK_50                        ; 5.020  ; 5.020  ; Rise       ; CLOCK_50                        ;
; VGA_R[*]       ; CLOCK_50                        ; 4.990  ; 4.990  ; Rise       ; CLOCK_50                        ;
;  VGA_R[0]      ; CLOCK_50                        ; 5.227  ; 5.227  ; Rise       ; CLOCK_50                        ;
;  VGA_R[1]      ; CLOCK_50                        ; 5.464  ; 5.464  ; Rise       ; CLOCK_50                        ;
;  VGA_R[2]      ; CLOCK_50                        ; 5.343  ; 5.343  ; Rise       ; CLOCK_50                        ;
;  VGA_R[3]      ; CLOCK_50                        ; 4.990  ; 4.990  ; Rise       ; CLOCK_50                        ;
; LEDG[*]        ; GPIO_1[0]                       ; 4.167  ; 4.167  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 4.498  ; 4.498  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 4.214  ; 4.214  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 4.470  ; 4.470  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 4.471  ; 4.471  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 4.502  ; 4.502  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 4.590  ; 4.590  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 4.473  ; 4.473  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 4.167  ; 4.167  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.431  ; 3.595  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.480  ; 4.480  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.431  ; 3.595  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.595  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.595  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 2.516  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 2.516  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 5.030  ; 5.030  ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 5.276  ; 5.276  ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 5.168  ; 5.168  ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 5.158  ; 5.158  ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 5.030  ; 5.030  ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 5.154  ; 5.154  ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 5.386  ; 5.386  ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 5.287  ; 5.287  ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 5.372  ; 5.372  ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 5.154  ; 5.154  ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 4.163  ; 4.163  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 5.124  ; 5.124  ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 5.366  ; 5.366  ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 5.595  ; 5.595  ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 5.478  ; 5.478  ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 5.124  ; 5.124  ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 4.132  ; 4.132  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 2.516  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 2.516  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 1.802  ; 1.802  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.148  ; 2.148  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.127  ; 2.127  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.152  ; 2.152  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.150  ; 2.150  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 1.966  ; 1.966  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 1.855  ; 1.855  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 1.816  ; 1.816  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 1.819  ; 1.819  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 1.843  ; 1.843  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 1.825  ; 1.825  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.028  ; 2.028  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.802  ; 1.802  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 1.880  ; 1.880  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 2.148  ; 2.148  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 1.887  ; 1.887  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 1.865  ; 1.865  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 2.208  ; 2.208  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 2.382  ; 2.382  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 2.401  ; 2.401  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 2.594  ; 2.594  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 2.565  ; 2.565  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 2.591  ; 2.591  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 2.511  ; 2.511  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 2.542  ; 2.542  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 2.532  ; 2.532  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 2.348  ; 2.348  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 2.381  ; 2.381  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 2.208  ; 2.208  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 2.280  ; 2.280  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 2.359  ; 2.359  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 2.432  ; 2.432  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 2.513  ; 2.513  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 2.512  ; 2.512  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 2.013  ; 2.013  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 1.884  ; 1.884  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 2.159  ; 2.159  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 1.736  ; 1.736  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -3.119 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -3.119 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.635 ;    ;    ; 4.635 ;
; SW[1]      ; LEDR[1]     ; 4.978 ;    ;    ; 4.978 ;
; SW[2]      ; LEDR[2]     ; 5.387 ;    ;    ; 5.387 ;
; SW[3]      ; LEDR[3]     ; 5.679 ;    ;    ; 5.679 ;
; SW[4]      ; LEDR[4]     ; 5.305 ;    ;    ; 5.305 ;
; SW[5]      ; LEDR[5]     ; 6.331 ;    ;    ; 6.331 ;
; SW[6]      ; LEDR[6]     ; 5.136 ;    ;    ; 5.136 ;
; SW[7]      ; LEDR[7]     ; 6.741 ;    ;    ; 6.741 ;
; SW[8]      ; LEDR[8]     ; 6.548 ;    ;    ; 6.548 ;
; SW[9]      ; LEDR[9]     ; 6.362 ;    ;    ; 6.362 ;
; UART_RXD   ; UART_TXD    ; 9.565 ;    ;    ; 9.565 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.289 ;    ;    ; 2.289 ;
; SW[1]      ; LEDR[1]     ; 2.423 ;    ;    ; 2.423 ;
; SW[2]      ; LEDR[2]     ; 2.611 ;    ;    ; 2.611 ;
; SW[3]      ; LEDR[3]     ; 2.778 ;    ;    ; 2.778 ;
; SW[4]      ; LEDR[4]     ; 2.626 ;    ;    ; 2.626 ;
; SW[5]      ; LEDR[5]     ; 2.916 ;    ;    ; 2.916 ;
; SW[6]      ; LEDR[6]     ; 2.511 ;    ;    ; 2.511 ;
; SW[7]      ; LEDR[7]     ; 3.280 ;    ;    ; 3.280 ;
; SW[8]      ; LEDR[8]     ; 3.139 ;    ;    ; 3.139 ;
; SW[9]      ; LEDR[9]     ; 3.034 ;    ;    ; 3.034 ;
; UART_RXD   ; UART_TXD    ; 5.009 ;    ;    ; 5.009 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------+---------------------------------+--------------+----------+--------------+--------------+
; From Clock                      ; To Clock                        ; RR Paths     ; FR Paths ; RF Paths     ; FF Paths     ;
+---------------------------------+---------------------------------+--------------+----------+--------------+--------------+
; CLOCK_50                        ; CLOCK_50                        ; > 2147483647 ; 288      ; 50           ; 32           ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50                        ; 1            ; 1        ; 0            ; 0            ;
; rClk[0]                         ; CLOCK_50                        ; 1            ; 13       ; 0            ; 0            ;
; CLOCK_50                        ; GPIO_1[0]                       ; 0            ; 0        ; 28306428     ; 0            ;
; GPIO_1[0]                       ; GPIO_1[0]                       ; 2441         ; 0        ; > 2147483647 ; > 2147483647 ;
; u6|altpll_component|pll|clk[0]  ; GPIO_1[0]                       ; 0            ; 0        ; 20           ; 0            ;
; CLOCK_50                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1360         ; 0        ; 0            ; 0            ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 976          ; 0        ; 0            ; 0            ;
; GPIO_1[0]                       ; rClk[0]                         ; 0            ; 0        ; 0            ; 304          ;
; rClk[0]                         ; rClk[0]                         ; 594          ; 0        ; 95           ; 2897         ;
; u6|altpll_component|pll|clk[0]  ; rClk[0]                         ; 0            ; 0        ; 20           ; 0            ;
; CLOCK_50                        ; u6|altpll_component|pll|clk[0]  ; 141          ; 0        ; 0            ; 0            ;
; GPIO_1[0]                       ; u6|altpll_component|pll|clk[0]  ; 0            ; 20       ; 0            ; 0            ;
; rClk[0]                         ; u6|altpll_component|pll|clk[0]  ; 0            ; 20       ; 0            ; 0            ;
; u6|altpll_component|pll|clk[0]  ; u6|altpll_component|pll|clk[0]  ; 12813        ; 0        ; 0            ; 0            ;
+---------------------------------+---------------------------------+--------------+----------+--------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------+---------------------------------+--------------+----------+--------------+--------------+
; From Clock                      ; To Clock                        ; RR Paths     ; FR Paths ; RF Paths     ; FF Paths     ;
+---------------------------------+---------------------------------+--------------+----------+--------------+--------------+
; CLOCK_50                        ; CLOCK_50                        ; > 2147483647 ; 288      ; 50           ; 32           ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50                        ; 1            ; 1        ; 0            ; 0            ;
; rClk[0]                         ; CLOCK_50                        ; 1            ; 13       ; 0            ; 0            ;
; CLOCK_50                        ; GPIO_1[0]                       ; 0            ; 0        ; 28306428     ; 0            ;
; GPIO_1[0]                       ; GPIO_1[0]                       ; 2441         ; 0        ; > 2147483647 ; > 2147483647 ;
; u6|altpll_component|pll|clk[0]  ; GPIO_1[0]                       ; 0            ; 0        ; 20           ; 0            ;
; CLOCK_50                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1360         ; 0        ; 0            ; 0            ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 976          ; 0        ; 0            ; 0            ;
; GPIO_1[0]                       ; rClk[0]                         ; 0            ; 0        ; 0            ; 304          ;
; rClk[0]                         ; rClk[0]                         ; 594          ; 0        ; 95           ; 2897         ;
; u6|altpll_component|pll|clk[0]  ; rClk[0]                         ; 0            ; 0        ; 20           ; 0            ;
; CLOCK_50                        ; u6|altpll_component|pll|clk[0]  ; 141          ; 0        ; 0            ; 0            ;
; GPIO_1[0]                       ; u6|altpll_component|pll|clk[0]  ; 0            ; 20       ; 0            ; 0            ;
; rClk[0]                         ; u6|altpll_component|pll|clk[0]  ; 0            ; 20       ; 0            ; 0            ;
; u6|altpll_component|pll|clk[0]  ; u6|altpll_component|pll|clk[0]  ; 12813        ; 0        ; 0            ; 0            ;
+---------------------------------+---------------------------------+--------------+----------+--------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                           ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
; CLOCK_50                       ; CLOCK_50                        ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50                       ; GPIO_1[0]                       ; 48       ; 0        ; 88       ; 0        ;
; CLOCK_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 672      ; 0        ; 0        ; 0        ;
; CLOCK_50                       ; rClk[0]                         ; 29       ; 0        ; 68       ; 0        ;
; rClk[0]                        ; rClk[0]                         ; 0        ; 0        ; 30       ; 0        ;
; CLOCK_50                       ; u6|altpll_component|pll|clk[0]  ; 252      ; 0        ; 2        ; 0        ;
; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0]  ; 0        ; 30       ; 0        ; 0        ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                            ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
; CLOCK_50                       ; CLOCK_50                        ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50                       ; GPIO_1[0]                       ; 48       ; 0        ; 88       ; 0        ;
; CLOCK_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 672      ; 0        ; 0        ; 0        ;
; CLOCK_50                       ; rClk[0]                         ; 29       ; 0        ; 68       ; 0        ;
; rClk[0]                        ; rClk[0]                         ; 0        ; 0        ; 30       ; 0        ;
; CLOCK_50                       ; u6|altpll_component|pll|clk[0]  ; 252      ; 0        ; 2        ; 0        ;
; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0]  ; 0        ; 30       ; 0        ; 0        ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 117   ; 117  ;
; Unconstrained Output Ports      ; 102   ; 102  ;
; Unconstrained Output Port Paths ; 6024  ; 6024 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Tue Jun 19 19:58:33 2018
Info: Command: quartus_sta DE1_D5M -c DE1_D5M
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_m2o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE1_D5M.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u6|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {u6|altpll_component|pll|clk[0]} {u6|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 5 -phase -135.00 -duty_cycle 50.00 -name {u6|altpll_component|pll|clk[1]} {u6|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name GPIO_1[0] GPIO_1[0]
    Info (332105): create_clock -period 1.000 -name rClk[0] rClk[0]
    Info (332105): create_clock -period 1.000 -name I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -80.545
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -80.545    -17602.158 GPIO_1[0] 
    Info (332119):   -13.532      -373.298 CLOCK_50 
    Info (332119):    -8.492      -460.974 rClk[0] 
    Info (332119):    -4.883      -284.791 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -4.429      -270.617 u6|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.695
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.695        -5.378 CLOCK_50 
    Info (332119):    -0.024        -0.024 GPIO_1[0] 
    Info (332119):     0.445         0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     0.445         0.000 rClk[0] 
    Info (332119):     0.445         0.000 u6|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is -4.679
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.679      -105.445 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -3.617      -293.573 rClk[0] 
    Info (332119):    -2.451      -525.553 u6|altpll_component|pll|clk[0] 
    Info (332119):    -1.797      -163.600 GPIO_1[0] 
    Info (332119):    14.420         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.663
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.663         0.000 GPIO_1[0] 
    Info (332119):     1.608         0.000 rClk[0] 
    Info (332119):     2.540         0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     2.545         0.000 CLOCK_50 
    Info (332119):     5.187         0.000 u6|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -2.333
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.333     -5748.711 GPIO_1[0] 
    Info (332119):    -2.064      -278.408 rClk[0] 
    Info (332119):    -0.611       -87.984 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     1.436         0.000 u6|altpll_component|pll|clk[0] 
    Info (332119):     7.436         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -29.097
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -29.097     -6242.970 GPIO_1[0] 
    Info (332119):    -2.356      -105.856 rClk[0] 
    Info (332119):    -1.426       -73.239 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -0.403        -5.919 u6|altpll_component|pll|clk[0] 
    Info (332119):    -0.109        -0.430 CLOCK_50 
Info (332146): Worst-case hold slack is -1.725
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.725        -3.438 CLOCK_50 
    Info (332119):    -0.038        -0.041 GPIO_1[0] 
    Info (332119):     0.215         0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     0.215         0.000 rClk[0] 
    Info (332119):     0.215         0.000 u6|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941      -130.034 rClk[0] 
    Info (332119):    -1.381       -30.583 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -1.247      -117.040 GPIO_1[0] 
    Info (332119):    -0.214        -6.825 u6|altpll_component|pll|clk[0] 
    Info (332119):    17.761         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.700
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.700         0.000 GPIO_1[0] 
    Info (332119):     0.875         0.000 rClk[0] 
    Info (332119):     1.172         0.000 CLOCK_50 
    Info (332119):     1.214         0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     3.809         0.000 u6|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -4617.881 GPIO_1[0] 
    Info (332119):    -1.880      -237.760 rClk[0] 
    Info (332119):    -0.500       -72.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     1.873         0.000 u6|altpll_component|pll|clk[0] 
    Info (332119):     7.500         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 453 megabytes
    Info: Processing ended: Tue Jun 19 19:58:41 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


