

================================================================
== Vitis HLS Report for 'fft32_Pipeline_5'
================================================================
* Date:           Wed Jun 25 08:18:35 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol_2
* Solution:       no_opt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.368 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.330 us|  0.330 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       31|       31|         1|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%indvars_iv809 = alloca i32 1"   --->   Operation 4 'alloca' 'indvars_iv809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv809"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayctor.loop29"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv809_load = load i5 %indvars_iv809" [FFT32_check.cpp:90]   --->   Operation 7 'load' 'indvars_iv809_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvars_iv809_cast = zext i5 %indvars_iv809_load" [FFT32_check.cpp:90]   --->   Operation 8 'zext' 'indvars_iv809_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT32_check.cpp:90]   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.78ns)   --->   "%add_ln90 = add i5 %indvars_iv809_load, i5 1" [FFT32_check.cpp:90]   --->   Operation 11 'add' 'add_ln90' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this_real = getelementptr i16 %stage1_real, i64 0, i64 %indvars_iv809_cast" [FFT32_check.cpp:90]   --->   Operation 12 'getelementptr' 'this_real' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%this_imag = getelementptr i16 %stage1_imag, i64 0, i64 %indvars_iv809_cast" [FFT32_check.cpp:90]   --->   Operation 13 'getelementptr' 'this_imag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "%store_ln18 = store i16 0, i5 %this_real" [./FFT32.h:18->FFT32_check.cpp:90]   --->   Operation 14 'store' 'store_ln18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 15 [1/1] (2.32ns)   --->   "%store_ln18 = store i16 0, i5 %this_imag" [./FFT32.h:18->FFT32_check.cpp:90]   --->   Operation 15 'store' 'store_ln18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 16 [1/1] (1.78ns)   --->   "%icmp_ln90 = icmp_eq  i5 %indvars_iv809_load, i5 31" [FFT32_check.cpp:90]   --->   Operation 16 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln90 = store i5 %add_ln90, i5 %indvars_iv809" [FFT32_check.cpp:90]   --->   Operation 17 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %arrayctor.loop29, void %for.inc71.preheader.exitStub" [FFT32_check.cpp:90]   --->   Operation 18 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stage1_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ stage1_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv809          (alloca           ) [ 01]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
indvars_iv809_load     (load             ) [ 00]
indvars_iv809_cast     (zext             ) [ 00]
specpipeline_ln0       (specpipeline     ) [ 00]
speclooptripcount_ln90 (speclooptripcount) [ 00]
add_ln90               (add              ) [ 00]
this_real              (getelementptr    ) [ 00]
this_imag              (getelementptr    ) [ 00]
store_ln18             (store            ) [ 00]
store_ln18             (store            ) [ 00]
icmp_ln90              (icmp             ) [ 01]
store_ln90             (store            ) [ 00]
br_ln90                (br               ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stage1_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage1_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stage1_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage1_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="indvars_iv809_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv809/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="this_real_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="16" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="5" slack="0"/>
<pin id="36" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_real/1 "/>
</bind>
</comp>

<comp id="39" class="1004" name="this_imag_gep_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="16" slack="0"/>
<pin id="41" dir="0" index="1" bw="1" slack="0"/>
<pin id="42" dir="0" index="2" bw="5" slack="0"/>
<pin id="43" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_imag/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="store_ln18_access_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="5" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="store_ln18_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="5" slack="0"/>
<pin id="55" dir="0" index="1" bw="16" slack="0"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="store_ln0_store_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="5" slack="0"/>
<pin id="63" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="indvars_iv809_load_load_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="5" slack="0"/>
<pin id="67" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv809_load/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvars_iv809_cast_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv809_cast/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="add_ln90_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln90_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln90_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="91" class="1005" name="indvars_iv809_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv809 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="22" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="2" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="45"><net_src comp="22" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="51"><net_src comp="24" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="52"><net_src comp="32" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="59"><net_src comp="39" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="65" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="72"><net_src comp="68" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="73"><net_src comp="68" pin="1"/><net_sink comp="39" pin=2"/></net>

<net id="78"><net_src comp="65" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="65" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="74" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="28" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="96"><net_src comp="91" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="97"><net_src comp="91" pin="1"/><net_sink comp="86" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stage1_real | {1 }
	Port: stage1_imag | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		indvars_iv809_load : 1
		indvars_iv809_cast : 2
		add_ln90 : 2
		this_real : 3
		this_imag : 3
		store_ln18 : 4
		store_ln18 : 4
		icmp_ln90 : 2
		store_ln90 : 3
		br_ln90 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |      add_ln90_fu_74      |    0    |    13   |
|----------|--------------------------|---------|---------|
|   icmp   |      icmp_ln90_fu_80     |    0    |    13   |
|----------|--------------------------|---------|---------|
|   zext   | indvars_iv809_cast_fu_68 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    26   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|indvars_iv809_reg_91|    5   |
+--------------------+--------+
|        Total       |    5   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   26   |
+-----------+--------+--------+
