in_source: |-
  org 0
  hello: word: 12, 'Hello world!'  ; pstr
  addr: word: hello
  cnt: word: 0
  out: word: 2047

  org 25
  start: load hello
         store cnt

         loop:  load addr
                inc
                store addr
                load (addr)
                store (out)
                load cnt
                dec
                store cnt
                jmz end
                jmp loop

         end:   hlt
in_stdin: |

out_code: |
  [
  {'start_addr': 25 },
  {'index': 0, 'value': 12, 'opcode': 'nop'},
  {'index': 1, 'value': 'H', 'opcode': 'nop'},
  {'index': 2, 'value': 'e', 'opcode': 'nop'},
  {'index': 3, 'value': 'l', 'opcode': 'nop'},
  {'index': 4, 'value': 'l', 'opcode': 'nop'},
  {'index': 5, 'value': 'o', 'opcode': 'nop'},
  {'index': 6, 'value': ' ', 'opcode': 'nop'},
  {'index': 7, 'value': 'w', 'opcode': 'nop'},
  {'index': 8, 'value': 'o', 'opcode': 'nop'},
  {'index': 9, 'value': 'r', 'opcode': 'nop'},
  {'index': 10, 'value': 'l', 'opcode': 'nop'},
  {'index': 11, 'value': 'd', 'opcode': 'nop'},
  {'index': 12, 'value': '!', 'opcode': 'nop'},
  {'index': 13, 'value': 0, 'opcode': 'nop'},
  {'index': 14, 'value': 0, 'opcode': 'nop'},
  {'index': 15, 'value': 2047, 'opcode': 'nop'},
  {'index': 25, 'opcode': 'load', 'operand': 0, 'value': 0, 'address': False},
  {'index': 26, 'opcode': 'store', 'operand': 14, 'value': 0, 'address': False},
  {'index': 27, 'opcode': 'load', 'operand': 13, 'value': 0, 'address': False},
  {'index': 28, 'opcode': 'inc', 'value': 0},
  {'index': 29, 'opcode': 'store', 'operand': 13, 'value': 0, 'address': False},
  {'index': 30, 'opcode': 'load', 'operand': 13, 'value': 0, 'address': True},
  {'index': 31, 'opcode': 'store', 'operand': 15, 'value': 0, 'address': True},
  {'index': 32, 'opcode': 'load', 'operand': 14, 'value': 0, 'address': False},
  {'index': 33, 'opcode': 'dec', 'value': 0},
  {'index': 34, 'opcode': 'store', 'operand': 14, 'value': 0, 'address': False},
  {'index': 35, 'opcode': 'jmz', 'operand': 37, 'value': 0, 'address': False},
  {'index': 36, 'opcode': 'jmp', 'operand': 27, 'value': 0, 'address': False},
  {'index': 37, 'opcode': 'hlt', 'value': 0}]

out_stdout: |
  source LoC: 23 code instr: 29
  ============================================================
  Output: Hello world!
  Instruction number: 121
  Ticks: 365

out_log: |
  DEBUG    TICK:    3 | AC 12      | IP: 26   | AR: 0    | PS: 000 | DR: 12      | mem[AR] 12      | CR: load 0       |
  DEBUG    TICK:    6 | AC 12      | IP: 27   | AR: 14   | PS: 000 | DR: 12      | mem[AR] 12      | CR: store 14     |
  DEBUG    TICK:    9 | AC 0       | IP: 28   | AR: 13   | PS: 010 | DR: 0       | mem[AR] 0       | CR: load 13      |
  DEBUG    TICK:   11 | AC 1       | IP: 29   | AR: 28   | PS: 000 | DR: 0       | mem[AR] 0       | CR: inc          |
  DEBUG    TICK:   14 | AC 1       | IP: 30   | AR: 13   | PS: 000 | DR: 1       | mem[AR] 1       | CR: store 13     |
  DEBUG    TICK:   18 | AC 72      | IP: 31   | AR: 1    | PS: 000 | DR: 72      | mem[AR] 72      | CR: load 13      |
  DEBUG    OUTPUT H
  DEBUG    TICK:   22 | AC 72      | IP: 32   | AR: 2047 | PS: 000 | DR: 72      | mem[AR] 72      | CR: store 15     |
  DEBUG    TICK:   25 | AC 12      | IP: 33   | AR: 14   | PS: 000 | DR: 12      | mem[AR] 12      | CR: load 14      |
  DEBUG    TICK:   27 | AC 11      | IP: 34   | AR: 33   | PS: 001 | DR: 12      | mem[AR] 0       | CR: dec          |
  DEBUG    TICK:   30 | AC 11      | IP: 35   | AR: 14   | PS: 001 | DR: 11      | mem[AR] 11      | CR: store 14     |
  DEBUG    TICK:   33 | AC 11      | IP: 36   | AR: 37   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmz 37       |
  DEBUG    TICK:   36 | AC 11      | IP: 27   | AR: 27   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmp 27       |
  DEBUG    TICK:   39 | AC 1       | IP: 28   | AR: 13   | PS: 000 | DR: 1       | mem[AR] 1       | CR: load 13      |
  DEBUG    TICK:   41 | AC 2       | IP: 29   | AR: 28   | PS: 000 | DR: 1       | mem[AR] 0       | CR: inc          |
  DEBUG    TICK:   44 | AC 2       | IP: 30   | AR: 13   | PS: 000 | DR: 2       | mem[AR] 2       | CR: store 13     |
  DEBUG    TICK:   48 | AC 101     | IP: 31   | AR: 2    | PS: 000 | DR: 101     | mem[AR] 101     | CR: load 13      |
  DEBUG    OUTPUT e
  DEBUG    TICK:   52 | AC 101     | IP: 32   | AR: 2047 | PS: 000 | DR: 101     | mem[AR] 101     | CR: store 15     |
  DEBUG    TICK:   55 | AC 11      | IP: 33   | AR: 14   | PS: 000 | DR: 11      | mem[AR] 11      | CR: load 14      |
  DEBUG    TICK:   57 | AC 10      | IP: 34   | AR: 33   | PS: 001 | DR: 11      | mem[AR] 0       | CR: dec          |
  DEBUG    TICK:   60 | AC 10      | IP: 35   | AR: 14   | PS: 001 | DR: 10      | mem[AR] 10      | CR: store 14     |
  DEBUG    TICK:   63 | AC 10      | IP: 36   | AR: 37   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmz 37       |
  DEBUG    TICK:   66 | AC 10      | IP: 27   | AR: 27   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmp 27       |
  DEBUG    TICK:   69 | AC 2       | IP: 28   | AR: 13   | PS: 000 | DR: 2       | mem[AR] 2       | CR: load 13      |
  DEBUG    TICK:   71 | AC 3       | IP: 29   | AR: 28   | PS: 000 | DR: 2       | mem[AR] 0       | CR: inc          |
  DEBUG    TICK:   74 | AC 3       | IP: 30   | AR: 13   | PS: 000 | DR: 3       | mem[AR] 3       | CR: store 13     |
  DEBUG    TICK:   78 | AC 108     | IP: 31   | AR: 3    | PS: 000 | DR: 108     | mem[AR] 108     | CR: load 13      |
  DEBUG    OUTPUT l
  DEBUG    TICK:   82 | AC 108     | IP: 32   | AR: 2047 | PS: 000 | DR: 108     | mem[AR] 108     | CR: store 15     |
  DEBUG    TICK:   85 | AC 10      | IP: 33   | AR: 14   | PS: 000 | DR: 10      | mem[AR] 10      | CR: load 14      |
  DEBUG    TICK:   87 | AC 9       | IP: 34   | AR: 33   | PS: 001 | DR: 10      | mem[AR] 0       | CR: dec          |
  DEBUG    TICK:   90 | AC 9       | IP: 35   | AR: 14   | PS: 001 | DR: 9       | mem[AR] 9       | CR: store 14     |
  DEBUG    TICK:   93 | AC 9       | IP: 36   | AR: 37   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmz 37       |
  DEBUG    TICK:   96 | AC 9       | IP: 27   | AR: 27   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmp 27       |
  DEBUG    TICK:   99 | AC 3       | IP: 28   | AR: 13   | PS: 000 | DR: 3       | mem[AR] 3       | CR: load 13      |
  DEBUG    TICK:  101 | AC 4       | IP: 29   | AR: 28   | PS: 000 | DR: 3       | mem[AR] 0       | CR: inc          |
  DEBUG    TICK:  104 | AC 4       | IP: 30   | AR: 13   | PS: 000 | DR: 4       | mem[AR] 4       | CR: store 13     |
  DEBUG    TICK:  108 | AC 108     | IP: 31   | AR: 4    | PS: 000 | DR: 108     | mem[AR] 108     | CR: load 13      |
  DEBUG    OUTPUT l
  DEBUG    TICK:  112 | AC 108     | IP: 32   | AR: 2047 | PS: 000 | DR: 108     | mem[AR] 108     | CR: store 15     |
  DEBUG    TICK:  115 | AC 9       | IP: 33   | AR: 14   | PS: 000 | DR: 9       | mem[AR] 9       | CR: load 14      |
  DEBUG    TICK:  117 | AC 8       | IP: 34   | AR: 33   | PS: 001 | DR: 9       | mem[AR] 0       | CR: dec          |
  DEBUG    TICK:  120 | AC 8       | IP: 35   | AR: 14   | PS: 001 | DR: 8       | mem[AR] 8       | CR: store 14     |
  DEBUG    TICK:  123 | AC 8       | IP: 36   | AR: 37   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmz 37       |
  DEBUG    TICK:  126 | AC 8       | IP: 27   | AR: 27   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmp 27       |
  DEBUG    TICK:  129 | AC 4       | IP: 28   | AR: 13   | PS: 000 | DR: 4       | mem[AR] 4       | CR: load 13      |
  DEBUG    TICK:  131 | AC 5       | IP: 29   | AR: 28   | PS: 000 | DR: 4       | mem[AR] 0       | CR: inc          |
  DEBUG    TICK:  134 | AC 5       | IP: 30   | AR: 13   | PS: 000 | DR: 5       | mem[AR] 5       | CR: store 13     |
  DEBUG    TICK:  138 | AC 111     | IP: 31   | AR: 5    | PS: 000 | DR: 111     | mem[AR] 111     | CR: load 13      |
  DEBUG    OUTPUT o
  DEBUG    TICK:  142 | AC 111     | IP: 32   | AR: 2047 | PS: 000 | DR: 111     | mem[AR] 111     | CR: store 15     |
  DEBUG    TICK:  145 | AC 8       | IP: 33   | AR: 14   | PS: 000 | DR: 8       | mem[AR] 8       | CR: load 14      |
  DEBUG    TICK:  147 | AC 7       | IP: 34   | AR: 33   | PS: 001 | DR: 8       | mem[AR] 0       | CR: dec          |
  DEBUG    TICK:  150 | AC 7       | IP: 35   | AR: 14   | PS: 001 | DR: 7       | mem[AR] 7       | CR: store 14     |
  DEBUG    TICK:  153 | AC 7       | IP: 36   | AR: 37   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmz 37       |
  DEBUG    TICK:  156 | AC 7       | IP: 27   | AR: 27   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmp 27       |
  DEBUG    TICK:  159 | AC 5       | IP: 28   | AR: 13   | PS: 000 | DR: 5       | mem[AR] 5       | CR: load 13      |
  DEBUG    TICK:  161 | AC 6       | IP: 29   | AR: 28   | PS: 000 | DR: 5       | mem[AR] 0       | CR: inc          |
  DEBUG    TICK:  164 | AC 6       | IP: 30   | AR: 13   | PS: 000 | DR: 6       | mem[AR] 6       | CR: store 13     |
  DEBUG    TICK:  168 | AC 32      | IP: 31   | AR: 6    | PS: 000 | DR: 32      | mem[AR] 32      | CR: load 13      |
  DEBUG    OUTPUT  
  DEBUG    TICK:  172 | AC 32      | IP: 32   | AR: 2047 | PS: 000 | DR: 32      | mem[AR] 32      | CR: store 15     |
  DEBUG    TICK:  175 | AC 7       | IP: 33   | AR: 14   | PS: 000 | DR: 7       | mem[AR] 7       | CR: load 14      |
  DEBUG    TICK:  177 | AC 6       | IP: 34   | AR: 33   | PS: 001 | DR: 7       | mem[AR] 0       | CR: dec          |
  DEBUG    TICK:  180 | AC 6       | IP: 35   | AR: 14   | PS: 001 | DR: 6       | mem[AR] 6       | CR: store 14     |
  DEBUG    TICK:  183 | AC 6       | IP: 36   | AR: 37   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmz 37       |
  DEBUG    TICK:  186 | AC 6       | IP: 27   | AR: 27   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmp 27       |
  DEBUG    TICK:  189 | AC 6       | IP: 28   | AR: 13   | PS: 000 | DR: 6       | mem[AR] 6       | CR: load 13      |
  DEBUG    TICK:  191 | AC 7       | IP: 29   | AR: 28   | PS: 000 | DR: 6       | mem[AR] 0       | CR: inc          |
  DEBUG    TICK:  194 | AC 7       | IP: 30   | AR: 13   | PS: 000 | DR: 7       | mem[AR] 7       | CR: store 13     |
  DEBUG    TICK:  198 | AC 119     | IP: 31   | AR: 7    | PS: 000 | DR: 119     | mem[AR] 119     | CR: load 13      |
  DEBUG    OUTPUT w
  DEBUG    TICK:  202 | AC 119     | IP: 32   | AR: 2047 | PS: 000 | DR: 119     | mem[AR] 119     | CR: store 15     |
  DEBUG    TICK:  205 | AC 6       | IP: 33   | AR: 14   | PS: 000 | DR: 6       | mem[AR] 6       | CR: load 14      |
  DEBUG    TICK:  207 | AC 5       | IP: 34   | AR: 33   | PS: 001 | DR: 6       | mem[AR] 0       | CR: dec          |
  DEBUG    TICK:  210 | AC 5       | IP: 35   | AR: 14   | PS: 001 | DR: 5       | mem[AR] 5       | CR: store 14     |
  DEBUG    TICK:  213 | AC 5       | IP: 36   | AR: 37   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmz 37       |
  DEBUG    TICK:  216 | AC 5       | IP: 27   | AR: 27   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmp 27       |
  DEBUG    TICK:  219 | AC 7       | IP: 28   | AR: 13   | PS: 000 | DR: 7       | mem[AR] 7       | CR: load 13      |
  DEBUG    TICK:  221 | AC 8       | IP: 29   | AR: 28   | PS: 000 | DR: 7       | mem[AR] 0       | CR: inc          |
  DEBUG    TICK:  224 | AC 8       | IP: 30   | AR: 13   | PS: 000 | DR: 8       | mem[AR] 8       | CR: store 13     |
  DEBUG    TICK:  228 | AC 111     | IP: 31   | AR: 8    | PS: 000 | DR: 111     | mem[AR] 111     | CR: load 13      |
  DEBUG    OUTPUT o
  DEBUG    TICK:  232 | AC 111     | IP: 32   | AR: 2047 | PS: 000 | DR: 111     | mem[AR] 111     | CR: store 15     |
  DEBUG    TICK:  235 | AC 5       | IP: 33   | AR: 14   | PS: 000 | DR: 5       | mem[AR] 5       | CR: load 14      |
  DEBUG    TICK:  237 | AC 4       | IP: 34   | AR: 33   | PS: 001 | DR: 5       | mem[AR] 0       | CR: dec          |
  DEBUG    TICK:  240 | AC 4       | IP: 35   | AR: 14   | PS: 001 | DR: 4       | mem[AR] 4       | CR: store 14     |
  DEBUG    TICK:  243 | AC 4       | IP: 36   | AR: 37   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmz 37       |
  DEBUG    TICK:  246 | AC 4       | IP: 27   | AR: 27   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmp 27       |
  DEBUG    TICK:  249 | AC 8       | IP: 28   | AR: 13   | PS: 000 | DR: 8       | mem[AR] 8       | CR: load 13      |
  DEBUG    TICK:  251 | AC 9       | IP: 29   | AR: 28   | PS: 000 | DR: 8       | mem[AR] 0       | CR: inc          |
  DEBUG    TICK:  254 | AC 9       | IP: 30   | AR: 13   | PS: 000 | DR: 9       | mem[AR] 9       | CR: store 13     |
  DEBUG    TICK:  258 | AC 114     | IP: 31   | AR: 9    | PS: 000 | DR: 114     | mem[AR] 114     | CR: load 13      |
  DEBUG    OUTPUT r
  DEBUG    TICK:  262 | AC 114     | IP: 32   | AR: 2047 | PS: 000 | DR: 114     | mem[AR] 114     | CR: store 15     |
  DEBUG    TICK:  265 | AC 4       | IP: 33   | AR: 14   | PS: 000 | DR: 4       | mem[AR] 4       | CR: load 14      |
  DEBUG    TICK:  267 | AC 3       | IP: 34   | AR: 33   | PS: 001 | DR: 4       | mem[AR] 0       | CR: dec          |
  DEBUG    TICK:  270 | AC 3       | IP: 35   | AR: 14   | PS: 001 | DR: 3       | mem[AR] 3       | CR: store 14     |
  DEBUG    TICK:  273 | AC 3       | IP: 36   | AR: 37   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmz 37       |
  DEBUG    TICK:  276 | AC 3       | IP: 27   | AR: 27   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmp 27       |
  DEBUG    TICK:  279 | AC 9       | IP: 28   | AR: 13   | PS: 000 | DR: 9       | mem[AR] 9       | CR: load 13      |
  DEBUG    TICK:  281 | AC 10      | IP: 29   | AR: 28   | PS: 000 | DR: 9       | mem[AR] 0       | CR: inc          |
  DEBUG    TICK:  284 | AC 10      | IP: 30   | AR: 13   | PS: 000 | DR: 10      | mem[AR] 10      | CR: store 13     |
  DEBUG    TICK:  288 | AC 108     | IP: 31   | AR: 10   | PS: 000 | DR: 108     | mem[AR] 108     | CR: load 13      |
  DEBUG    OUTPUT l
  DEBUG    TICK:  292 | AC 108     | IP: 32   | AR: 2047 | PS: 000 | DR: 108     | mem[AR] 108     | CR: store 15     |
  DEBUG    TICK:  295 | AC 3       | IP: 33   | AR: 14   | PS: 000 | DR: 3       | mem[AR] 3       | CR: load 14      |
  DEBUG    TICK:  297 | AC 2       | IP: 34   | AR: 33   | PS: 001 | DR: 3       | mem[AR] 0       | CR: dec          |
  DEBUG    TICK:  300 | AC 2       | IP: 35   | AR: 14   | PS: 001 | DR: 2       | mem[AR] 2       | CR: store 14     |
  DEBUG    TICK:  303 | AC 2       | IP: 36   | AR: 37   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmz 37       |
  DEBUG    TICK:  306 | AC 2       | IP: 27   | AR: 27   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmp 27       |
  DEBUG    TICK:  309 | AC 10      | IP: 28   | AR: 13   | PS: 000 | DR: 10      | mem[AR] 10      | CR: load 13      |
  DEBUG    TICK:  311 | AC 11      | IP: 29   | AR: 28   | PS: 000 | DR: 10      | mem[AR] 0       | CR: inc          |
  DEBUG    TICK:  314 | AC 11      | IP: 30   | AR: 13   | PS: 000 | DR: 11      | mem[AR] 11      | CR: store 13     |
  DEBUG    TICK:  318 | AC 100     | IP: 31   | AR: 11   | PS: 000 | DR: 100     | mem[AR] 100     | CR: load 13      |
  DEBUG    OUTPUT d
  DEBUG    TICK:  322 | AC 100     | IP: 32   | AR: 2047 | PS: 000 | DR: 100     | mem[AR] 100     | CR: store 15     |
  DEBUG    TICK:  325 | AC 2       | IP: 33   | AR: 14   | PS: 000 | DR: 2       | mem[AR] 2       | CR: load 14      |
  DEBUG    TICK:  327 | AC 1       | IP: 34   | AR: 33   | PS: 001 | DR: 2       | mem[AR] 0       | CR: dec          |
  DEBUG    TICK:  330 | AC 1       | IP: 35   | AR: 14   | PS: 001 | DR: 1       | mem[AR] 1       | CR: store 14     |
  DEBUG    TICK:  333 | AC 1       | IP: 36   | AR: 37   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmz 37       |
  DEBUG    TICK:  336 | AC 1       | IP: 27   | AR: 27   | PS: 001 | DR: 0       | mem[AR] 0       | CR: jmp 27       |
  DEBUG    TICK:  339 | AC 11      | IP: 28   | AR: 13   | PS: 000 | DR: 11      | mem[AR] 11      | CR: load 13      |
  DEBUG    TICK:  341 | AC 12      | IP: 29   | AR: 28   | PS: 000 | DR: 11      | mem[AR] 0       | CR: inc          |
  DEBUG    TICK:  344 | AC 12      | IP: 30   | AR: 13   | PS: 000 | DR: 12      | mem[AR] 12      | CR: store 13     |
  DEBUG    TICK:  348 | AC 33      | IP: 31   | AR: 12   | PS: 000 | DR: 33      | mem[AR] 33      | CR: load 13      |
  DEBUG    OUTPUT !
  DEBUG    TICK:  352 | AC 33      | IP: 32   | AR: 2047 | PS: 000 | DR: 33      | mem[AR] 33      | CR: store 15     |
  DEBUG    TICK:  355 | AC 1       | IP: 33   | AR: 14   | PS: 000 | DR: 1       | mem[AR] 1       | CR: load 14      |
  DEBUG    TICK:  357 | AC 0       | IP: 34   | AR: 33   | PS: 011 | DR: 1       | mem[AR] 0       | CR: dec          |
  DEBUG    TICK:  360 | AC 0       | IP: 35   | AR: 14   | PS: 011 | DR: 0       | mem[AR] 0       | CR: store 14     |
  DEBUG    TICK:  363 | AC 0       | IP: 37   | AR: 37   | PS: 011 | DR: 0       | mem[AR] 0       | CR: jmz 37       |
  DEBUG    TICK:  365 | AC 0       | IP: 38   | AR: 37   | PS: 011 | DR: 0       | mem[AR] 0       | CR: hlt          |