{
	"cts__timing__setup__tns__pre_repair": -10.2000,
	"cts__timing__setup__ws__pre_repair": -0.4600,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.4635,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.5642,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 1,
	"cts__design__io__pre_repair": 80,
	"cts__design__instance__count__pre_repair": 2884,
	"cts__design__instance__area__pre_repair": 2786.6160,
	"cts__design__instance__count__stdcell__pre_repair": 2884,
	"cts__design__instance__area__stdcell__pre_repair": 2786.6160,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0.0000,
	"cts__design__instance__utilization__pre_repair": 0.3783,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.3783,
	"cts__timing__setup__tns__post_repair": -10.2000,
	"cts__timing__setup__ws__post_repair": -0.4600,
	"cts__timing__drv__max_slew_limit__post_repair": 0.4635,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.5642,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 1,
	"cts__design__io__post_repair": 80,
	"cts__design__instance__count__post_repair": 2884,
	"cts__design__instance__area__post_repair": 2786.6160,
	"cts__design__instance__count__stdcell__post_repair": 2884,
	"cts__design__instance__area__stdcell__post_repair": 2786.6160,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0.0000,
	"cts__design__instance__utilization__post_repair": 0.3783,
	"cts__design__instance__utilization__stdcell__post_repair": 0.3783,
	"cts__design__instance__displacement__total": 0.0000,
	"cts__design__instance__displacement__mean": 0.0000,
	"cts__design__instance__displacement__max": 0.0000,
	"cts__route__wirelength__estimated": 15418.7850,
	"cts__design__instance__displacement__total": 195.6180,
	"cts__design__instance__displacement__mean": 0.0665,
	"cts__design__instance__displacement__max": 3.8180,
	"cts__route__wirelength__estimated": 16653.5165,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0.0000,
	"cts__timing__setup__ws": 0.0000,
	"cts__timing__drv__max_slew_limit": 0.4694,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.5628,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__design__io": 80,
	"cts__design__instance__count": 2937,
	"cts__design__instance__area": 2876.7900,
	"cts__design__instance__count__stdcell": 2937,
	"cts__design__instance__area__stdcell": 2876.7900,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0.0000,
	"cts__design__instance__utilization": 0.3905,
	"cts__design__instance__utilization__stdcell": 0.3905
}