% Python settings.
\newmintedfile[python]{python}{
% bgcolor=mintedbackground,
linenos=true,
breaklines=true,
numberblanklines=true,
numbersep=2pt,
gobble=0,
frame=leftline,
framerule=0.2pt,
framesep=2mm,
funcnamehighlighting=true,
tabsize=4,
obeytabs=false,
mathescape=false,
samepage=false, %with this setting you can force the list to appear on the same page.
showspaces=false,
showtabs=false,
texcl=false,
}

% Cpp settings.
\newmintedfile[cppCode]{cpp}{
% bgcolor=mintedbackground,
linenos=true,
breaklines=true,
numberblanklines=true,
numbersep=2pt,
gobble=0,
frame=leftline,
framerule=0.2pt,
framesep=2mm,
funcnamehighlighting=true,
tabsize=4,
obeytabs=false,
mathescape=false,
samepage=false, %with this setting you can force the list to appear on the same page.
showspaces=false,
showtabs=false,
texcl=false,
}

% Cpp settings.
\newmintedfile[cCode]{c}{
% bgcolor=mintedbackground,
linenos=true,
breaklines=true,
numberblanklines=true,
numbersep=2pt,
gobble=0,
frame=leftline,
framerule=0.2pt,
framesep=2mm,
funcnamehighlighting=true,
tabsize=4,
obeytabs=false,
mathescape=false,
samepage=false, %with this setting you can force the list to appear on the same page.
showspaces=false,
showtabs=false,
texcl=false,
}

% MatLab settings.
\newmintedfile[matlabCode]{matlab}{
% bgcolor=mintedbackground,
linenos=true,
breaklines=true,
numberblanklines=true,
numbersep=2pt,
gobble=0,
frame=leftline,
framesep=2mm,
funcnamehighlighting=true,
tabsize=4,
obeytabs=false,
mathescape=false,
samepage=false, %with this setting you can force the list to appear on the same page.
showspaces=false,
showtabs=false,
texcl=false,
}

% VHDL settings.
\newmintedfile{vhdl}{
% bgcolor=mintedbackground,
linenos=true,
breaklines=true,
numberblanklines=true,
numbersep=2pt,
gobble=0,
frame=leftline,
framerule=0.2pt,
framesep=2mm,
funcnamehighlighting=true,
tabsize=4,
obeytabs=true,
mathescape=true,
samepage=true, %with this setting you can force the list to appear on the same page.
showspaces=false,
showtabs=false,
texcl=false,
}

% Verilog settings.
\newmintedfile[verilogCode]{verilog}{
% bgcolor=mintedbackground,
linenos=true,
breaklines=true,
numberblanklines=true,
numbersep=2pt,
gobble=0,
frame=leftline,
framerule=0.2pt,
framesep=2mm,
funcnamehighlighting=true,
tabsize=4,
obeytabs=false,
mathescape=false,
samepage=false, %with this setting you can force the list to appear on the same page.
showspaces=false,
showtabs=false,
texcl=false,
}
