<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>PERF-C2C(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">PERF-C2C(1)</td>
    <td class="head-vol">perf Manual</td>
    <td class="head-rtitle">PERF-C2C(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
perf-c2c - Shared Data C2C/HITM Analyzer.
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<pre>
<i>perf c2c record</i> [&lt;options&gt;] &lt;command&gt;
<i>perf c2c record</i> [&lt;options&gt;] &#x2014; [&lt;record command options&gt;] &lt;command&gt;
<i>perf c2c report</i> [&lt;options&gt;]
</pre>
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
C2C stands for Cache To Cache.
<div style="height: 1.00em;">&#x00A0;</div>
The perf c2c tool provides means for Shared Data C2C/HITM analysis. It allows
  you to track down the cacheline contentions.
<div style="height: 1.00em;">&#x00A0;</div>
The tool is based on x86&#x2019;s load latency and precise store facility events
  provided by Intel CPUs. These events provide: - memory address of the access -
  type of the access (load and store details) - latency (in cycles) of the load
  access
<div style="height: 1.00em;">&#x00A0;</div>
The c2c tool provide means to record this data and report back access details
  for cachelines with highest contention - highest number of HITM accesses.
<div style="height: 1.00em;">&#x00A0;</div>
The basic workflow with this tool follows the standard record/report phase. User
  uses the record command to record events data and report command to display
  it.
<h1 class="Sh" title="Sh" id="RECORD_OPTIONS"><a class="selflink" href="#RECORD_OPTIONS">RECORD
  OPTIONS</a></h1>
-e, --event=
<div style="margin-left: 4.00ex;">Select the PMU event. Use <i>perf mem record
  -e list</i> to list available events.</div>
<div class="Pp"></div>
-v, --verbose
<div style="margin-left: 4.00ex;">Be more verbose (show counter open errors,
  etc).</div>
<div class="Pp"></div>
-l, --ldlat
<div style="margin-left: 4.00ex;">Configure mem-loads latency.</div>
<div class="Pp"></div>
-k, --all-kernel
<div style="margin-left: 4.00ex;">Configure all used events to run in kernel
  space.</div>
<div class="Pp"></div>
-u, --all-user
<div style="margin-left: 4.00ex;">Configure all used events to run in user
  space.</div>
<h1 class="Sh" title="Sh" id="REPORT_OPTIONS"><a class="selflink" href="#REPORT_OPTIONS">REPORT
  OPTIONS</a></h1>
-k, --vmlinux=&lt;file&gt;
<div style="margin-left: 4.00ex;">vmlinux pathname</div>
<div class="Pp"></div>
-v, --verbose
<div style="margin-left: 4.00ex;">Be more verbose (show counter open errors,
  etc).</div>
<div class="Pp"></div>
-i, --input
<div style="margin-left: 4.00ex;">Specify the input file to process.</div>
<div class="Pp"></div>
-N, --node-info
<div style="margin-left: 4.00ex;">Show extra node info in report (see NODE INFO
  section)</div>
<div class="Pp"></div>
-c, --coalesce
<div style="margin-left: 4.00ex;">Specify sorintg fields for single cacheline
  display. Following fields are available: tid,pid,iaddr,dso (see
  COALESCE)</div>
<div class="Pp"></div>
-g, --call-graph
<div style="margin-left: 4.00ex;">Setup callchains parameters. Please refer to
  perf-report man page for details.</div>
<div class="Pp"></div>
--stdio
<div style="margin-left: 4.00ex;">Force the stdio output (see STDIO
  OUTPUT)</div>
<div class="Pp"></div>
--stats
<div style="margin-left: 4.00ex;">Display only statistic tables and force stdio
  mode.</div>
<div class="Pp"></div>
--full-symbols
<div style="margin-left: 4.00ex;">Display full length of symbols.</div>
<div class="Pp"></div>
--no-source
<div style="margin-left: 4.00ex;">Do not display Source:Line column.</div>
<div class="Pp"></div>
--show-all
<div style="margin-left: 4.00ex;">Show all captured HITM lines, with no regard
  to HITM % 0.0005 limit.</div>
<div class="Pp"></div>
-f, --force
<div style="margin-left: 4.00ex;">Don&#x2019;t do ownership validation.</div>
<div class="Pp"></div>
-d, --display
<div style="margin-left: 4.00ex;">Siwtch to HITM type (rmt, lcl) to display and
  sort on. Total HITMs as default.</div>
<h1 class="Sh" title="Sh" id="C2C_RECORD"><a class="selflink" href="#C2C_RECORD">C2C
  RECORD</a></h1>
The perf c2c record command setup options related to HITM cacheline analysis and
  calls standard perf record command.
<div style="height: 1.00em;">&#x00A0;</div>
Following perf record options are configured by default: (check perf record man
  page for details)
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
-W,-d,--sample-cpu
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
Unless specified otherwise with <i>-e</i> option, following events are monitored
  by default:
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
cpu/mem-loads,ldlat=30/P
cpu/mem-stores/P
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
User can pass any <i>perf record</i> option behind <i>--</i> mark, like (to
  enable callchains and system wide monitoring):
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
$ perf c2c record -- -g -a
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
Please check RECORD OPTIONS section for specific c2c record options.
<h1 class="Sh" title="Sh" id="C2C_REPORT"><a class="selflink" href="#C2C_REPORT">C2C
  REPORT</a></h1>
The perf c2c report command displays shared data analysis. It comes in two
  display modes: stdio and tui (default).
<div style="height: 1.00em;">&#x00A0;</div>
The report command workflow is following: - sort all the data based on the
  cacheline address - store access details for each cacheline - sort all
  cachelines based on user settings - display data
<div style="height: 1.00em;">&#x00A0;</div>
In general perf report output consist of 2 basic views: 1) most expensive
  cachelines list 2) offsets details for each cacheline
<div style="height: 1.00em;">&#x00A0;</div>
For each cacheline in the 1) list we display following data: (Both stdio and TUI
  modes follow the same fields output)
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Index
- zero based index to identify the cacheline
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Cacheline
- cacheline address (hex number)
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Total records
- sum of all cachelines accesses
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Rmt/Lcl Hitm
- cacheline percentage of all Remote/Local HITM accesses
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
LLC Load Hitm - Total, Lcl, Rmt
- count of Total/Local/Remote load HITMs
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Store Reference - Total, L1Hit, L1Miss
  Total - all store accesses
  L1Hit - store accesses that hit L1
  L1Hit - store accesses that missed L1
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Load Dram
- count of local and remote DRAM accesses
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
LLC Ld Miss
- count of all accesses that missed LLC
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Total Loads
- sum of all load accesses
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Core Load Hit - FB, L1, L2
- count of load hits in FB (Fill Buffer), L1 and L2 cache
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
LLC Load Hit - Llc, Rmt
- count of LLC and Remote load hits
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
For each offset in the 2) list we display following data:
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
HITM - Rmt, Lcl
- % of Remote/Local HITM accesses for given offset within cacheline
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Store Refs - L1 Hit, L1 Miss
- % of store accesses that hit/missed L1 for given offset within cacheline
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Data address - Offset
- offset address
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Pid
- pid of the process responsible for the accesses
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Tid
- tid of the process responsible for the accesses
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Code address
- code address responsible for the accesses
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
cycles - rmt hitm, lcl hitm, load
  - sum of cycles for given accesses - Remote/Local HITM and generic load
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
cpu cnt
  - number of cpus that participated on the access
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Symbol
  - code symbol related to the 'Code address' value
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Shared Object
  - shared object name related to the 'Code address' value
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Source:Line
  - source information related to the 'Code address' value
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Node
  - nodes participating on the access (see NODE INFO section)
</pre>
</div>
<h1 class="Sh" title="Sh" id="NODE_INFO"><a class="selflink" href="#NODE_INFO">NODE
  INFO</a></h1>
The <i>Node</i> field displays nodes that accesses given cacheline offset. Its
  output comes in 3 flavors: - node IDs separated by <i>,</i> - node IDs with
  stats for each ID, in following format: Node{cpus %hitms %stores} - node IDs
  with list of affected CPUs in following format: Node{cpu list}
<div style="height: 1.00em;">&#x00A0;</div>
User can switch between above flavors with -N option or use <i>n</i> key to
  interactively switch in TUI mode.
<h1 class="Sh" title="Sh" id="COALESCE"><a class="selflink" href="#COALESCE">COALESCE</a></h1>
User can specify how to sort offsets for cacheline.
<div style="height: 1.00em;">&#x00A0;</div>
Following fields are available and governs the final output fields set for
  caheline offsets output:
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
tid   - coalesced by process TIDs
pid   - coalesced by process PIDs
iaddr - coalesced by code address, following fields are displayed:
           Code address, Code symbol, Shared Object, Source line
dso   - coalesced by shared object
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
By default the coalescing is setup with <i>pid,tid,iaddr</i>.
<h1 class="Sh" title="Sh" id="STDIO_OUTPUT"><a class="selflink" href="#STDIO_OUTPUT">STDIO
  OUTPUT</a></h1>
The stdio output displays data on standard output.
<div style="height: 1.00em;">&#x00A0;</div>
Following tables are displayed: Trace Event Information - overall statistics of
  memory accesses
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Global Shared Cache Line Event Information
- overall statistics on shared cachelines
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Shared Data Cache Line Table
- list of most expensive cachelines
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Shared Cache Line Distribution Pareto
- list of all accessed offsets for each cacheline
</pre>
</div>
<h1 class="Sh" title="Sh" id="TUI_OUTPUT"><a class="selflink" href="#TUI_OUTPUT">TUI
  OUTPUT</a></h1>
The TUI output provides interactive interface to navigate through cachelines
  list and to display offset details.
<div style="height: 1.00em;">&#x00A0;</div>
For details please refer to the help window by pressing <i>?</i> key.
<h1 class="Sh" title="Sh" id="CREDITS"><a class="selflink" href="#CREDITS">CREDITS</a></h1>
Although Don Zickus, Dick Fowles and Joe Mario worked together to get this
  implemented, we got lots of early help from Arnaldo Carvalho de Melo, Stephane
  Eranian, Jiri Olsa and Andi Kleen.
<h1 class="Sh" title="Sh" id="C2C_BLOG"><a class="selflink" href="#C2C_BLOG">C2C
  BLOG</a></h1>
Check Joe&#x2019;s blog on c2c tool for detailed use case explanation:
  <b>https://joemario.github.io/blog/2016/09/01/c2c-blog/</b>
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
<b>perf-record</b>(1), <b>perf-mem</b>(1)</div>
<table class="foot">
  <tr>
    <td class="foot-date">08/07/2017</td>
    <td class="foot-os">perf</td>
  </tr>
</table>
</body>
</html>
