```verilog
always @(*) begin
    case(sel)
        1'b0: out = a;
        1'b1: out = b;
        default: out = {8{1'bx}}; // Handle undefined cases if necessary
    endcase
end
endmodule
```