==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 897.363 ; gain = 803.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 897.363 ; gain = 803.551
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'PartitionCheckII' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 947.109 ; gain = 853.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 947.109 ; gain = 853.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 947.109 ; gain = 853.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'PartitionCheckII' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 947.109 ; gain = 853.410
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CheckPartition' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:52).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:56) in function 'CheckPartition': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'PartitionCheckII' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 947.109 ; gain = 853.410
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31:24) in function 'PartitionCheckII' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 947.109 ; gain = 853.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PartitionCheckII' ...
WARNING: [SYN 201-107] Renaming port name 'PartitionCheckII/output' to 'PartitionCheckII/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'PartitionCheckII/array' to 'PartitionCheckII/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PartitionCheckII' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.692 seconds; current allocated memory: 96.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 96.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PartitionCheckII' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'PartitionCheckII/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PartitionCheckII/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PartitionCheckII/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PartitionCheckII' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'array_r' to AXI-Lite port sqrt.
INFO: [SYN 201-210] Renamed object name 'PartitionCheckII_buff' to 'PartitionCheckII_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PartitionCheckII'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 97.738 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'PartitionCheckII_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 947.109 ; gain = 853.410
INFO: [VHDL 208-304] Generating VHDL RTL for PartitionCheckII.
INFO: [VLOG 209-307] Generating Verilog RTL for PartitionCheckII.
INFO: [HLS 200-112] Total elapsed time: 15.711 seconds; peak allocated memory: 97.738 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:1:
C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20:33: error: use of undeclared identifier 'n'
memcpy(buff,(const float*)array,n*sizeof(int));
                                ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'n': C:\Users\16167\Downloads\axi4_burst\axi4_sqrt.cpp:11
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'n': C:\Users\16167\Downloads\axi4_burst\axi4_sqrt.cpp:11
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:1:
C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:17:14: error: cannot initialize a variable of type 'unsigned int' with an rvalue of type 'const float *'
unsigned int n = (const float*)array[0];
             ^   ~~~~~~~~~~~~~~~~~~~~~~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'n': C:\Users\16167\Downloads\axi4_burst\axi4_sqrt.cpp:11
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'n': C:\Users\16167\Downloads\axi4_burst\axi4_sqrt.cpp:11
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 897.059 ; gain = 803.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 897.059 ; gain = 803.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 897.059 ; gain = 803.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'PartitionCheckII' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 897.059 ; gain = 803.469
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CheckPartition' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:53).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57) in function 'CheckPartition' completely with a factor of 9.
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'PartitionCheckII' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 897.059 ; gain = 803.469
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 897.059 ; gain = 803.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PartitionCheckII' ...
WARNING: [SYN 201-107] Renaming port name 'PartitionCheckII/output' to 'PartitionCheckII/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'PartitionCheckII/array' to 'PartitionCheckII/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PartitionCheckII' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (27.775ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PartitionCheckII' consists of the following:
	'phi' operation ('i') with incoming values : ('i', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32) [53]  (0 ns)
	'select' operation ('select_ln59', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:59->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [61]  (0.698 ns)
	'add' operation ('add_ln63', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:63->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [65]  (2.55 ns)
	'select' operation ('select_ln59_2', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:59->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [66]  (0.698 ns)
	'add' operation ('add_ln63_1', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:63->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [70]  (2.55 ns)
	'select' operation ('select_ln59_4', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:59->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [71]  (0.698 ns)
	'add' operation ('add_ln63_2', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:63->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [75]  (2.55 ns)
	'select' operation ('select_ln59_6', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:59->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [76]  (0.698 ns)
	'add' operation ('add_ln63_3', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:63->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [80]  (2.55 ns)
	'select' operation ('select_ln59_8', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:59->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [81]  (0.698 ns)
	'add' operation ('add_ln63_4', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:63->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [85]  (2.55 ns)
	'select' operation ('select_ln59_10', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:59->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [86]  (0.698 ns)
	'add' operation ('add_ln63_5', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:63->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [90]  (2.55 ns)
	'select' operation ('select_ln59_12', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:59->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [91]  (0.698 ns)
	'add' operation ('add_ln63_6', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:63->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [95]  (2.55 ns)
	'select' operation ('select_ln59_14', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:59->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [96]  (0 ns)
	'add' operation ('add_ln63_7', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:63->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [98]  (2.55 ns)
	'icmp' operation ('icmp_ln68', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:68->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [99]  (2.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.469 seconds; current allocated memory: 96.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 97.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PartitionCheckII' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'PartitionCheckII/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PartitionCheckII/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PartitionCheckII' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [SYN 201-210] Renamed object name 'PartitionCheckII_buff' to 'PartitionCheckII_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PartitionCheckII'.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 98.173 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 36.00 MHz
INFO: [RTMG 210-278] Implementing memory 'PartitionCheckII_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 897.059 ; gain = 803.469
INFO: [VHDL 208-304] Generating VHDL RTL for PartitionCheckII.
INFO: [VLOG 209-307] Generating Verilog RTL for PartitionCheckII.
INFO: [HLS 200-112] Total elapsed time: 28.261 seconds; peak allocated memory: 98.173 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 897.945 ; gain = 804.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 897.945 ; gain = 804.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 897.945 ; gain = 804.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'PartitionCheckII' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 897.945 ; gain = 804.082
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CheckPartition' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:53).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57) in function 'CheckPartition' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'PartitionCheckII' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 897.945 ; gain = 804.082
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32:24) in function 'PartitionCheckII' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 897.945 ; gain = 804.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PartitionCheckII' ...
WARNING: [SYN 201-107] Renaming port name 'PartitionCheckII/output' to 'PartitionCheckII/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'PartitionCheckII/array' to 'PartitionCheckII/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PartitionCheckII' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.165 seconds; current allocated memory: 96.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 96.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PartitionCheckII' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'PartitionCheckII/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PartitionCheckII/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PartitionCheckII' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [SYN 201-210] Renamed object name 'PartitionCheckII_buff' to 'PartitionCheckII_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PartitionCheckII'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 97.785 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'PartitionCheckII_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 897.945 ; gain = 804.082
INFO: [VHDL 208-304] Generating VHDL RTL for PartitionCheckII.
INFO: [VLOG 209-307] Generating Verilog RTL for PartitionCheckII.
INFO: [HLS 200-112] Total elapsed time: 25.492 seconds; peak allocated memory: 97.785 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 896.965 ; gain = 804.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 896.965 ; gain = 804.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 896.965 ; gain = 804.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'PartitionCheckII' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 896.965 ; gain = 804.121
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CheckPartition' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:53).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57) in function 'CheckPartition' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'PartitionCheckII' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 896.965 ; gain = 804.121
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32:24) in function 'PartitionCheckII' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 896.965 ; gain = 804.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PartitionCheckII' ...
WARNING: [SYN 201-107] Renaming port name 'PartitionCheckII/output' to 'PartitionCheckII/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'PartitionCheckII/array' to 'PartitionCheckII/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PartitionCheckII' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.846 seconds; current allocated memory: 96.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 96.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PartitionCheckII' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'PartitionCheckII/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PartitionCheckII/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PartitionCheckII' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [SYN 201-210] Renamed object name 'PartitionCheckII_buff' to 'PartitionCheckII_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PartitionCheckII'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 97.890 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'PartitionCheckII_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:54 . Memory (MB): peak = 896.965 ; gain = 804.121
INFO: [VHDL 208-304] Generating VHDL RTL for PartitionCheckII.
INFO: [VLOG 209-307] Generating Verilog RTL for PartitionCheckII.
INFO: [HLS 200-112] Total elapsed time: 54.164 seconds; peak allocated memory: 97.890 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 896.973 ; gain = 803.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 896.973 ; gain = 803.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 896.973 ; gain = 803.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'PartitionCheckII' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 896.973 ; gain = 803.480
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CheckPartition' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:53).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57) in function 'CheckPartition' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'PartitionCheckII' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 896.973 ; gain = 803.480
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32:24) in function 'PartitionCheckII' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 896.973 ; gain = 803.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PartitionCheckII' ...
WARNING: [SYN 201-107] Renaming port name 'PartitionCheckII/output' to 'PartitionCheckII/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'PartitionCheckII/array' to 'PartitionCheckII/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PartitionCheckII' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.72 seconds; current allocated memory: 96.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 96.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PartitionCheckII' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'PartitionCheckII/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PartitionCheckII/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PartitionCheckII' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [SYN 201-210] Renamed object name 'PartitionCheckII_buff' to 'PartitionCheckII_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PartitionCheckII'.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 97.890 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'PartitionCheckII_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 896.973 ; gain = 803.480
INFO: [VHDL 208-304] Generating VHDL RTL for PartitionCheckII.
INFO: [VLOG 209-307] Generating Verilog RTL for PartitionCheckII.
INFO: [HLS 200-112] Total elapsed time: 33.607 seconds; peak allocated memory: 97.890 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 947.441 ; gain = 853.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 947.441 ; gain = 853.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 947.441 ; gain = 853.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'PartitionCheckII' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 947.441 ; gain = 853.730
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CheckPartition' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:53).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57) in function 'CheckPartition' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'PartitionCheckII' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 947.441 ; gain = 853.730
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32:24) in function 'PartitionCheckII' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 947.441 ; gain = 853.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PartitionCheckII' ...
WARNING: [SYN 201-107] Renaming port name 'PartitionCheckII/output' to 'PartitionCheckII/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'PartitionCheckII/array' to 'PartitionCheckII/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PartitionCheckII' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.656 seconds; current allocated memory: 96.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 96.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PartitionCheckII' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'PartitionCheckII/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PartitionCheckII/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PartitionCheckII' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [SYN 201-210] Renamed object name 'PartitionCheckII_buff' to 'PartitionCheckII_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PartitionCheckII'.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 97.861 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'PartitionCheckII_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 947.441 ; gain = 853.730
INFO: [VHDL 208-304] Generating VHDL RTL for PartitionCheckII.
INFO: [VLOG 209-307] Generating Verilog RTL for PartitionCheckII.
INFO: [HLS 200-112] Total elapsed time: 18.73 seconds; peak allocated memory: 97.861 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 897.258 ; gain = 803.930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 897.258 ; gain = 803.930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 897.258 ; gain = 803.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'PartitionCheckII' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 897.258 ; gain = 803.930
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CheckPartition' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:53).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57) in function 'CheckPartition': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'PartitionCheckII' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 897.258 ; gain = 803.930
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32:24) in function 'PartitionCheckII' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 897.258 ; gain = 803.930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PartitionCheckII' ...
WARNING: [SYN 201-107] Renaming port name 'PartitionCheckII/output' to 'PartitionCheckII/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'PartitionCheckII/array' to 'PartitionCheckII/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PartitionCheckII' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.989 seconds; current allocated memory: 96.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 96.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PartitionCheckII' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'PartitionCheckII/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PartitionCheckII/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PartitionCheckII' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [SYN 201-210] Renamed object name 'PartitionCheckII_buff' to 'PartitionCheckII_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PartitionCheckII'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 97.969 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'PartitionCheckII_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 897.258 ; gain = 803.930
INFO: [VHDL 208-304] Generating VHDL RTL for PartitionCheckII.
INFO: [VLOG 209-307] Generating Verilog RTL for PartitionCheckII.
INFO: [HLS 200-112] Total elapsed time: 20.292 seconds; peak allocated memory: 97.969 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 947.477 ; gain = 854.160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 947.477 ; gain = 854.160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 947.477 ; gain = 854.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'PartitionCheckII' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 947.477 ; gain = 854.160
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CheckPartition' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:53).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57) in function 'CheckPartition': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-602] Inlining function 'CheckPartition' into 'PartitionCheckII' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 947.477 ; gain = 854.160
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32:24) in function 'PartitionCheckII' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'output' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21:1). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 947.477 ; gain = 854.160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PartitionCheckII' ...
WARNING: [SYN 201-107] Renaming port name 'PartitionCheckII/output' to 'PartitionCheckII/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'PartitionCheckII/array' to 'PartitionCheckII/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PartitionCheckII' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.buff.array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.393 seconds; current allocated memory: 96.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 96.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PartitionCheckII' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'PartitionCheckII/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PartitionCheckII/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PartitionCheckII' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port sqrt.
INFO: [SYN 201-210] Renamed object name 'PartitionCheckII_buff' to 'PartitionCheckII_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PartitionCheckII'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 97.946 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'PartitionCheckII_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 947.477 ; gain = 854.160
INFO: [VHDL 208-304] Generating VHDL RTL for PartitionCheckII.
INFO: [VLOG 209-307] Generating Verilog RTL for PartitionCheckII.
INFO: [HLS 200-112] Total elapsed time: 23.404 seconds; peak allocated memory: 97.946 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
