emev2_smu_write	,	F_1
parent	,	V_6
clk_register	,	F_9
smu_base	,	V_3
enable_bit	,	V_9
EMEV2_SMU_BASE	,	V_19
STI_RSTCTRL	,	V_21
STI_CLKSEL	,	V_20
clkp	,	V_12
ret	,	V_13
ARRAY_SIZE	,	F_14
"failed to setup emev2 clocks\n"	,	L_1
clk	,	V_5
USIBU3_RSTCTRL	,	V_25
iowrite32	,	F_3
GCLK_NR	,	V_30
sclk_div	,	V_17
emev2_sclkdiv_clk_ops	,	V_18
shmobile_clk_init	,	F_16
ioremap	,	F_13
panic	,	F_17
ops	,	V_15
sclkdiv_clks	,	V_27
emev2_sclkdiv_register	,	F_11
PAGE_SIZE	,	V_4
clkdev_add_table	,	F_15
emev2_gclk_disable	,	F_7
USIBU1_RSTCTRL	,	V_23
clks	,	V_10
emev2_gclk_clk_ops	,	V_16
nr	,	V_11
BUG_ON	,	F_2
emev2_clock_init	,	F_12
gclk_clks	,	V_29
emev2_sclkdiv_recalc	,	F_10
offs	,	V_2
USIAU0_RSTCTRL	,	V_22
rate	,	V_7
main_clks	,	V_26
emev2_gclk_register	,	F_8
value	,	V_1
SCLKDIV_NR	,	V_28
lookups	,	V_31
k	,	V_14
ioread32	,	F_6
mapped_reg	,	V_8
__init	,	T_1
emev2_gclk_enable	,	F_5
pll3_recalc	,	F_4
USIBU2_RSTCTRL	,	V_24
