[SDRAM_REF_CTRL]
name: SDRAM Refresh Control
width: 32
order: bit-0-is-lsb
field: 0:15   Refresh rate = (EMIF rate / reg value)
field: 24:26  Partial array self refresh
value:          0 Full array
value:          1 1/2 array
value:          5 1/2 array
value:          2 1/4 array
value:          6 1/4 array
value:          3 1/8 array
value:          7 1/8 array
value:          4 3/4 array
field: 28     DDR3 auto self refresh enable
value:          0 Manual self refresh
value:          1 Automatic self refresh
field: 29     DDR3 self refresh temperature range
value:          0 Normal operating temperature range
value:          1 Extended operating temperature range
field: 31     Initialization and refresh disable
value:          0 Initialization and refresh not disabled
value:          1 Initialization and refresh disabled
