\doxysection{stm32g4xx\+\_\+ll\+\_\+tim.\+h}
\hypertarget{stm32g4xx__ll__tim_8h_source}{}\label{stm32g4xx__ll__tim_8h_source}\index{stm32g4xx\_ll\_tim.h@{stm32g4xx\_ll\_tim.h}}
\mbox{\hyperlink{stm32g4xx__ll__tim_8h}{Aller Ã  la documentation de ce fichier.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00018\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32G4xx\_LL\_TIM\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ \_\_STM32G4xx\_LL\_TIM\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32g4xx_8h}{stm32g4xx.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00033\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#if\ defined\ (TIM1)\ ||\ defined\ (TIM2)\ ||\ defined\ (TIM3)\ ||\ defined\ (TIM4)\ ||\ defined\ (TIM5)\ ||\ defined\ (TIM6)\ ||\ defined\ (TIM7)\ ||\ defined\ (TIM8)\ ||\ defined\ (TIM15)\ ||\ defined\ (TIM16)\ ||\ defined\ (TIM17)\ ||\ defined\ (TIM20)}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00039\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00045\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ OFFSET\_TAB\_CCMRx[]\ =}
\DoxyCodeLine{00046\ \{}
\DoxyCodeLine{00047\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 0:\ TIMx\_CH1\ \ */}}
\DoxyCodeLine{00048\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 1:\ TIMx\_CH1N\ */}}
\DoxyCodeLine{00049\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 2:\ TIMx\_CH2\ \ */}}
\DoxyCodeLine{00050\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 3:\ TIMx\_CH2N\ */}}
\DoxyCodeLine{00051\ \ \ 0x04U,\ \ \ \textcolor{comment}{/*\ 4:\ TIMx\_CH3\ \ */}}
\DoxyCodeLine{00052\ \ \ 0x04U,\ \ \ \textcolor{comment}{/*\ 5:\ TIMx\_CH3N\ */}}
\DoxyCodeLine{00053\ \ \ 0x04U,\ \ \ \textcolor{comment}{/*\ 6:\ TIMx\_CH4\ \ */}}
\DoxyCodeLine{00054\ \ \ 0x04U,\ \ \ \textcolor{comment}{/*\ 7:\ TIMx\_CH4N\ */}}
\DoxyCodeLine{00055\ \ \ 0x38U,\ \ \ \textcolor{comment}{/*\ 8:\ TIMx\_CH5\ \ */}}
\DoxyCodeLine{00056\ \ \ 0x38U\ \ \ \ \textcolor{comment}{/*\ 9:\ TIMx\_CH6\ \ */}}
\DoxyCodeLine{00057\ }
\DoxyCodeLine{00058\ \};}
\DoxyCodeLine{00059\ }
\DoxyCodeLine{00060\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_OCxx[]\ =}
\DoxyCodeLine{00061\ \{}
\DoxyCodeLine{00062\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ OC1M,\ OC1FE,\ OC1PE\ */}}
\DoxyCodeLine{00063\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ -\/\ NA\ */}}
\DoxyCodeLine{00064\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ OC2M,\ OC2FE,\ OC2PE\ */}}
\DoxyCodeLine{00065\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ -\/\ NA\ */}}
\DoxyCodeLine{00066\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ OC3M,\ OC3FE,\ OC3PE\ */}}
\DoxyCodeLine{00067\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ -\/\ NA\ */}}
\DoxyCodeLine{00068\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ OC4M,\ OC4FE,\ OC4PE\ */}}
\DoxyCodeLine{00069\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 7:\ -\/\ NA\ */}}
\DoxyCodeLine{00070\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 8:\ OC5M,\ OC5FE,\ OC5PE\ */}}
\DoxyCodeLine{00071\ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 9:\ OC6M,\ OC6FE,\ OC6PE\ */}}
\DoxyCodeLine{00072\ \};}
\DoxyCodeLine{00073\ }
\DoxyCodeLine{00074\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_ICxx[]\ =}
\DoxyCodeLine{00075\ \{}
\DoxyCodeLine{00076\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ CC1S,\ IC1PSC,\ IC1F\ */}}
\DoxyCodeLine{00077\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ -\/\ NA\ */}}
\DoxyCodeLine{00078\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ CC2S,\ IC2PSC,\ IC2F\ */}}
\DoxyCodeLine{00079\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ -\/\ NA\ */}}
\DoxyCodeLine{00080\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ CC3S,\ IC3PSC,\ IC3F\ */}}
\DoxyCodeLine{00081\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ -\/\ NA\ */}}
\DoxyCodeLine{00082\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ CC4S,\ IC4PSC,\ IC4F\ */}}
\DoxyCodeLine{00083\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 7:\ -\/\ NA\ */}}
\DoxyCodeLine{00084\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 8:\ -\/\ NA\ */}}
\DoxyCodeLine{00085\ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 9:\ -\/\ NA\ */}}
\DoxyCodeLine{00086\ \};}
\DoxyCodeLine{00087\ }
\DoxyCodeLine{00088\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_CCxP[]\ =}
\DoxyCodeLine{00089\ \{}
\DoxyCodeLine{00090\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ CC1P\ */}}
\DoxyCodeLine{00091\ \ \ 2U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ CC1NP\ */}}
\DoxyCodeLine{00092\ \ \ 4U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ CC2P\ */}}
\DoxyCodeLine{00093\ \ \ 6U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ CC2NP\ */}}
\DoxyCodeLine{00094\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ CC3P\ */}}
\DoxyCodeLine{00095\ \ \ 10U,\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ CC3NP\ */}}
\DoxyCodeLine{00096\ \ \ 12U,\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ CC4P\ */}}
\DoxyCodeLine{00097\ \ \ 14U,\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 7:\ CC4NP\ */}}
\DoxyCodeLine{00098\ \ \ 16U,\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 8:\ CC5P\ */}}
\DoxyCodeLine{00099\ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 9:\ CC6P\ */}}
\DoxyCodeLine{00100\ \};}
\DoxyCodeLine{00101\ }
\DoxyCodeLine{00102\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_OISx[]\ =}
\DoxyCodeLine{00103\ \{}
\DoxyCodeLine{00104\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ OIS1\ */}}
\DoxyCodeLine{00105\ \ \ 1U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ OIS1N\ */}}
\DoxyCodeLine{00106\ \ \ 2U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ OIS2\ */}}
\DoxyCodeLine{00107\ \ \ 3U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ OIS2N\ */}}
\DoxyCodeLine{00108\ \ \ 4U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ OIS3\ */}}
\DoxyCodeLine{00109\ \ \ 5U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ OIS3N\ */}}
\DoxyCodeLine{00110\ \ \ 6U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ OIS4\ */}}
\DoxyCodeLine{00111\ \ \ 7U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 7:\ OIS4N\ */}}
\DoxyCodeLine{00112\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 8:\ OIS5\ */}}
\DoxyCodeLine{00113\ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 9:\ OIS6\ */}}
\DoxyCodeLine{00114\ \};}
\DoxyCodeLine{00118\ }
\DoxyCodeLine{00119\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00123\ }
\DoxyCodeLine{00124\ \textcolor{comment}{/*\ Defines\ used\ for\ the\ bit\ position\ in\ the\ register\ and\ perform\ offsets\ */}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\#define\ TIM\_POSITION\_BRK\_SOURCE\ \ \ \ \ \ \ \ \ \ \ \ (POSITION\_VAL(Source)\ \&\ 0x1FUL)}}
\DoxyCodeLine{00126\ }
\DoxyCodeLine{00127\ \textcolor{comment}{/*\ Generic\ bit\ definitions\ for\ TIMx\_AF1\ register\ */}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#define\ TIMx\_AF1\_BKINP\ \ \ \ \ TIM1\_AF1\_BKINP\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#define\ TIMx\_AF1\_ETRSEL\ \ \ \ TIM1\_AF1\_ETRSEL\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00130\ }
\DoxyCodeLine{00131\ }
\DoxyCodeLine{00132\ \textcolor{comment}{/*\ Mask\ used\ to\ set\ the\ TDG[x:0]\ of\ the\ DTG\ bits\ of\ the\ TIMx\_BDTR\ register\ */}}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_1\ ((uint8\_t)0x7F)}}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_2\ ((uint8\_t)0x3F)}}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_3\ ((uint8\_t)0x1F)}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_4\ ((uint8\_t)0x1F)}}
\DoxyCodeLine{00137\ }
\DoxyCodeLine{00138\ \textcolor{comment}{/*\ Mask\ used\ to\ set\ the\ DTG[7:5]\ bits\ of\ the\ DTG\ bits\ of\ the\ TIMx\_BDTR\ register\ */}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_1\ ((uint8\_t)0x00)}}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_2\ ((uint8\_t)0x80)}}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_3\ ((uint8\_t)0xC0)}}
\DoxyCodeLine{00142\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_4\ ((uint8\_t)0xE0)}}
\DoxyCodeLine{00143\ }
\DoxyCodeLine{00150\ }
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#define\ OCREF\_CLEAR\_SELECT\_Pos\ (28U)}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#define\ OCREF\_CLEAR\_SELECT\_Msk\ (0x1U\ <<\ OCREF\_CLEAR\_SELECT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00156\ }
\DoxyCodeLine{00157\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#define\ TIM\_GET\_CHANNEL\_INDEX(\ \_\_CHANNEL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH1)\ ?\ 0U\ :\(\backslash\)}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH1N)\ ?\ 1U\ :\(\backslash\)}}
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH2)\ ?\ 2U\ :\(\backslash\)}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH2N)\ ?\ 3U\ :\(\backslash\)}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH3)\ ?\ 4U\ :\(\backslash\)}}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH3N)\ ?\ 5U\ :\(\backslash\)}}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH4)\ ?\ 6U\ :\(\backslash\)}}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH4N)\ ?\ 7U\ :\(\backslash\)}}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH5)\ ?\ 8U\ :\ 9U)}}
\DoxyCodeLine{00185\ }
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\#define\ TIM\_CALC\_DTS(\_\_TIMCLK\_\_,\ \_\_CKD\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\ \ (((\_\_CKD\_\_)\ ==\ LL\_TIM\_CLOCKDIVISION\_DIV1)\ ?\ ((uint64\_t)1000000000000U/(\_\_TIMCLK\_\_))\ \ \ \ \ \ \ \ \ :\ \(\backslash\)}}
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\ \ \ ((\_\_CKD\_\_)\ ==\ LL\_TIM\_CLOCKDIVISION\_DIV2)\ ?\ ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_)\ >>\ 1U))\ :\ \(\backslash\)}}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\ \ \ ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_)\ >>\ 2U)))}\textcolor{preprocessor}{}}
\DoxyCodeLine{00201\ }
\DoxyCodeLine{00202\ }
\DoxyCodeLine{00203\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00208\ }
\DoxyCodeLine{00212\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00213\ \{}
\DoxyCodeLine{00214\ \ \ uint16\_t\ Prescaler;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00219\ }
\DoxyCodeLine{00220\ \ \ uint32\_t\ CounterMode;\ \ \ \ \ \ \ }
\DoxyCodeLine{00225\ }
\DoxyCodeLine{00226\ \ \ uint32\_t\ Autoreload;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00234\ }
\DoxyCodeLine{00235\ \ \ uint32\_t\ ClockDivision;\ \ \ \ \ }
\DoxyCodeLine{00240\ }
\DoxyCodeLine{00241\ \ \ uint32\_t\ RepetitionCounter;\ \ }
\DoxyCodeLine{00254\ \}\ LL\_TIM\_InitTypeDef;}
\DoxyCodeLine{00255\ }
\DoxyCodeLine{00259\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00260\ \{}
\DoxyCodeLine{00261\ \ \ uint32\_t\ OCMode;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00266\ }
\DoxyCodeLine{00267\ \ \ uint32\_t\ OCState;\ \ \ \ \ \ \ }
\DoxyCodeLine{00272\ }
\DoxyCodeLine{00273\ \ \ uint32\_t\ OCNState;\ \ \ \ \ \ }
\DoxyCodeLine{00278\ }
\DoxyCodeLine{00279\ \ \ uint32\_t\ CompareValue;\ \ }
\DoxyCodeLine{00284\ }
\DoxyCodeLine{00285\ \ \ uint32\_t\ OCPolarity;\ \ \ \ }
\DoxyCodeLine{00290\ }
\DoxyCodeLine{00291\ \ \ uint32\_t\ OCNPolarity;\ \ \ }
\DoxyCodeLine{00296\ }
\DoxyCodeLine{00297\ }
\DoxyCodeLine{00298\ \ \ uint32\_t\ OCIdleState;\ \ \ }
\DoxyCodeLine{00303\ }
\DoxyCodeLine{00304\ \ \ uint32\_t\ OCNIdleState;\ \ }
\DoxyCodeLine{00309\ \}\ LL\_TIM\_OC\_InitTypeDef;}
\DoxyCodeLine{00310\ }
\DoxyCodeLine{00314\ }
\DoxyCodeLine{00315\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00316\ \{}
\DoxyCodeLine{00317\ }
\DoxyCodeLine{00318\ \ \ uint32\_t\ ICPolarity;\ \ \ \ }
\DoxyCodeLine{00323\ }
\DoxyCodeLine{00324\ \ \ uint32\_t\ ICActiveInput;\ }
\DoxyCodeLine{00329\ }
\DoxyCodeLine{00330\ \ \ uint32\_t\ ICPrescaler;\ \ \ }
\DoxyCodeLine{00335\ }
\DoxyCodeLine{00336\ \ \ uint32\_t\ ICFilter;\ \ \ \ \ \ }
\DoxyCodeLine{00341\ \}\ LL\_TIM\_IC\_InitTypeDef;}
\DoxyCodeLine{00342\ }
\DoxyCodeLine{00343\ }
\DoxyCodeLine{00347\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00348\ \{}
\DoxyCodeLine{00349\ \ \ uint32\_t\ EncoderMode;\ \ \ \ \ }
\DoxyCodeLine{00354\ }
\DoxyCodeLine{00355\ \ \ uint32\_t\ IC1Polarity;\ \ \ \ \ }
\DoxyCodeLine{00360\ }
\DoxyCodeLine{00361\ \ \ uint32\_t\ IC1ActiveInput;\ \ }
\DoxyCodeLine{00366\ }
\DoxyCodeLine{00367\ \ \ uint32\_t\ IC1Prescaler;\ \ \ \ }
\DoxyCodeLine{00372\ }
\DoxyCodeLine{00373\ \ \ uint32\_t\ IC1Filter;\ \ \ \ \ \ \ }
\DoxyCodeLine{00378\ }
\DoxyCodeLine{00379\ \ \ uint32\_t\ IC2Polarity;\ \ \ \ \ \ }
\DoxyCodeLine{00384\ }
\DoxyCodeLine{00385\ \ \ uint32\_t\ IC2ActiveInput;\ \ }
\DoxyCodeLine{00390\ }
\DoxyCodeLine{00391\ \ \ uint32\_t\ IC2Prescaler;\ \ \ \ }
\DoxyCodeLine{00396\ }
\DoxyCodeLine{00397\ \ \ uint32\_t\ IC2Filter;\ \ \ \ \ \ \ }
\DoxyCodeLine{00402\ }
\DoxyCodeLine{00403\ \}\ LL\_TIM\_ENCODER\_InitTypeDef;}
\DoxyCodeLine{00404\ }
\DoxyCodeLine{00408\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00409\ \{}
\DoxyCodeLine{00410\ }
\DoxyCodeLine{00411\ \ \ uint32\_t\ IC1Polarity;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00416\ }
\DoxyCodeLine{00417\ \ \ uint32\_t\ IC1Prescaler;\ \ \ \ \ \ \ }
\DoxyCodeLine{00424\ }
\DoxyCodeLine{00425\ \ \ uint32\_t\ IC1Filter;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00431\ }
\DoxyCodeLine{00432\ \ \ uint32\_t\ CommutationDelay;\ \ \ }
\DoxyCodeLine{00439\ \}\ LL\_TIM\_HALLSENSOR\_InitTypeDef;}
\DoxyCodeLine{00440\ }
\DoxyCodeLine{00444\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00445\ \{}
\DoxyCodeLine{00446\ \ \ uint32\_t\ OSSRState;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00454\ }
\DoxyCodeLine{00455\ \ \ uint32\_t\ OSSIState;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00463\ }
\DoxyCodeLine{00464\ \ \ uint32\_t\ LockLevel;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00469\ }
\DoxyCodeLine{00470\ \ \ uint8\_t\ DeadTime;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00479\ }
\DoxyCodeLine{00480\ \ \ uint16\_t\ BreakState;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00488\ }
\DoxyCodeLine{00489\ \ \ uint32\_t\ BreakPolarity;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00497\ }
\DoxyCodeLine{00498\ \ \ uint32\_t\ BreakFilter;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00506\ }
\DoxyCodeLine{00507\ \ \ uint32\_t\ BreakAFMode;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00517\ }
\DoxyCodeLine{00518\ \ \ uint32\_t\ Break2State;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00526\ }
\DoxyCodeLine{00527\ \ \ uint32\_t\ Break2Polarity;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00535\ }
\DoxyCodeLine{00536\ \ \ uint32\_t\ Break2Filter;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00544\ }
\DoxyCodeLine{00545\ \ \ uint32\_t\ Break2AFMode;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00555\ }
\DoxyCodeLine{00556\ \ \ uint32\_t\ AutomaticOutput;\ \ \ \ \ \ }
\DoxyCodeLine{00564\ \}\ LL\_TIM\_BDTR\_InitTypeDef;}
\DoxyCodeLine{00565\ }
\DoxyCodeLine{00569\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00570\ }
\DoxyCodeLine{00571\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00575\ }
\DoxyCodeLine{00580\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00581\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00585\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC5IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC5IF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00586\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC6IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC6IF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00587\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00589\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00590\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_B2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_B2IF\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00591\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00595\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_SBIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_SBIF\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00596\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_IDXF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_IDXF\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00597\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_DIRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_DIRF\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_IERRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_IERRF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_TERRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TERRF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00603\ }
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00608\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00609\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKE\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00613\ }
\DoxyCodeLine{00617\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00618\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2E\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00622\ }
\DoxyCodeLine{00626\ \textcolor{preprocessor}{\#define\ LL\_TIM\_AUTOMATICOUTPUT\_DISABLE\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00627\ \textcolor{preprocessor}{\#define\ LL\_TIM\_AUTOMATICOUTPUT\_ENABLE\ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_AOE\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00632\ }
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC1IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1IE\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC2IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2IE\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC3IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3IE\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00641\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC4IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4IE\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00642\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_COMIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMIE\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00643\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_IDXIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_IDXIE\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_DIRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_DIRIE\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_IERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_IERRIE\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_TERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TERRIE\ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00652\ }
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\#define\ LL\_TIM\_UPDATESOURCE\_REGULAR\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\#define\ LL\_TIM\_UPDATESOURCE\_COUNTER\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_URS\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00661\ }
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ONEPULSEMODE\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_OPM\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ONEPULSEMODE\_REPETITIVE\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00670\ }
\DoxyCodeLine{00674\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_DOWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_DOWN\ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_0\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00677\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_UP\ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_1\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_UP\_DOWN\ \ \ \ \ \ TIM\_CR1\_CMS\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00682\ }
\DoxyCodeLine{00686\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_0\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_1\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00692\ }
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERDIRECTION\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERDIRECTION\_DOWN\ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00701\ }
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCUPDATESOURCE\_COMG\_ONLY\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00706\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCUPDATESOURCE\_COMG\_AND\_TRGI\ \ \ \ TIM\_CR2\_CCUS\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00710\ }
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCDMAREQUEST\_CC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCDMAREQUEST\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCDS\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00719\ }
\DoxyCodeLine{00723\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00724\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_0\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00725\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_1\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00726\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00730\ }
\DoxyCodeLine{00734\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00735\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH1N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NE\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00736\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2E\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00737\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH2N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NE\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00738\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3E\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00739\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH3N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NE\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00740\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4E\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00741\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH4N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4NE\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00742\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC5E\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00743\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC6E\ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00747\ }
\DoxyCodeLine{00748\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00752\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCSTATE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00753\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCSTATE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00757\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00758\ }
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_ASSYMETRIC\_PWM1\ LL\_TIM\_OCMODE\_ASYMMETRIC\_PWM1}}
\DoxyCodeLine{00763\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_ASSYMETRIC\_PWM2\ LL\_TIM\_OCMODE\_ASYMMETRIC\_PWM2}\textcolor{preprocessor}{}}
\DoxyCodeLine{00767\ }
\DoxyCodeLine{00771\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FROZEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00772\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00773\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_INACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00774\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00775\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FORCED\_INACTIVE\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00776\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FORCED\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00777\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_PWM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00778\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_PWM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00779\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_RETRIG\_OPM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00780\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_RETRIG\_OPM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00781\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_COMBINED\_PWM1\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00782\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_COMBINED\_PWM2\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_0\ |\ TIM\_CCMR1\_OC1M\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_ASYMMETRIC\_PWM1\ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00784\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_ASYMMETRIC\_PWM2\ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00785\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_PULSE\_ON\_COMPARE\ \ \ \ \ \ \ \ \ (TIM\_CCMR2\_OC3M\_3\ |\ TIM\_CCMR2\_OC3M\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00786\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_DIRECTION\_OUTPUT\ \ \ \ \ \ \ \ \ (TIM\_CCMR2\_OC3M\_3\ |\ TIM\_CCMR2\_OC3M\_1\ |\ TIM\_CCMR2\_OC3M\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00790\ }
\DoxyCodeLine{00794\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00795\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00799\ }
\DoxyCodeLine{00803\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCIDLESTATE\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00804\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCIDLESTATE\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00808\ }
\DoxyCodeLine{00812\ \textcolor{preprocessor}{\#define\ LL\_TIM\_GROUPCH5\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00813\ \textcolor{preprocessor}{\#define\ LL\_TIM\_GROUPCH5\_OC1REFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C1\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00814\ \textcolor{preprocessor}{\#define\ LL\_TIM\_GROUPCH5\_OC2REFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C2\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00815\ \textcolor{preprocessor}{\#define\ LL\_TIM\_GROUPCH5\_OC3REFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C3\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00819\ }
\DoxyCodeLine{00823\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_DIRECTTI\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\_0\ <<\ 16U)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00824\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_INDIRECTTI\ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\_1\ <<\ 16U)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_TRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\ <<\ 16U)\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00829\ }
\DoxyCodeLine{00833\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\_0\ <<\ 16U)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00835\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\_1\ <<\ 16U)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00836\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\ <<\ 16U)\ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00840\ }
\DoxyCodeLine{00844\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00845\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_0\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_1\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00847\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_2\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00849\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00850\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00851\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00852\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_3\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00853\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00854\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00855\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00857\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00858\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00859\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00863\ }
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00868\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCER\_CC1P\ |\ TIM\_CCER\_CC1NP)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00873\ }
\DoxyCodeLine{00877\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_INTERNAL\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00878\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_EXT\_MODE1\ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_EXT\_MODE2\ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ECE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00883\ }
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X2\_TI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X2\_TI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X4\_TI12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00890\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X2\ \ \ \ \ (TIM\_SMCR\_SMS\_3\ |\ TIM\_SMCR\_SMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X1\ \ \ \ \ (TIM\_SMCR\_SMS\_3\ |\ TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X2\ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_3\ |\ TIM\_SMCR\_SMS\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00893\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X1\_TI12\ \ (TIM\_SMCR\_SMS\_3\ |\ TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00894\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X1\_TI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_3\ |\ TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00895\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X1\_TI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_3\ |\ TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00899\ }
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00905\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00906\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00907\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC1REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC2REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC3REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00910\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC4REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00911\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_ENCODERCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00915\ }
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00920\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00922\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_CC1F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00924\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00926\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC4\_RISINGFALLING\ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC6\_RISINGFALLING\ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC4\_RISING\_OC6\_RISING\ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC4\_RISING\_OC6\_FALLING\ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC5\_RISING\_OC6\_RISING\ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2\ |TIM\_CR2\_MMS2\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC5\_RISING\_OC6\_FALLING\ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00938\ }
\DoxyCodeLine{00942\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00944\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_GATED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER\ TIM\_SMCR\_SMS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00947\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_COMBINED\_GATEDRESET\ \ \ (TIM\_SMCR\_SMS\_3\ |\ TIM\_SMCR\_SMS\_0)\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00952\ }
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SMSPS\_TIMUPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SMSPS\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMSPS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00961\ }
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00966\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00968\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00969\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_3\ |\ TIM\_SMCR\_TS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_3\ |\ TIM\_SMCR\_TS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00972\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_3\ |\ TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00973\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_3\ |\ TIM\_SMCR\_TS\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00974\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_3\ |\ TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_3\ |\ TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00976\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_3\ |\ TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI1F\_ED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00978\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI1FP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00979\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI2FP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00980\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ETRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00984\ }
\DoxyCodeLine{00988\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_POLARITY\_NONINVERTED\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00989\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_POLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETP\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00993\ }
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00998\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01000\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01004\ }
\DoxyCodeLine{01008\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01009\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01010\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01011\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01013\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01014\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01015\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01018\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01023\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01027\ }
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETRSOURCE\_GPIO\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETRSOURCE\_COMP1\ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETRSOURCE\_COMP2\ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETRSOURCE\_COMP3\ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01035\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETRSOURCE\_COMP4\ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01036\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETRSOURCE\_COMP5\ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01038\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01039\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETRSOURCE\_COMP6\ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01042\ \textcolor{preprocessor}{\#if\ defined(COMP7)}}
\DoxyCodeLine{01043\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETRSOURCE\_COMP7\ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01044\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01045\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETRSOURCE\_ADC1\_AWD1\ \ \ TIM1\_AF1\_ETRSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01046\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETRSOURCE\_ADC1\_AWD2\ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01047\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETRSOURCE\_ADC1\_AWD3\ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01048\ \textcolor{preprocessor}{\#if\ defined(ADC4)}}
\DoxyCodeLine{01049\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETRSOURCE\_ADC4\_AWD1\ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01050\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETRSOURCE\_ADC4\_AWD2\ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01051\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETRSOURCE\_ADC4\_AWD3\ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01052\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC4\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01056\ }
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ETRSOURCE\_GPIO\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01061\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ETRSOURCE\_COMP1\ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01062\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ETRSOURCE\_COMP2\ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01063\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ETRSOURCE\_COMP3\ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ETRSOURCE\_COMP4\ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01065\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01066\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ETRSOURCE\_COMP5\ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01067\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01068\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01069\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ETRSOURCE\_COMP6\ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01070\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01071\ \textcolor{preprocessor}{\#if\ defined(COMP7)}}
\DoxyCodeLine{01072\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ETRSOURCE\_COMP7\ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01073\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01074\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ETRSOURCE\_TIM3\_ETR\ \ \ \ \ TIM1\_AF1\_ETRSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01075\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ETRSOURCE\_TIM4\_ETR\ \ \ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01076\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{01077\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ETRSOURCE\_TIM5\_ETR\ \ \ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01078\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01079\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ETRSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01083\ }
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_ETRSOURCE\_GPIO\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01088\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_ETRSOURCE\_COMP1\ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01089\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_ETRSOURCE\_COMP2\ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01090\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_ETRSOURCE\_COMP3\ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01091\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_ETRSOURCE\_COMP4\ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01092\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01093\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_ETRSOURCE\_COMP5\ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01094\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01095\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01096\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_ETRSOURCE\_COMP6\ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01097\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01098\ \textcolor{preprocessor}{\#if\ defined(COMP7)}}
\DoxyCodeLine{01099\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_ETRSOURCE\_COMP7\ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01100\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01101\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_ETRSOURCE\_TIM2\_ETR\ \ \ \ \ TIM1\_AF1\_ETRSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01102\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_ETRSOURCE\_TIM4\_ETR\ \ \ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01103\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_ETRSOURCE\_ADC2\_AWD1\ \ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_ETRSOURCE\_ADC2\_AWD2\ \ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01105\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_ETRSOURCE\_ADC2\_AWD3\ \ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01109\ }
\DoxyCodeLine{01113\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_ETRSOURCE\_GPIO\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01114\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_ETRSOURCE\_COMP1\ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01115\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_ETRSOURCE\_COMP2\ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01116\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_ETRSOURCE\_COMP3\ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01117\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_ETRSOURCE\_COMP4\ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01118\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01119\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_ETRSOURCE\_COMP5\ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01120\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01121\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01122\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_ETRSOURCE\_COMP6\ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01123\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01124\ \textcolor{preprocessor}{\#if\ defined(COMP7)}}
\DoxyCodeLine{01125\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_ETRSOURCE\_COMP7\ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01126\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01127\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_ETRSOURCE\_TIM3\_ETR\ \ \ \ \ TIM1\_AF1\_ETRSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01128\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{01129\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_ETRSOURCE\_TIM5\_ETR\ \ \ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01130\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01134\ }
\DoxyCodeLine{01135\ \textcolor{preprocessor}{\#if\ defined(TIM5)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01139\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_ETRSOURCE\_GPIO\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01140\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_ETRSOURCE\_COMP1\ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01141\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_ETRSOURCE\_COMP2\ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01142\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_ETRSOURCE\_COMP3\ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_ETRSOURCE\_COMP4\ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01144\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_ETRSOURCE\_COMP5\ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01146\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01147\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01148\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_ETRSOURCE\_COMP6\ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01149\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01150\ \textcolor{preprocessor}{\#if\ defined(COMP7)}}
\DoxyCodeLine{01151\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_ETRSOURCE\_COMP7\ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01152\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01153\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_ETRSOURCE\_TIM2\_ETR\ \ \ \ \ TIM1\_AF1\_ETRSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01154\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_ETRSOURCE\_TIM3\_ETR\ \ \ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01158\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01159\ }
\DoxyCodeLine{01163\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_ETRSOURCE\_GPIO\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01164\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_ETRSOURCE\_COMP1\ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01165\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_ETRSOURCE\_COMP2\ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01166\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_ETRSOURCE\_COMP3\ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01167\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_ETRSOURCE\_COMP4\ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01168\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01169\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_ETRSOURCE\_COMP5\ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01170\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01172\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_ETRSOURCE\_COMP6\ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01173\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01174\ \textcolor{preprocessor}{\#if\ defined(COMP7)}}
\DoxyCodeLine{01175\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_ETRSOURCE\_COMP7\ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01176\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_ETRSOURCE\_ADC2\_AWD1\ \ \ TIM1\_AF1\_ETRSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01178\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_ETRSOURCE\_ADC2\_AWD2\ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01179\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_ETRSOURCE\_ADC2\_AWD3\ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01180\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{01181\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_ETRSOURCE\_ADC3\_AWD1\ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01182\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_ETRSOURCE\_ADC3\_AWD2\ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01183\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_ETRSOURCE\_ADC3\_AWD3\ \ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01184\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC3\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01188\ }
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\#if\ defined(TIM20)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01193\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_ETRSOURCE\_GPIO\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01194\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_ETRSOURCE\_COMP1\ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01195\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_ETRSOURCE\_COMP2\ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01196\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_ETRSOURCE\_COMP3\ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01197\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_ETRSOURCE\_COMP4\ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01198\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_ETRSOURCE\_COMP5\ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01200\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01201\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_ETRSOURCE\_COMP6\ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01204\ \textcolor{preprocessor}{\#if\ defined(COMP7)}}
\DoxyCodeLine{01205\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_ETRSOURCE\_COMP7\ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01206\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01207\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{01208\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_ETRSOURCE\_ADC3\_AWD1\ \ TIM1\_AF1\_ETRSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01209\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_ETRSOURCE\_ADC3\_AWD2\ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01210\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_ETRSOURCE\_ADC3\_AWD3\ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01211\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01212\ \textcolor{preprocessor}{\#if\ defined(ADC5)}}
\DoxyCodeLine{01213\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_ETRSOURCE\_ADC5\_AWD1\ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01214\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_ETRSOURCE\_ADC5\_AWD2\ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01215\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_ETRSOURCE\_ADC5\_AWD3\ \ (TIM1\_AF1\_ETRSEL\_3\ |\ TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01216\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC5\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01220\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01221\ }
\DoxyCodeLine{01225\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01226\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01230\ }
\DoxyCodeLine{01234\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01235\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ \ 0x00010000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01236\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ \ 0x00020000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01237\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ \ 0x00030000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01238\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ \ 0x00040000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01239\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ \ 0x00050000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01240\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ \ 0x00060000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01241\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ \ 0x00070000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01242\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ \ 0x00080000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01243\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ \ 0x00090000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01244\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ \ 0x000A0000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01245\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ \ 0x000B0000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01246\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ \ 0x000C0000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01247\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ \ 0x000D0000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01248\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ \ 0x000E0000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01249\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ \ 0x000F0000U\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01253\ }
\DoxyCodeLine{01257\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01258\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2P\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01262\ }
\DoxyCodeLine{01266\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01267\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ 0x00100000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01268\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ 0x00200000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01269\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ 0x00300000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01270\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ 0x00400000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01271\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ 0x00500000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01272\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ 0x00600000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01273\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ 0x00700000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01274\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ 0x00800000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01275\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ 0x00900000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01276\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ 0x00A00000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01277\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ 0x00B00000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01278\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ 0x00C00000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01279\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ 0x00D00000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01280\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ 0x00E00000U\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01281\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ 0x00F00000U\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01285\ }
\DoxyCodeLine{01289\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSI\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01290\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSI\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSI\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01294\ }
\DoxyCodeLine{01298\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSR\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01299\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSR\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSR\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01303\ }
\DoxyCodeLine{01307\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_INPUT\_BKIN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_INPUT\_BKIN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01312\ }
\DoxyCodeLine{01316\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_BKIN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKINE\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01317\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_BKCOMP1\ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP1E\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01318\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_BKCOMP2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP2E\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_BKCOMP3\ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP3E\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_BKCOMP4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP4E\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01321\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_BKCOMP5\ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP5E\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01323\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01324\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_BKCOMP6\ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP6E\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01327\ \textcolor{preprocessor}{\#if\ defined(COMP7)}}
\DoxyCodeLine{01328\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_BKCOMP7\ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP7E\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01329\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01333\ }
\DoxyCodeLine{01337\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKINP\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01338\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01342\ }
\DoxyCodeLine{01346\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_AFMODE\_INPUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01347\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_AFMODE\_BIDIRECTIONAL\ \ \ \ \ \ TIM\_BDTR\_BKBID\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01351\ }
\DoxyCodeLine{01355\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_AFMODE\_INPUT\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01356\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_AFMODE\_BIDIRECTIONAL\ \ \ \ \ TIM\_BDTR\_BK2BID\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01360\ }
\DoxyCodeLine{01364\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ReArmBRK(\_PARAM\_)}}
\DoxyCodeLine{01365\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ReArmBRK2(\_PARAM\_)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01369\ }
\DoxyCodeLine{01373\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CR1\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01374\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CR2\ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01375\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_SMCR\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01376\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_DIER\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_1\ |\ \ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01377\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_SR\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01378\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_EGR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01379\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCMR1\ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01380\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCMR2\ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01381\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCER\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01382\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CNT\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01383\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_PSC\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01384\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_ARR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01385\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_RCR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01386\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR1\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01387\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR2\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01388\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR3\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01389\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR4\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01390\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_BDTR\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01391\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR5\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01392\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR6\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01393\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCMR3\ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01394\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_DTR2\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01395\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_ECR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01396\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_TISEL\ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01397\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_AF1\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01398\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_AF2\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01399\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_OR\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01403\ }
\DoxyCodeLine{01407\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_1TRANSFER\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01408\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_2TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01409\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_3TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01410\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_4TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_1\ |\ \ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01411\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_5TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01412\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_6TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01413\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_7TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01414\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_8TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01415\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_9TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01416\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_10TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01417\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_11TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01418\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_12TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01419\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_13TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01420\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_14TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01421\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_15TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01422\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_16TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01423\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_17TRANSFERS\ \ \ \ \ TIM\_DCR\_DBL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01424\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_18TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_4\ |\ \ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01425\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_19TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_4\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01426\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_20TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_4\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01427\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_21TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_4\ |\ TIM\_DCR\_DBL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01428\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_22TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_4\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01429\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_23TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_4\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01430\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_24TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_4\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01431\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_25TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_4\ |\ TIM\_DCR\_DBL\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01432\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_26TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_4\ |\ TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01436\ }
\DoxyCodeLine{01440\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_TI1\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01441\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_TI1\_RMP\_COMP1\ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01442\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_TI1\_RMP\_COMP2\ \ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01443\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_TI1\_RMP\_COMP3\ \ (TIM\_TISEL\_TI1SEL\_1\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01444\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_TI1\_RMP\_COMP4\ \ TIM\_TISEL\_TI1SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01448\ }
\DoxyCodeLine{01452\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI1\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01453\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI1\_RMP\_COMP1\ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01454\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI1\_RMP\_COMP2\ \ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01455\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI1\_RMP\_COMP3\ \ (TIM\_TISEL\_TI1SEL\_1\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01456\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI1\_RMP\_COMP4\ \ TIM\_TISEL\_TI1SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01457\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01458\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI1\_RMP\_COMP5\ \ (TIM\_TISEL\_TI1SEL\_2\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01459\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01463\ }
\DoxyCodeLine{01467\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI2\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01468\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI2\_RMP\_COMP1\ \ TIM\_TISEL\_TI2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01469\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI2\_RMP\_COMP2\ \ TIM\_TISEL\_TI2SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01470\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI2\_RMP\_COMP3\ \ (TIM\_TISEL\_TI2SEL\_1\ |\ TIM\_TISEL\_TI2SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01471\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI2\_RMP\_COMP4\ \ TIM\_TISEL\_TI2SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01472\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01473\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI2\_RMP\_COMP6\ \ (TIM\_TISEL\_TI2SEL\_2\ |\ TIM\_TISEL\_TI2SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01474\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01478\ }
\DoxyCodeLine{01482\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI3\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01483\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI3\_RMP\_COMP4\ \ TIM\_TISEL\_TI3SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01487\ }
\DoxyCodeLine{01491\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI4\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01492\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI4\_RMP\_COMP1\ \ TIM\_TISEL\_TI4SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01493\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI4\_RMP\_COMP2\ \ TIM\_TISEL\_TI4SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01497\ }
\DoxyCodeLine{01501\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI1\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01502\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI1\_RMP\_COMP1\ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01503\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI1\_RMP\_COMP2\ \ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01504\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI1\_RMP\_COMP3\ \ (TIM\_TISEL\_TI1SEL\_1\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01505\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI1\_RMP\_COMP4\ \ TIM\_TISEL\_TI1SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01506\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01507\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI1\_RMP\_COMP5\ \ (TIM\_TISEL\_TI1SEL\_2\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01508\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01509\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01510\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI1\_RMP\_COMP6\ \ (TIM\_TISEL\_TI1SEL\_2\ |\ TIM\_TISEL\_TI1SEL\_1)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01511\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01512\ \textcolor{preprocessor}{\#if\ defined(COMP7)}}
\DoxyCodeLine{01513\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI1\_RMP\_COMP7\ \ (TIM\_TISEL\_TI1SEL\_2\ |\ TIM\_TISEL\_TI1SEL\_1\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01514\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01518\ }
\DoxyCodeLine{01522\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI2\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01523\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI2\_RMP\_COMP1\ \ TIM\_TISEL\_TI2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01524\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI2\_RMP\_COMP2\ \ TIM\_TISEL\_TI2SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01525\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI2\_RMP\_COMP3\ \ (TIM\_TISEL\_TI2SEL\_1\ |\ TIM\_TISEL\_TI2SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01526\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI2\_RMP\_COMP4\ \ TIM\_TISEL\_TI2SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01527\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01528\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI2\_RMP\_COMP5\ \ (TIM\_TISEL\_TI2SEL\_2\ |\ TIM\_TISEL\_TI2SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01529\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01530\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01531\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI2\_RMP\_COMP6\ \ (TIM\_TISEL\_TI2SEL\_2\ |\ TIM\_TISEL\_TI2SEL\_1)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01532\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01533\ \textcolor{preprocessor}{\#if\ defined(COMP7)}}
\DoxyCodeLine{01534\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI2\_RMP\_COMP7\ \ (TIM\_TISEL\_TI2SEL\_2\ |\ TIM\_TISEL\_TI2SEL\_1\ |\ TIM\_TISEL\_TI2SEL\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01535\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01539\ }
\DoxyCodeLine{01543\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI3\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01544\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI3\_RMP\_COMP3\ \ TIM\_TISEL\_TI3SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01548\ }
\DoxyCodeLine{01552\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI1\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01553\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI1\_RMP\_COMP1\ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01554\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI1\_RMP\_COMP2\ \ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01555\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI1\_RMP\_COMP3\ \ (TIM\_TISEL\_TI1SEL\_1\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01556\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI1\_RMP\_COMP4\ \ TIM\_TISEL\_TI1SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01557\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01558\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI1\_RMP\_COMP5\ \ (TIM\_TISEL\_TI1SEL\_2\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01559\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01560\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01561\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI1\_RMP\_COMP6\ \ (TIM\_TISEL\_TI1SEL\_2\ |\ TIM\_TISEL\_TI1SEL\_1)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01562\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01563\ \textcolor{preprocessor}{\#if\ defined(COMP7)}}
\DoxyCodeLine{01564\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI1\_RMP\_COMP7\ \ (TIM\_TISEL\_TI1SEL\_2\ |\ TIM\_TISEL\_TI1SEL\_1\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01565\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01569\ }
\DoxyCodeLine{01573\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI2\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01574\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI2\_RMP\_COMP1\ \ TIM\_TISEL\_TI2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01575\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI2\_RMP\_COMP2\ \ TIM\_TISEL\_TI2SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01576\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI2\_RMP\_COMP3\ \ (TIM\_TISEL\_TI2SEL\_1\ |\ TIM\_TISEL\_TI2SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01577\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI2\_RMP\_COMP4\ \ TIM\_TISEL\_TI2SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01578\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01579\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI2\_RMP\_COMP5\ \ (TIM\_TISEL\_TI2SEL\_2\ |\ TIM\_TISEL\_TI2SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01580\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01581\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01582\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI2\_RMP\_COMP6\ \ (TIM\_TISEL\_TI2SEL\_2\ |\ TIM\_TISEL\_TI2SEL\_1)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01583\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01584\ \textcolor{preprocessor}{\#if\ defined(COMP7)}}
\DoxyCodeLine{01585\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI2\_RMP\_COMP7\ \ (TIM\_TISEL\_TI2SEL\_2\ |\ TIM\_TISEL\_TI2SEL\_1\ |\ TIM\_TISEL\_TI2SEL\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01586\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01590\ }
\DoxyCodeLine{01594\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI3\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01595\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01596\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI3\_RMP\_COMP5\ \ TIM\_TISEL\_TI3SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01597\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01601\ }
\DoxyCodeLine{01605\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI4\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01606\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01607\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI4\_RMP\_COMP6\ \ TIM\_TISEL\_TI4SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01608\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01612\ }
\DoxyCodeLine{01613\ \textcolor{preprocessor}{\#if\ defined(TIM5)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01617\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI1\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01618\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI1\_RMP\_LSI\ \ \ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01619\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI1\_RMP\_LSE\ \ \ \ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01620\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI1\_RMP\_RTC\_WK\ (TIM\_TISEL\_TI1SEL\_1\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01621\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI1\_RMP\_COMP1\ \ TIM\_TISEL\_TI1SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01622\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI1\_RMP\_COMP2\ \ (TIM\_TISEL\_TI1SEL\_2\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01623\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI1\_RMP\_COMP3\ \ (TIM\_TISEL\_TI1SEL\_2\ |\ TIM\_TISEL\_TI1SEL\_1)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01624\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI1\_RMP\_COMP4\ \ (TIM\_TISEL\_TI1SEL\_2\ |\ TIM\_TISEL\_TI1SEL\_1\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01625\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01626\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI1\_RMP\_COMP5\ \ TIM\_TISEL\_TI1SEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01627\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01628\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01629\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI1\_RMP\_COMP6\ \ (TIM\_TISEL\_TI1SEL\_3\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01630\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01631\ \textcolor{preprocessor}{\#if\ defined(COMP7)}}
\DoxyCodeLine{01632\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI1\_RMP\_COMP7\ \ (TIM\_TISEL\_TI1SEL\_3\ |\ TIM\_TISEL\_TI1SEL\_1)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01633\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01637\ }
\DoxyCodeLine{01641\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI2\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01642\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI2\_RMP\_COMP1\ \ TIM\_TISEL\_TI2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01643\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI2\_RMP\_COMP2\ \ TIM\_TISEL\_TI2SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01644\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI2\_RMP\_COMP3\ \ (TIM\_TISEL\_TI2SEL\_1\ |\ TIM\_TISEL\_TI2SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01645\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI2\_RMP\_COMP4\ \ TIM\_TISEL\_TI2SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01646\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01647\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI2\_RMP\_COMP5\ \ (TIM\_TISEL\_TI2SEL\_2\ |\ TIM\_TISEL\_TI2SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01648\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01649\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01650\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI2\_RMP\_COMP6\ \ (TIM\_TISEL\_TI2SEL\_2\ |\ TIM\_TISEL\_TI2SEL\_1)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01651\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01652\ \textcolor{preprocessor}{\#if\ defined(COMP7)}}
\DoxyCodeLine{01653\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI2\_RMP\_COMP7\ \ (TIM\_TISEL\_TI2SEL\_2\ |\ TIM\_TISEL\_TI2SEL\_1\ |\ TIM\_TISEL\_TI2SEL\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01654\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01658\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01659\ }
\DoxyCodeLine{01663\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_TI1\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01664\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_TI1\_RMP\_COMP1\ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01665\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_TI1\_RMP\_COMP2\ \ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01666\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_TI1\_RMP\_COMP3\ \ (TIM\_TISEL\_TI1SEL\_1\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01667\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM8\_TI1\_RMP\_COMP4\ \ TIM\_TISEL\_TI1SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01671\ }
\DoxyCodeLine{01675\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM15\_TI1\_RMP\_GPIO\ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01676\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM15\_TI1\_RMP\_LSE\ \ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01677\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM15\_TI1\_RMP\_COMP1\ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01678\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM15\_TI1\_RMP\_COMP2\ (TIM\_TISEL\_TI1SEL\_1\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01679\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01680\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM15\_TI1\_RMP\_COMP5\ TIM\_TISEL\_TI1SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01681\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01682\ \textcolor{preprocessor}{\#if\ defined(COMP7)}}
\DoxyCodeLine{01683\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM15\_TI1\_RMP\_COMP7\ (TIM\_TISEL\_TI1SEL\_2\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01684\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01688\ }
\DoxyCodeLine{01692\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM15\_TI2\_RMP\_GPIO\ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01693\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM15\_TI2\_RMP\_COMP2\ TIM\_TISEL\_TI2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01694\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM15\_TI2\_RMP\_COMP3\ TIM\_TISEL\_TI2SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01695\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01696\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM15\_TI2\_RMP\_COMP6\ (TIM\_TISEL\_TI2SEL\_1\ |\ TIM\_TISEL\_TI2SEL\_0)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01697\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01698\ \textcolor{preprocessor}{\#if\ defined(COMP7)}}
\DoxyCodeLine{01699\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM15\_TI2\_RMP\_COMP7\ TIM\_TISEL\_TI2SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01700\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01704\ }
\DoxyCodeLine{01708\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM16\_TI1\_RMP\_GPIO\ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01709\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01710\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM16\_TI1\_RMP\_COMP6\ \ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01711\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01712\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM16\_TI1\_RMP\_MCO\ \ \ \ \ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01713\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM16\_TI1\_RMP\_HSE\_32\ \ (TIM\_TISEL\_TI1SEL\_1\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01714\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM16\_TI1\_RMP\_RTC\_WK\ \ TIM\_TISEL\_TI1SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01715\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM16\_TI1\_RMP\_LSE\ \ \ \ \ (TIM\_TISEL\_TI1SEL\_2\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01716\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM16\_TI1\_RMP\_LSI\ \ \ \ \ (TIM\_TISEL\_TI1SEL\_2\ |\ TIM\_TISEL\_TI1SEL\_1)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01720\ }
\DoxyCodeLine{01724\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM17\_TI1\_RMP\_GPIO\ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01725\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01726\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM17\_TI1\_RMP\_COMP5\ \ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01727\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01728\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM17\_TI1\_RMP\_MCO\ \ \ \ \ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01729\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM17\_TI1\_RMP\_HSE\_32\ \ (TIM\_TISEL\_TI1SEL\_1\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01730\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM17\_TI1\_RMP\_RTC\_WK\ \ TIM\_TISEL\_TI1SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01731\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM17\_TI1\_RMP\_LSE\ \ \ \ \ (TIM\_TISEL\_TI1SEL\_2\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01732\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM17\_TI1\_RMP\_LSI\ \ \ \ \ (TIM\_TISEL\_TI1SEL\_2\ |\ TIM\_TISEL\_TI1SEL\_1)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01736\ }
\DoxyCodeLine{01737\ \textcolor{preprocessor}{\#if\ defined(TIM20)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01741\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_TI1\_RMP\_GPIO\ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01742\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_TI1\_RMP\_COMP1\ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01743\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_TI1\_RMP\_COMP2\ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01744\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_TI1\_RMP\_COMP3\ (TIM\_TISEL\_TI1SEL\_1\ |\ TIM\_TISEL\_TI1SEL\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01745\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM20\_TI1\_RMP\_COMP4\ TIM\_TISEL\_TI1SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01749\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01750\ }
\DoxyCodeLine{01754\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCREF\_CLR\_INT\_ETR\ \ \ \ \ \ \ \ \ OCREF\_CLEAR\_SELECT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01755\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCREF\_CLR\_INT\_COMP1\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01756\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCREF\_CLR\_INT\_COMP2\ \ \ \ \ \ \ TIM1\_AF2\_OCRSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01757\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCREF\_CLR\_INT\_COMP3\ \ \ \ \ \ \ TIM1\_AF2\_OCRSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01758\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCREF\_CLR\_INT\_COMP4\ \ \ \ \ \ \ (TIM1\_AF2\_OCRSEL\_1\ |\ TIM1\_AF2\_OCRSEL\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01759\ \textcolor{preprocessor}{\#if\ defined(COMP5)}}
\DoxyCodeLine{01760\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCREF\_CLR\_INT\_COMP5\ \ \ \ \ \ \ TIM1\_AF2\_OCRSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01761\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01762\ \textcolor{preprocessor}{\#if\ defined(COMP6)}}
\DoxyCodeLine{01763\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCREF\_CLR\_INT\_COMP6\ \ \ \ \ \ \ (TIM1\_AF2\_OCRSEL\_2\ |\ TIM1\_AF2\_OCRSEL\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01764\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01765\ \textcolor{preprocessor}{\#if\ defined(COMP7)}}
\DoxyCodeLine{01766\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCREF\_CLR\_INT\_COMP7\ \ \ \ \ \ \ (TIM1\_AF2\_OCRSEL\_2\ |\ TIM1\_AF2\_OCRSEL\_1)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01767\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01771\ }
\DoxyCodeLine{01775\ \textcolor{preprocessor}{\#define\ LL\_TIM\_INDEX\_UP\_DOWN\ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01776\ \textcolor{preprocessor}{\#define\ LL\_TIM\_INDEX\_UP\ \ \ \ \ \ \ \ \ \ TIM\_ECR\_IDIR\_0\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01777\ \textcolor{preprocessor}{\#define\ LL\_TIM\_INDEX\_DOWN\ \ \ \ \ \ \ \ TIM\_ECR\_IDIR\_1\ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01781\ }
\DoxyCodeLine{01785\ \textcolor{preprocessor}{\#define\ LL\_TIM\_INDEX\_POSITION\_DOWN\_DOWN\ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01786\ \textcolor{preprocessor}{\#define\ LL\_TIM\_INDEX\_POSITION\_DOWN\_UP\ \ \ \ \ \ TIM\_ECR\_IPOS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01787\ \textcolor{preprocessor}{\#define\ LL\_TIM\_INDEX\_POSITION\_UP\_DOWN\ \ \ \ \ \ TIM\_ECR\_IPOS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01788\ \textcolor{preprocessor}{\#define\ LL\_TIM\_INDEX\_POSITION\_UP\_UP\ \ \ \ \ \ \ \ (TIM\_ECR\_IPOS\_1\ |\ TIM\_ECR\_IPOS\_0)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01789\ \textcolor{preprocessor}{\#define\ LL\_TIM\_INDEX\_POSITION\_DOWN\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01790\ \textcolor{preprocessor}{\#define\ LL\_TIM\_INDEX\_POSITION\_UP\ \ \ \ \ \ \ \ \ \ \ TIM\_ECR\_IPOS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01794\ }
\DoxyCodeLine{01798\ \textcolor{preprocessor}{\#define\ LL\_TIM\_INDEX\_ALL\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01799\ \textcolor{preprocessor}{\#define\ LL\_TIM\_INDEX\_FIRST\_ONLY\ \ \ \ TIM\_ECR\_FIDX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01806\ \textcolor{preprocessor}{\#define\ LL\_TIM\_PWPRSC\_X1\ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01807\ \textcolor{preprocessor}{\#define\ LL\_TIM\_PWPRSC\_X2\ \ \ \ \ TIM\_ECR\_PWPRSC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01808\ \textcolor{preprocessor}{\#define\ LL\_TIM\_PWPRSC\_X4\ \ \ \ \ TIM\_ECR\_PWPRSC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01809\ \textcolor{preprocessor}{\#define\ LL\_TIM\_PWPRSC\_X8\ \ \ \ \ (TIM\_ECR\_PWPRSC\_1\ |\ TIM\_ECR\_PWPRSC\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01810\ \textcolor{preprocessor}{\#define\ LL\_TIM\_PWPRSC\_X16\ \ \ \ TIM\_ECR\_PWPRSC\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01811\ \textcolor{preprocessor}{\#define\ LL\_TIM\_PWPRSC\_X32\ \ \ \ (TIM\_ECR\_PWPRSC\_2\ |\ TIM\_ECR\_PWPRSC\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01812\ \textcolor{preprocessor}{\#define\ LL\_TIM\_PWPRSC\_X64\ \ \ \ (TIM\_ECR\_PWPRSC\_2\ |\ TIM\_ECR\_PWPRSC\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01813\ \textcolor{preprocessor}{\#define\ LL\_TIM\_PWPRSC\_X128\ \ \ (TIM\_ECR\_PWPRSC\_2\ |\ TIM\_ECR\_PWPRSC\_1\ |\ TIM\_ECR\_PWPRSC\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01817\ }
\DoxyCodeLine{01821\ \textcolor{preprocessor}{\#define\ LL\_TIM\_HSE\_32\_NOT\_REQUEST\ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01822\ \textcolor{preprocessor}{\#define\ LL\_TIM\_HSE\_32\_REQUEST\ \ \ \ \ \ \ \ \ TIM\_OR\_HSE32EN\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01826\ }
\DoxyCodeLine{01830\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_DFBK\ \ LL\_TIM\_BKIN\_SOURCE\_DF1BK}\textcolor{preprocessor}{}}
\DoxyCodeLine{01834\ }
\DoxyCodeLine{01838\ }
\DoxyCodeLine{01839\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01843\ }
\DoxyCodeLine{01854\ \textcolor{preprocessor}{\#define\ LL\_TIM\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{01855\ }
\DoxyCodeLine{01862\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01866\ }
\DoxyCodeLine{01875\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_GETFLAG\_UIFCPY(\_\_CNT\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01876\ \textcolor{preprocessor}{\ \ (READ\_BIT((\_\_CNT\_\_),\ TIM\_CNT\_UIFCPY)\ >>\ TIM\_CNT\_UIFCPY\_Pos)}}
\DoxyCodeLine{01877\ }
\DoxyCodeLine{01889\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_DEADTIME(\_\_TIMCLK\_\_,\ \_\_CKD\_\_,\ \_\_DT\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01890\ \textcolor{preprocessor}{\ \ (\ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((DT\_DELAY\_1+1U)\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ \ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{01891\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(((uint64\_t)((\_\_DT\_\_)*1000U)\ /\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_)))\ \ \&\ DT\_DELAY\_1)\ :\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01892\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((64U\ +\ (DT\_DELAY\_2+1U))\ *\ 2U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{01893\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_2\ |\ ((uint8\_t)((uint8\_t)((((uint64\_t)((\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \ \(\backslash\)}}
\DoxyCodeLine{01894\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 1U)\ -\/\ (uint8\_t)\ 64)\ \&\ DT\_DELAY\_2))\ :\(\backslash\)}}
\DoxyCodeLine{01895\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((32U\ +\ (DT\_DELAY\_3+1U))\ *\ 8U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{01896\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_3\ |\ ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \(\backslash\)}}
\DoxyCodeLine{01897\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 3U)\ -\/\ (uint8\_t)\ 32)\ \&\ DT\_DELAY\_3))\ :\(\backslash\)}}
\DoxyCodeLine{01898\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((32U\ +\ (DT\_DELAY\_4+1U))\ *\ 16U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ ?\ \ \(\backslash\)}}
\DoxyCodeLine{01899\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_4\ |\ ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \(\backslash\)}}
\DoxyCodeLine{01900\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 4U)\ -\/\ (uint8\_t)\ 32)\ \&\ DT\_DELAY\_4))\ :\(\backslash\)}}
\DoxyCodeLine{01901\ \textcolor{preprocessor}{\ \ \ \ 0U)}}
\DoxyCodeLine{01902\ }
\DoxyCodeLine{01910\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_PSC(\_\_TIMCLK\_\_,\ \_\_CNTCLK\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{01911\ \textcolor{preprocessor}{\ \ (((\_\_TIMCLK\_\_)\ >=\ (\_\_CNTCLK\_\_))\ ?\ (uint32\_t)((((\_\_TIMCLK\_\_)\ +\ (\_\_CNTCLK\_\_)/2U)/(\_\_CNTCLK\_\_))\ -\/\ 1U)\ :\ 0U)}}
\DoxyCodeLine{01912\ }
\DoxyCodeLine{01921\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_ARR(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_FREQ\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01922\ \textcolor{preprocessor}{\ \ ((((\_\_TIMCLK\_\_)/((\_\_PSC\_\_)\ +\ 1U))\ >=\ (\_\_FREQ\_\_))\ ?\ (((\_\_TIMCLK\_\_)/((\_\_FREQ\_\_)\ *\ ((\_\_PSC\_\_)\ +\ 1U)))\ -\/\ 1U)\ :\ 0U)}}
\DoxyCodeLine{01923\ }
\DoxyCodeLine{01933\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_ARR\_DITHER(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_FREQ\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01934\ \textcolor{preprocessor}{\ \ ((((\_\_TIMCLK\_\_)/((\_\_PSC\_\_)\ +\ 1U))\ >=\ (\_\_FREQ\_\_))\ ?\ \(\backslash\)}}
\DoxyCodeLine{01935\ \textcolor{preprocessor}{\ \ \ (uint32\_t)((((uint64\_t)(\_\_TIMCLK\_\_)\ *\ 16U/((\_\_FREQ\_\_)\ *\ ((\_\_PSC\_\_)\ +\ 1U)))\ -\/\ 16U))\ :\ 0U)}}
\DoxyCodeLine{01936\ }
\DoxyCodeLine{01946\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_DELAY(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_DELAY\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01947\ \textcolor{preprocessor}{\ \ ((uint32\_t)(((uint64\_t)(\_\_TIMCLK\_\_)\ *\ (uint64\_t)(\_\_DELAY\_\_))\ \(\backslash\)}}
\DoxyCodeLine{01948\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ ((uint64\_t)1000000U\ *\ (uint64\_t)((\_\_PSC\_\_)\ +\ 1U))))}}
\DoxyCodeLine{01949\ }
\DoxyCodeLine{01959\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_DELAY\_DITHER(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_DELAY\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01960\ \textcolor{preprocessor}{\ \ ((uint32\_t)(((uint64\_t)(\_\_TIMCLK\_\_)\ *\ (uint64\_t)(\_\_DELAY\_\_)\ *\ 16U)\ \(\backslash\)}}
\DoxyCodeLine{01961\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ ((uint64\_t)1000000U\ *\ (uint64\_t)((\_\_PSC\_\_)\ +\ 1U))))}}
\DoxyCodeLine{01962\ }
\DoxyCodeLine{01973\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_PULSE(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_DELAY\_\_,\ \_\_PULSE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01974\ \textcolor{preprocessor}{\ \ ((uint32\_t)(\_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_),\ (\_\_PSC\_\_),\ (\_\_PULSE\_\_))\ \(\backslash\)}}
\DoxyCodeLine{01975\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ \_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_),\ (\_\_PSC\_\_),\ (\_\_DELAY\_\_))))}}
\DoxyCodeLine{01976\ }
\DoxyCodeLine{01987\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_PULSE\_DITHER(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_DELAY\_\_,\ \_\_PULSE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01988\ \textcolor{preprocessor}{\ \ ((uint32\_t)(\_\_LL\_TIM\_CALC\_DELAY\_DITHER((\_\_TIMCLK\_\_),\ (\_\_PSC\_\_),\ (\_\_PULSE\_\_))\ \(\backslash\)}}
\DoxyCodeLine{01989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ \_\_LL\_TIM\_CALC\_DELAY\_DITHER((\_\_TIMCLK\_\_),\ (\_\_PSC\_\_),\ (\_\_DELAY\_\_))))}}
\DoxyCodeLine{01990\ }
\DoxyCodeLine{02001\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_GET\_ICPSC\_RATIO(\_\_ICPSC\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02002\ \textcolor{preprocessor}{\ \ ((uint32\_t)(0x01U\ <<\ (((\_\_ICPSC\_\_)\ >>\ 16U)\ >>\ TIM\_CCMR1\_IC1PSC\_Pos)))}}
\DoxyCodeLine{02003\ }
\DoxyCodeLine{02004\ }
\DoxyCodeLine{02008\ }
\DoxyCodeLine{02009\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02013\ }
\DoxyCodeLine{02023\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02024\ \{}
\DoxyCodeLine{02025\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}});}
\DoxyCodeLine{02026\ \}}
\DoxyCodeLine{02027\ }
\DoxyCodeLine{02034\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02035\ \{}
\DoxyCodeLine{02036\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}});}
\DoxyCodeLine{02037\ \}}
\DoxyCodeLine{02038\ }
\DoxyCodeLine{02045\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledCounter(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02046\ \{}
\DoxyCodeLine{02047\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02048\ \}}
\DoxyCodeLine{02049\ }
\DoxyCodeLine{02056\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableUpdateEvent(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02057\ \{}
\DoxyCodeLine{02058\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}});}
\DoxyCodeLine{02059\ \}}
\DoxyCodeLine{02060\ }
\DoxyCodeLine{02067\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableUpdateEvent(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02068\ \{}
\DoxyCodeLine{02069\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}});}
\DoxyCodeLine{02070\ \}}
\DoxyCodeLine{02071\ }
\DoxyCodeLine{02078\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledUpdateEvent(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02079\ \{}
\DoxyCodeLine{02080\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}})\ ==\ (uint32\_t)\mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02081\ \}}
\DoxyCodeLine{02082\ }
\DoxyCodeLine{02099\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetUpdateSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ UpdateSource)}
\DoxyCodeLine{02100\ \{}
\DoxyCodeLine{02101\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}},\ UpdateSource);}
\DoxyCodeLine{02102\ \}}
\DoxyCodeLine{02103\ }
\DoxyCodeLine{02112\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetUpdateSource(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02113\ \{}
\DoxyCodeLine{02114\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}}));}
\DoxyCodeLine{02115\ \}}
\DoxyCodeLine{02116\ }
\DoxyCodeLine{02126\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetOnePulseMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ OnePulseMode)}
\DoxyCodeLine{02127\ \{}
\DoxyCodeLine{02128\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\_CR1\_OPM}},\ OnePulseMode);}
\DoxyCodeLine{02129\ \}}
\DoxyCodeLine{02130\ }
\DoxyCodeLine{02139\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetOnePulseMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02140\ \{}
\DoxyCodeLine{02141\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\_CR1\_OPM}}));}
\DoxyCodeLine{02142\ \}}
\DoxyCodeLine{02143\ }
\DoxyCodeLine{02163\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetCounterMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CounterMode)}
\DoxyCodeLine{02164\ \{}
\DoxyCodeLine{02165\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}),\ CounterMode);}
\DoxyCodeLine{02166\ \}}
\DoxyCodeLine{02167\ }
\DoxyCodeLine{02183\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetCounterMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02184\ \{}
\DoxyCodeLine{02185\ \ \ uint32\_t\ counter\_mode;}
\DoxyCodeLine{02186\ }
\DoxyCodeLine{02187\ \ \ counter\_mode\ =\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}));}
\DoxyCodeLine{02188\ }
\DoxyCodeLine{02189\ \ \ \textcolor{keywordflow}{if}\ (counter\_mode\ ==\ 0U)}
\DoxyCodeLine{02190\ \ \ \{}
\DoxyCodeLine{02191\ \ \ \ \ counter\_mode\ =\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}));}
\DoxyCodeLine{02192\ \ \ \}}
\DoxyCodeLine{02193\ }
\DoxyCodeLine{02194\ \ \ \textcolor{keywordflow}{return}\ counter\_mode;}
\DoxyCodeLine{02195\ \}}
\DoxyCodeLine{02196\ }
\DoxyCodeLine{02203\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableARRPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02204\ \{}
\DoxyCodeLine{02205\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}});}
\DoxyCodeLine{02206\ \}}
\DoxyCodeLine{02207\ }
\DoxyCodeLine{02214\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableARRPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02215\ \{}
\DoxyCodeLine{02216\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}});}
\DoxyCodeLine{02217\ \}}
\DoxyCodeLine{02218\ }
\DoxyCodeLine{02225\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledARRPreload(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02226\ \{}
\DoxyCodeLine{02227\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02228\ \}}
\DoxyCodeLine{02229\ }
\DoxyCodeLine{02244\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetClockDivision(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ClockDivision)}
\DoxyCodeLine{02245\ \{}
\DoxyCodeLine{02246\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}},\ ClockDivision);}
\DoxyCodeLine{02247\ \}}
\DoxyCodeLine{02248\ }
\DoxyCodeLine{02262\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetClockDivision(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02263\ \{}
\DoxyCodeLine{02264\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}}));}
\DoxyCodeLine{02265\ \}}
\DoxyCodeLine{02266\ }
\DoxyCodeLine{02277\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Counter)}
\DoxyCodeLine{02278\ \{}
\DoxyCodeLine{02279\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}},\ Counter);}
\DoxyCodeLine{02280\ \}}
\DoxyCodeLine{02281\ }
\DoxyCodeLine{02291\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetCounter(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02292\ \{}
\DoxyCodeLine{02293\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}}));}
\DoxyCodeLine{02294\ \}}
\DoxyCodeLine{02295\ }
\DoxyCodeLine{02304\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetDirection(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02305\ \{}
\DoxyCodeLine{02306\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}));}
\DoxyCodeLine{02307\ \}}
\DoxyCodeLine{02308\ }
\DoxyCodeLine{02320\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Prescaler)}
\DoxyCodeLine{02321\ \{}
\DoxyCodeLine{02322\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}},\ Prescaler);}
\DoxyCodeLine{02323\ \}}
\DoxyCodeLine{02324\ }
\DoxyCodeLine{02331\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetPrescaler(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02332\ \{}
\DoxyCodeLine{02333\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}}));}
\DoxyCodeLine{02334\ \}}
\DoxyCodeLine{02335\ }
\DoxyCodeLine{02349\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetAutoReload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ AutoReload)}
\DoxyCodeLine{02350\ \{}
\DoxyCodeLine{02351\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}},\ AutoReload);}
\DoxyCodeLine{02352\ \}}
\DoxyCodeLine{02353\ }
\DoxyCodeLine{02363\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetAutoReload(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02364\ \{}
\DoxyCodeLine{02365\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}}));}
\DoxyCodeLine{02366\ \}}
\DoxyCodeLine{02367\ }
\DoxyCodeLine{02378\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetRepetitionCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ RepetitionCounter)}
\DoxyCodeLine{02379\ \{}
\DoxyCodeLine{02380\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}},\ RepetitionCounter);}
\DoxyCodeLine{02381\ \}}
\DoxyCodeLine{02382\ }
\DoxyCodeLine{02391\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetRepetitionCounter(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02392\ \{}
\DoxyCodeLine{02393\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}}));}
\DoxyCodeLine{02394\ \}}
\DoxyCodeLine{02395\ }
\DoxyCodeLine{02404\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableUIFRemap(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02405\ \{}
\DoxyCodeLine{02406\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c8b29f2a8d1426cf31270643d811c7}{TIM\_CR1\_UIFREMAP}});}
\DoxyCodeLine{02407\ \}}
\DoxyCodeLine{02408\ }
\DoxyCodeLine{02415\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableUIFRemap(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02416\ \{}
\DoxyCodeLine{02417\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c8b29f2a8d1426cf31270643d811c7}{TIM\_CR1\_UIFREMAP}});}
\DoxyCodeLine{02418\ \}}
\DoxyCodeLine{02419\ }
\DoxyCodeLine{02425\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveUIFCPY(\textcolor{keyword}{const}\ uint32\_t\ Counter)}
\DoxyCodeLine{02426\ \{}
\DoxyCodeLine{02427\ \ \ \textcolor{keywordflow}{return}\ (((Counter\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{TIM\_CNT\_UIFCPY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{TIM\_CNT\_UIFCPY}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02428\ \}}
\DoxyCodeLine{02429\ }
\DoxyCodeLine{02438\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDithering(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02439\ \{}
\DoxyCodeLine{02440\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b787c9964541301871e871b630b48a}{TIM\_CR1\_DITHEN}});}
\DoxyCodeLine{02441\ \}}
\DoxyCodeLine{02442\ }
\DoxyCodeLine{02451\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDithering(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02452\ \{}
\DoxyCodeLine{02453\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b787c9964541301871e871b630b48a}{TIM\_CR1\_DITHEN}});}
\DoxyCodeLine{02454\ \}}
\DoxyCodeLine{02455\ }
\DoxyCodeLine{02464\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDithering(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02465\ \{}
\DoxyCodeLine{02466\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b787c9964541301871e871b630b48a}{TIM\_CR1\_DITHEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b787c9964541301871e871b630b48a}{TIM\_CR1\_DITHEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02467\ \}}
\DoxyCodeLine{02468\ }
\DoxyCodeLine{02472\ }
\DoxyCodeLine{02487\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_EnablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02488\ \{}
\DoxyCodeLine{02489\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}});}
\DoxyCodeLine{02490\ \}}
\DoxyCodeLine{02491\ }
\DoxyCodeLine{02500\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_DisablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02501\ \{}
\DoxyCodeLine{02502\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}});}
\DoxyCodeLine{02503\ \}}
\DoxyCodeLine{02504\ }
\DoxyCodeLine{02511\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_CC\_IsEnabledPreload(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02512\ \{}
\DoxyCodeLine{02513\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02514\ \}}
\DoxyCodeLine{02515\ }
\DoxyCodeLine{02527\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetUpdate(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CCUpdateSource)}
\DoxyCodeLine{02528\ \{}
\DoxyCodeLine{02529\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\_CR2\_CCUS}},\ CCUpdateSource);}
\DoxyCodeLine{02530\ \}}
\DoxyCodeLine{02531\ }
\DoxyCodeLine{02541\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetDMAReqTrigger(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ DMAReqTrigger)}
\DoxyCodeLine{02542\ \{}
\DoxyCodeLine{02543\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}},\ DMAReqTrigger);}
\DoxyCodeLine{02544\ \}}
\DoxyCodeLine{02545\ }
\DoxyCodeLine{02554\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_CC\_GetDMAReqTrigger(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02555\ \{}
\DoxyCodeLine{02556\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}}));}
\DoxyCodeLine{02557\ \}}
\DoxyCodeLine{02558\ }
\DoxyCodeLine{02573\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetLockLevel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ LockLevel)}
\DoxyCodeLine{02574\ \{}
\DoxyCodeLine{02575\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\_BDTR\_LOCK}},\ LockLevel);}
\DoxyCodeLine{02576\ \}}
\DoxyCodeLine{02577\ }
\DoxyCodeLine{02604\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_EnableChannel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{02605\ \{}
\DoxyCodeLine{02606\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ Channels);}
\DoxyCodeLine{02607\ \}}
\DoxyCodeLine{02608\ }
\DoxyCodeLine{02635\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_DisableChannel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{02636\ \{}
\DoxyCodeLine{02637\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ Channels);}
\DoxyCodeLine{02638\ \}}
\DoxyCodeLine{02639\ }
\DoxyCodeLine{02666\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_CC\_IsEnabledChannel(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{02667\ \{}
\DoxyCodeLine{02668\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ Channels)\ ==\ (Channels))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02669\ \}}
\DoxyCodeLine{02670\ }
\DoxyCodeLine{02674\ }
\DoxyCodeLine{02711\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_ConfigOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Configuration)}
\DoxyCodeLine{02712\ \{}
\DoxyCodeLine{02713\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02714\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02715\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{02716\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{02717\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{02718\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}\ <<\ SHIFT\_TAB\_OISx[iChannel]),}
\DoxyCodeLine{02719\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}})\ <<\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{02720\ \}}
\DoxyCodeLine{02721\ }
\DoxyCodeLine{02758\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Mode)}
\DoxyCodeLine{02759\ \{}
\DoxyCodeLine{02760\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02761\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02762\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_OCxx[iChannel]),\ Mode\ <<\ SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{02763\ \}}
\DoxyCodeLine{02764\ }
\DoxyCodeLine{02799\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02800\ \{}
\DoxyCodeLine{02801\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02802\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02803\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_OCxx[iChannel]))\ >>\ SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{02804\ \}}
\DoxyCodeLine{02805\ }
\DoxyCodeLine{02835\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetPolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Polarity)}
\DoxyCodeLine{02836\ \{}
\DoxyCodeLine{02837\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02838\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ <<\ SHIFT\_TAB\_CCxP[iChannel]),\ \ Polarity\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{02839\ \}}
\DoxyCodeLine{02840\ }
\DoxyCodeLine{02869\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetPolarity(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02870\ \{}
\DoxyCodeLine{02871\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02872\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ <<\ SHIFT\_TAB\_CCxP[iChannel]))\ >>\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{02873\ \}}
\DoxyCodeLine{02874\ }
\DoxyCodeLine{02908\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetIdleState(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ IdleState)}
\DoxyCodeLine{02909\ \{}
\DoxyCodeLine{02910\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02911\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}\ <<\ SHIFT\_TAB\_OISx[iChannel]),\ \ IdleState\ <<\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{02912\ \}}
\DoxyCodeLine{02913\ }
\DoxyCodeLine{02942\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetIdleState(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02943\ \{}
\DoxyCodeLine{02944\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02945\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}\ <<\ SHIFT\_TAB\_OISx[iChannel]))\ >>\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{02946\ \}}
\DoxyCodeLine{02947\ }
\DoxyCodeLine{02967\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnableFast(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02968\ \{}
\DoxyCodeLine{02969\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02970\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02971\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{02972\ }
\DoxyCodeLine{02973\ \}}
\DoxyCodeLine{02974\ }
\DoxyCodeLine{02993\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisableFast(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02994\ \{}
\DoxyCodeLine{02995\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02996\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02997\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{02998\ }
\DoxyCodeLine{02999\ \}}
\DoxyCodeLine{03000\ }
\DoxyCodeLine{03019\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_IsEnabledFast(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{03020\ \{}
\DoxyCodeLine{03021\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03022\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03023\ \ \ uint32\_t\ bitfield\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{03024\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03025\ \}}
\DoxyCodeLine{03026\ }
\DoxyCodeLine{03045\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{03046\ \{}
\DoxyCodeLine{03047\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03048\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03049\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{03050\ \}}
\DoxyCodeLine{03051\ }
\DoxyCodeLine{03070\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{03071\ \{}
\DoxyCodeLine{03072\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03073\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03074\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{03075\ \}}
\DoxyCodeLine{03076\ }
\DoxyCodeLine{03095\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_IsEnabledPreload(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{03096\ \{}
\DoxyCodeLine{03097\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03098\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03099\ \ \ uint32\_t\ bitfield\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{03100\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03101\ \}}
\DoxyCodeLine{03102\ }
\DoxyCodeLine{03124\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnableClear(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{03125\ \{}
\DoxyCodeLine{03126\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03127\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03128\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{03129\ \}}
\DoxyCodeLine{03130\ }
\DoxyCodeLine{03151\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisableClear(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{03152\ \{}
\DoxyCodeLine{03153\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03154\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03155\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{03156\ \}}
\DoxyCodeLine{03157\ }
\DoxyCodeLine{03180\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_IsEnabledClear(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{03181\ \{}
\DoxyCodeLine{03182\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03183\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03184\ \ \ uint32\_t\ bitfield\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{03185\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03186\ \}}
\DoxyCodeLine{03187\ }
\DoxyCodeLine{03199\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetDeadTime(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ DeadTime)}
\DoxyCodeLine{03200\ \{}
\DoxyCodeLine{03201\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\_BDTR\_DTG}},\ DeadTime);}
\DoxyCodeLine{03202\ \}}
\DoxyCodeLine{03203\ }
\DoxyCodeLine{03217\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{03218\ \{}
\DoxyCodeLine{03219\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}},\ CompareValue);}
\DoxyCodeLine{03220\ \}}
\DoxyCodeLine{03221\ }
\DoxyCodeLine{03235\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{03236\ \{}
\DoxyCodeLine{03237\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}},\ CompareValue);}
\DoxyCodeLine{03238\ \}}
\DoxyCodeLine{03239\ }
\DoxyCodeLine{03253\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{03254\ \{}
\DoxyCodeLine{03255\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}},\ CompareValue);}
\DoxyCodeLine{03256\ \}}
\DoxyCodeLine{03257\ }
\DoxyCodeLine{03271\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{03272\ \{}
\DoxyCodeLine{03273\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}},\ CompareValue);}
\DoxyCodeLine{03274\ \}}
\DoxyCodeLine{03275\ }
\DoxyCodeLine{03286\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH5(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{03287\ \{}
\DoxyCodeLine{03288\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{CCR5}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a4e24f3276f4c908874940657dc7e7}{TIM\_CCR5\_CCR5}},\ CompareValue);}
\DoxyCodeLine{03289\ \}}
\DoxyCodeLine{03290\ }
\DoxyCodeLine{03301\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH6(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{03302\ \{}
\DoxyCodeLine{03303\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a522126f56497797646c95acb049bfa9c}{CCR6}},\ CompareValue);}
\DoxyCodeLine{03304\ \}}
\DoxyCodeLine{03305\ }
\DoxyCodeLine{03318\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03319\ \{}
\DoxyCodeLine{03320\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}));}
\DoxyCodeLine{03321\ \}}
\DoxyCodeLine{03322\ }
\DoxyCodeLine{03335\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03336\ \{}
\DoxyCodeLine{03337\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}));}
\DoxyCodeLine{03338\ \}}
\DoxyCodeLine{03339\ }
\DoxyCodeLine{03352\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03353\ \{}
\DoxyCodeLine{03354\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}}));}
\DoxyCodeLine{03355\ \}}
\DoxyCodeLine{03356\ }
\DoxyCodeLine{03369\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH4(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03370\ \{}
\DoxyCodeLine{03371\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}}));}
\DoxyCodeLine{03372\ \}}
\DoxyCodeLine{03373\ }
\DoxyCodeLine{03383\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH5(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03384\ \{}
\DoxyCodeLine{03385\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{CCR5}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a4e24f3276f4c908874940657dc7e7}{TIM\_CCR5\_CCR5}}));}
\DoxyCodeLine{03386\ \}}
\DoxyCodeLine{03387\ }
\DoxyCodeLine{03397\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH6(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03398\ \{}
\DoxyCodeLine{03399\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a522126f56497797646c95acb049bfa9c}{CCR6}}));}
\DoxyCodeLine{03400\ \}}
\DoxyCodeLine{03401\ }
\DoxyCodeLine{03417\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetCH5CombinedChannels(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ GroupCH5)}
\DoxyCodeLine{03418\ \{}
\DoxyCodeLine{03419\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{CCR5}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf84ef0edc60a2bb1d724fd28ae522e}{TIM\_CCR5\_GC5C3}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b51c31aab6f353303cffb10593a027}{TIM\_CCR5\_GC5C2}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadce130a8f74c02de0f6e2f8cb0f16b6e}{TIM\_CCR5\_GC5C1}}),\ GroupCH5);}
\DoxyCodeLine{03420\ \}}
\DoxyCodeLine{03421\ }
\DoxyCodeLine{03440\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetPulseWidthPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ PulseWidthPrescaler)}
\DoxyCodeLine{03441\ \{}
\DoxyCodeLine{03442\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8158f6fa80ed75131acce883f7341571}{TIM\_ECR\_PWPRSC}},\ PulseWidthPrescaler);}
\DoxyCodeLine{03443\ \}}
\DoxyCodeLine{03444\ }
\DoxyCodeLine{03462\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetPulseWidthPrescaler(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03463\ \{}
\DoxyCodeLine{03464\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8158f6fa80ed75131acce883f7341571}{TIM\_ECR\_PWPRSC}}));}
\DoxyCodeLine{03465\ \}}
\DoxyCodeLine{03466\ }
\DoxyCodeLine{03477\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetPulseWidth(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ PulseWidth)}
\DoxyCodeLine{03478\ \{}
\DoxyCodeLine{03479\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c1f64a5b704d4df6607f8c1b4a978d}{TIM\_ECR\_PW}},\ PulseWidth\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c275b481c49bee8a5866bb5e2e05905}{TIM\_ECR\_PW\_Pos}});}
\DoxyCodeLine{03480\ \}}
\DoxyCodeLine{03481\ }
\DoxyCodeLine{03491\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetPulseWidth(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03492\ \{}
\DoxyCodeLine{03493\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c1f64a5b704d4df6607f8c1b4a978d}{TIM\_ECR\_PW}}));}
\DoxyCodeLine{03494\ \}}
\DoxyCodeLine{03495\ }
\DoxyCodeLine{03499\ }
\DoxyCodeLine{03538\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Configuration)}
\DoxyCodeLine{03539\ \{}
\DoxyCodeLine{03540\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03541\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03542\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),}
\DoxyCodeLine{03543\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Configuration\ >>\ 16U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{03544\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{03545\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{03546\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}))\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{03547\ \}}
\DoxyCodeLine{03548\ }
\DoxyCodeLine{03567\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetActiveInput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICActiveInput)}
\DoxyCodeLine{03568\ \{}
\DoxyCodeLine{03569\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03570\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03571\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICActiveInput\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{03572\ \}}
\DoxyCodeLine{03573\ }
\DoxyCodeLine{03591\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetActiveInput(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{03592\ \{}
\DoxyCodeLine{03593\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03594\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03595\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{03596\ \}}
\DoxyCodeLine{03597\ }
\DoxyCodeLine{03617\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICPrescaler)}
\DoxyCodeLine{03618\ \{}
\DoxyCodeLine{03619\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03620\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03621\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICPrescaler\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{03622\ \}}
\DoxyCodeLine{03623\ }
\DoxyCodeLine{03642\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetPrescaler(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{03643\ \{}
\DoxyCodeLine{03644\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03645\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03646\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{03647\ \}}
\DoxyCodeLine{03648\ }
\DoxyCodeLine{03680\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetFilter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICFilter)}
\DoxyCodeLine{03681\ \{}
\DoxyCodeLine{03682\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03683\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03684\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICFilter\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{03685\ \}}
\DoxyCodeLine{03686\ }
\DoxyCodeLine{03717\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetFilter(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{03718\ \{}
\DoxyCodeLine{03719\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03720\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03721\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{03722\ \}}
\DoxyCodeLine{03723\ }
\DoxyCodeLine{03746\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetPolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICPolarity)}
\DoxyCodeLine{03747\ \{}
\DoxyCodeLine{03748\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03749\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{03750\ \ \ \ \ \ \ \ \ \ \ \ \ \ ICPolarity\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{03751\ \}}
\DoxyCodeLine{03752\ }
\DoxyCodeLine{03774\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetPolarity(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{03775\ \{}
\DoxyCodeLine{03776\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03777\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]))\ >>}
\DoxyCodeLine{03778\ \ \ \ \ \ \ \ \ \ \ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{03779\ \}}
\DoxyCodeLine{03780\ }
\DoxyCodeLine{03789\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_EnableXORCombination(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03790\ \{}
\DoxyCodeLine{03791\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}});}
\DoxyCodeLine{03792\ \}}
\DoxyCodeLine{03793\ }
\DoxyCodeLine{03802\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_DisableXORCombination(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03803\ \{}
\DoxyCodeLine{03804\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}});}
\DoxyCodeLine{03805\ \}}
\DoxyCodeLine{03806\ }
\DoxyCodeLine{03815\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_IsEnabledXORCombination(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03816\ \{}
\DoxyCodeLine{03817\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03818\ \}}
\DoxyCodeLine{03819\ }
\DoxyCodeLine{03832\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03833\ \{}
\DoxyCodeLine{03834\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}));}
\DoxyCodeLine{03835\ \}}
\DoxyCodeLine{03836\ }
\DoxyCodeLine{03849\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03850\ \{}
\DoxyCodeLine{03851\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}));}
\DoxyCodeLine{03852\ \}}
\DoxyCodeLine{03853\ }
\DoxyCodeLine{03866\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03867\ \{}
\DoxyCodeLine{03868\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}}));}
\DoxyCodeLine{03869\ \}}
\DoxyCodeLine{03870\ }
\DoxyCodeLine{03883\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH4(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03884\ \{}
\DoxyCodeLine{03885\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}}));}
\DoxyCodeLine{03886\ \}}
\DoxyCodeLine{03887\ }
\DoxyCodeLine{03891\ }
\DoxyCodeLine{03904\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableExternalClock(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03905\ \{}
\DoxyCodeLine{03906\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}});}
\DoxyCodeLine{03907\ \}}
\DoxyCodeLine{03908\ }
\DoxyCodeLine{03917\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableExternalClock(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03918\ \{}
\DoxyCodeLine{03919\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}});}
\DoxyCodeLine{03920\ \}}
\DoxyCodeLine{03921\ }
\DoxyCodeLine{03930\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledExternalClock(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03931\ \{}
\DoxyCodeLine{03932\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03933\ \}}
\DoxyCodeLine{03934\ }
\DoxyCodeLine{03954\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetClockSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ClockSource)}
\DoxyCodeLine{03955\ \{}
\DoxyCodeLine{03956\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}},\ ClockSource);}
\DoxyCodeLine{03957\ \}}
\DoxyCodeLine{03958\ }
\DoxyCodeLine{03977\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetEncoderMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ EncoderMode)}
\DoxyCodeLine{03978\ \{}
\DoxyCodeLine{03979\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}},\ EncoderMode);}
\DoxyCodeLine{03980\ \}}
\DoxyCodeLine{03981\ }
\DoxyCodeLine{03985\ }
\DoxyCodeLine{04007\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetTriggerOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ TimerSynchronization)}
\DoxyCodeLine{04008\ \{}
\DoxyCodeLine{04009\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\_CR2\_MMS}},\ TimerSynchronization);}
\DoxyCodeLine{04010\ \}}
\DoxyCodeLine{04011\ }
\DoxyCodeLine{04037\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetTriggerOutput2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ADCSynchronization)}
\DoxyCodeLine{04038\ \{}
\DoxyCodeLine{04039\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae199132077792fb8efa01b87edd1c033}{TIM\_CR2\_MMS2}},\ ADCSynchronization);}
\DoxyCodeLine{04040\ \}}
\DoxyCodeLine{04041\ }
\DoxyCodeLine{04057\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ SlaveMode)}
\DoxyCodeLine{04058\ \{}
\DoxyCodeLine{04059\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}},\ SlaveMode);}
\DoxyCodeLine{04060\ \}}
\DoxyCodeLine{04061\ }
\DoxyCodeLine{04087\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetTriggerInput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ TriggerInput)}
\DoxyCodeLine{04088\ \{}
\DoxyCodeLine{04089\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\_SMCR\_TS}},\ TriggerInput);}
\DoxyCodeLine{04090\ \}}
\DoxyCodeLine{04091\ }
\DoxyCodeLine{04100\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableMasterSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04101\ \{}
\DoxyCodeLine{04102\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}});}
\DoxyCodeLine{04103\ \}}
\DoxyCodeLine{04104\ }
\DoxyCodeLine{04113\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableMasterSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04114\ \{}
\DoxyCodeLine{04115\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}});}
\DoxyCodeLine{04116\ \}}
\DoxyCodeLine{04117\ }
\DoxyCodeLine{04126\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledMasterSlaveMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04127\ \{}
\DoxyCodeLine{04128\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04129\ \}}
\DoxyCodeLine{04130\ }
\DoxyCodeLine{04166\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigETR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ETRPolarity,\ uint32\_t\ ETRPrescaler,}
\DoxyCodeLine{04167\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ETRFilter)}
\DoxyCodeLine{04168\ \{}
\DoxyCodeLine{04169\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\_SMCR\_ETP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\_SMCR\_ETPS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\_SMCR\_ETF}},\ ETRPolarity\ |\ ETRPrescaler\ |\ ETRFilter);}
\DoxyCodeLine{04170\ \}}
\DoxyCodeLine{04171\ }
\DoxyCodeLine{04294\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetETRSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ETRSource)}
\DoxyCodeLine{04295\ \{}
\DoxyCodeLine{04296\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aaa8b893e1390434a07a70d17ea058223}{AF1}},\ TIMx\_AF1\_ETRSEL,\ ETRSource);}
\DoxyCodeLine{04297\ \}}
\DoxyCodeLine{04298\ }
\DoxyCodeLine{04307\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableSMSPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04308\ \{}
\DoxyCodeLine{04309\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5101536a320858565935c48faf4d134}{TIM\_SMCR\_SMSPE}});}
\DoxyCodeLine{04310\ \}}
\DoxyCodeLine{04311\ }
\DoxyCodeLine{04320\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableSMSPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04321\ \{}
\DoxyCodeLine{04322\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5101536a320858565935c48faf4d134}{TIM\_SMCR\_SMSPE}});}
\DoxyCodeLine{04323\ \}}
\DoxyCodeLine{04324\ }
\DoxyCodeLine{04333\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledSMSPreload(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04334\ \{}
\DoxyCodeLine{04335\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5101536a320858565935c48faf4d134}{TIM\_SMCR\_SMSPE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5101536a320858565935c48faf4d134}{TIM\_SMCR\_SMSPE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04336\ \}}
\DoxyCodeLine{04337\ }
\DoxyCodeLine{04349\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetSMSPreloadSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ PreloadSource)}
\DoxyCodeLine{04350\ \{}
\DoxyCodeLine{04351\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eab541f77871d45165ed3184bb2e08}{TIM\_SMCR\_SMSPS}},\ PreloadSource);}
\DoxyCodeLine{04352\ \}}
\DoxyCodeLine{04353\ }
\DoxyCodeLine{04364\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetSMSPreloadSource(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04365\ \{}
\DoxyCodeLine{04366\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eab541f77871d45165ed3184bb2e08}{TIM\_SMCR\_SMSPS}}));}
\DoxyCodeLine{04367\ \}}
\DoxyCodeLine{04368\ }
\DoxyCodeLine{04372\ }
\DoxyCodeLine{04384\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04385\ \{}
\DoxyCodeLine{04386\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}});}
\DoxyCodeLine{04387\ \}}
\DoxyCodeLine{04388\ }
\DoxyCodeLine{04397\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04398\ \{}
\DoxyCodeLine{04399\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}});}
\DoxyCodeLine{04400\ \}}
\DoxyCodeLine{04401\ }
\DoxyCodeLine{04444\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ BreakPolarity,\ uint32\_t\ BreakFilter,}
\DoxyCodeLine{04445\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BreakAFMode)}
\DoxyCodeLine{04446\ \{}
\DoxyCodeLine{04447\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\_BDTR\_BKP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be17c432a12ce3ec4a79aa380a01b6}{TIM\_BDTR\_BKF}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c65231de95b67cb2d115064ab57f60}{TIM\_BDTR\_BKBID}},\ BreakPolarity\ |\ BreakFilter\ |\ BreakAFMode);}
\DoxyCodeLine{04448\ \}}
\DoxyCodeLine{04449\ }
\DoxyCodeLine{04460\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisarmBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04461\ \{}
\DoxyCodeLine{04462\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed336e59081fe830617f97dcb71678b}{TIM\_BDTR\_BKDSRM}});}
\DoxyCodeLine{04463\ \}}
\DoxyCodeLine{04464\ }
\DoxyCodeLine{04473\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04474\ \{}
\DoxyCodeLine{04475\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\_BDTR\_BK2E}});}
\DoxyCodeLine{04476\ \}}
\DoxyCodeLine{04477\ }
\DoxyCodeLine{04486\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04487\ \{}
\DoxyCodeLine{04488\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\_BDTR\_BK2E}});}
\DoxyCodeLine{04489\ \}}
\DoxyCodeLine{04490\ }
\DoxyCodeLine{04533\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Break2Polarity,\ uint32\_t\ Break2Filter,}
\DoxyCodeLine{04534\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Break2AFMode)}
\DoxyCodeLine{04535\ \{}
\DoxyCodeLine{04536\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94911ade52aef76f5ad41613f9fc9590}{TIM\_BDTR\_BK2P}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb338853d60dffd23d45fc67b6649705}{TIM\_BDTR\_BK2F}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c8126b8cc13f3338b59f1e91202d43}{TIM\_BDTR\_BK2BID}},\ Break2Polarity\ |\ Break2Filter\ |\ Break2AFMode);}
\DoxyCodeLine{04537\ \}}
\DoxyCodeLine{04538\ }
\DoxyCodeLine{04549\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisarmBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04550\ \{}
\DoxyCodeLine{04551\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga759883f669298c750d8dbf3d2fd2fab2}{TIM\_BDTR\_BK2DSRM}});}
\DoxyCodeLine{04552\ \}}
\DoxyCodeLine{04553\ }
\DoxyCodeLine{04569\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetOffStates(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ OffStateIdle,\ uint32\_t\ OffStateRun)}
\DoxyCodeLine{04570\ \{}
\DoxyCodeLine{04571\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\_BDTR\_OSSI}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\_BDTR\_OSSR}},\ OffStateIdle\ |\ OffStateRun);}
\DoxyCodeLine{04572\ \}}
\DoxyCodeLine{04573\ }
\DoxyCodeLine{04582\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableAutomaticOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04583\ \{}
\DoxyCodeLine{04584\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}});}
\DoxyCodeLine{04585\ \}}
\DoxyCodeLine{04586\ }
\DoxyCodeLine{04595\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableAutomaticOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04596\ \{}
\DoxyCodeLine{04597\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}});}
\DoxyCodeLine{04598\ \}}
\DoxyCodeLine{04599\ }
\DoxyCodeLine{04608\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledAutomaticOutput(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04609\ \{}
\DoxyCodeLine{04610\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04611\ \}}
\DoxyCodeLine{04612\ }
\DoxyCodeLine{04623\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableAllOutputs(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04624\ \{}
\DoxyCodeLine{04625\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}});}
\DoxyCodeLine{04626\ \}}
\DoxyCodeLine{04627\ }
\DoxyCodeLine{04638\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableAllOutputs(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04639\ \{}
\DoxyCodeLine{04640\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}});}
\DoxyCodeLine{04641\ \}}
\DoxyCodeLine{04642\ }
\DoxyCodeLine{04651\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledAllOutputs(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04652\ \{}
\DoxyCodeLine{04653\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04654\ \}}
\DoxyCodeLine{04655\ }
\DoxyCodeLine{04693\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableBreakInputSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ BreakInput,\ uint32\_t\ Source)}
\DoxyCodeLine{04694\ \{}
\DoxyCodeLine{04695\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aaa8b893e1390434a07a70d17ea058223}{AF1}})\ +\ BreakInput));}
\DoxyCodeLine{04696\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg,\ Source);}
\DoxyCodeLine{04697\ \}}
\DoxyCodeLine{04698\ }
\DoxyCodeLine{04736\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableBreakInputSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ BreakInput,\ uint32\_t\ Source)}
\DoxyCodeLine{04737\ \{}
\DoxyCodeLine{04738\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aaa8b893e1390434a07a70d17ea058223}{AF1}})\ +\ BreakInput));}
\DoxyCodeLine{04739\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ Source);}
\DoxyCodeLine{04740\ \}}
\DoxyCodeLine{04741\ }
\DoxyCodeLine{04782\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetBreakInputSourcePolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ BreakInput,\ uint32\_t\ Source,}
\DoxyCodeLine{04783\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Polarity)}
\DoxyCodeLine{04784\ \{}
\DoxyCodeLine{04785\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aaa8b893e1390434a07a70d17ea058223}{AF1}})\ +\ BreakInput));}
\DoxyCodeLine{04786\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ (TIMx\_AF1\_BKINP\ <<\ TIM\_POSITION\_BRK\_SOURCE),\ (Polarity\ <<\ TIM\_POSITION\_BRK\_SOURCE));}
\DoxyCodeLine{04787\ \}}
\DoxyCodeLine{04796\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableAsymmetricalDeadTime(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04797\ \{}
\DoxyCodeLine{04798\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ac92e1ab4dfee01a9f734236fb1eee249}{DTR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a6659870c345efab9637b2262d509c}{TIM\_DTR2\_DTAE}});}
\DoxyCodeLine{04799\ \}}
\DoxyCodeLine{04800\ }
\DoxyCodeLine{04809\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableAsymmetricalDeadTime(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04810\ \{}
\DoxyCodeLine{04811\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ac92e1ab4dfee01a9f734236fb1eee249}{DTR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a6659870c345efab9637b2262d509c}{TIM\_DTR2\_DTAE}});}
\DoxyCodeLine{04812\ \}}
\DoxyCodeLine{04813\ }
\DoxyCodeLine{04822\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledAsymmetricalDeadTime(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04823\ \{}
\DoxyCodeLine{04824\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ac92e1ab4dfee01a9f734236fb1eee249}{DTR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a6659870c345efab9637b2262d509c}{TIM\_DTR2\_DTAE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a6659870c345efab9637b2262d509c}{TIM\_DTR2\_DTAE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04825\ \}}
\DoxyCodeLine{04826\ }
\DoxyCodeLine{04840\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetFallingDeadTime(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ DeadTime)}
\DoxyCodeLine{04841\ \{}
\DoxyCodeLine{04842\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ac92e1ab4dfee01a9f734236fb1eee249}{DTR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc717d1ec4bfa6f9bef540779d2b6c7}{TIM\_DTR2\_DTGF}},\ DeadTime);}
\DoxyCodeLine{04843\ \}}
\DoxyCodeLine{04844\ }
\DoxyCodeLine{04856\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetFallingDeadTime(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04857\ \{}
\DoxyCodeLine{04858\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ac92e1ab4dfee01a9f734236fb1eee249}{DTR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc717d1ec4bfa6f9bef540779d2b6c7}{TIM\_DTR2\_DTGF}}));}
\DoxyCodeLine{04859\ \}}
\DoxyCodeLine{04860\ }
\DoxyCodeLine{04869\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDeadTimePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04870\ \{}
\DoxyCodeLine{04871\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ac92e1ab4dfee01a9f734236fb1eee249}{DTR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de85751b222066b2c1de80d698827ec}{TIM\_DTR2\_DTPE}});}
\DoxyCodeLine{04872\ \}}
\DoxyCodeLine{04873\ }
\DoxyCodeLine{04882\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDeadTimePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04883\ \{}
\DoxyCodeLine{04884\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ac92e1ab4dfee01a9f734236fb1eee249}{DTR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de85751b222066b2c1de80d698827ec}{TIM\_DTR2\_DTPE}});}
\DoxyCodeLine{04885\ \}}
\DoxyCodeLine{04886\ }
\DoxyCodeLine{04895\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDeadTimePreload(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04896\ \{}
\DoxyCodeLine{04897\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ac92e1ab4dfee01a9f734236fb1eee249}{DTR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de85751b222066b2c1de80d698827ec}{TIM\_DTR2\_DTPE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de85751b222066b2c1de80d698827ec}{TIM\_DTR2\_DTPE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04898\ \}}
\DoxyCodeLine{04899\ }
\DoxyCodeLine{04903\ }
\DoxyCodeLine{04971\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigDMABurst(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ DMABurstBaseAddress,\ uint32\_t\ DMABurstLength)}
\DoxyCodeLine{04972\ \{}
\DoxyCodeLine{04973\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{DCR}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\_DCR\_DBL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\_DCR\_DBA}}),\ (DMABurstBaseAddress\ |\ DMABurstLength));}
\DoxyCodeLine{04974\ \}}
\DoxyCodeLine{04975\ }
\DoxyCodeLine{04979\ }
\DoxyCodeLine{04983\ }
\DoxyCodeLine{04992\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableEncoderIndex(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04993\ \{}
\DoxyCodeLine{04994\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed84536256f581842beee1fdbbdd28bf}{TIM\_ECR\_IE}});}
\DoxyCodeLine{04995\ \}}
\DoxyCodeLine{04996\ }
\DoxyCodeLine{05005\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableEncoderIndex(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05006\ \{}
\DoxyCodeLine{05007\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed84536256f581842beee1fdbbdd28bf}{TIM\_ECR\_IE}});}
\DoxyCodeLine{05008\ \}}
\DoxyCodeLine{05009\ }
\DoxyCodeLine{05018\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledEncoderIndex(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05019\ \{}
\DoxyCodeLine{05020\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed84536256f581842beee1fdbbdd28bf}{TIM\_ECR\_IE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed84536256f581842beee1fdbbdd28bf}{TIM\_ECR\_IE}}))\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{05021\ \}}
\DoxyCodeLine{05022\ }
\DoxyCodeLine{05035\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetIndexDirection(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ IndexDirection)}
\DoxyCodeLine{05036\ \{}
\DoxyCodeLine{05037\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aa97562e99927a6f0fc3a397cafb7d9}{TIM\_ECR\_IDIR}},\ IndexDirection);}
\DoxyCodeLine{05038\ \}}
\DoxyCodeLine{05039\ }
\DoxyCodeLine{05051\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetIndexDirection(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05052\ \{}
\DoxyCodeLine{05053\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aa97562e99927a6f0fc3a397cafb7d9}{TIM\_ECR\_IDIR}}));}
\DoxyCodeLine{05054\ \}}
\DoxyCodeLine{05055\ }
\DoxyCodeLine{05064\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableFirstIndex(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05065\ \{}
\DoxyCodeLine{05066\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1cd80042780c57937ee8524d30ab79}{TIM\_ECR\_FIDX}});}
\DoxyCodeLine{05067\ \}}
\DoxyCodeLine{05068\ }
\DoxyCodeLine{05077\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableFirstIndex(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05078\ \{}
\DoxyCodeLine{05079\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1cd80042780c57937ee8524d30ab79}{TIM\_ECR\_FIDX}});}
\DoxyCodeLine{05080\ \}}
\DoxyCodeLine{05081\ }
\DoxyCodeLine{05090\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledFirstIndex(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05091\ \{}
\DoxyCodeLine{05092\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1cd80042780c57937ee8524d30ab79}{TIM\_ECR\_FIDX}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1cd80042780c57937ee8524d30ab79}{TIM\_ECR\_FIDX}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05093\ \}}
\DoxyCodeLine{05094\ }
\DoxyCodeLine{05110\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetIndexPositionning(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ IndexPositionning)}
\DoxyCodeLine{05111\ \{}
\DoxyCodeLine{05112\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50686df73ab0534290cf5a6828329e76}{TIM\_ECR\_IPOS}},\ IndexPositionning);}
\DoxyCodeLine{05113\ \}}
\DoxyCodeLine{05114\ }
\DoxyCodeLine{05129\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetIndexPositionning(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05130\ \{}
\DoxyCodeLine{05131\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50686df73ab0534290cf5a6828329e76}{TIM\_ECR\_IPOS}}));}
\DoxyCodeLine{05132\ \}}
\DoxyCodeLine{05133\ }
\DoxyCodeLine{05148\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigIDX(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Configuration)}
\DoxyCodeLine{05149\ \{}
\DoxyCodeLine{05150\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aa97562e99927a6f0fc3a397cafb7d9}{TIM\_ECR\_IDIR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1cd80042780c57937ee8524d30ab79}{TIM\_ECR\_FIDX}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50686df73ab0534290cf5a6828329e76}{TIM\_ECR\_IPOS}},\ Configuration);}
\DoxyCodeLine{05151\ \}}
\DoxyCodeLine{05152\ }
\DoxyCodeLine{05156\ }
\DoxyCodeLine{05366\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetRemap(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Remap)}
\DoxyCodeLine{05367\ \{}
\DoxyCodeLine{05368\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a23d4cf627c278273f0b20f88592ae96a}{TISEL}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5168e7f269c569c733b656bb86b5c3a5}{TIM\_TISEL\_TI1SEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4d8ae0f229b42960fe34be62a3b499}{TIM\_TISEL\_TI2SEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c19a6840ec57afc1b9ae48703f60fc1}{TIM\_TISEL\_TI3SEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eff9d6247daaa7bdbd6f009ab80d595}{TIM\_TISEL\_TI4SEL}}),\ Remap);}
\DoxyCodeLine{05369\ \}}
\DoxyCodeLine{05370\ }
\DoxyCodeLine{05378\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableHSE32(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05379\ \{}
\DoxyCodeLine{05380\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518c7160f9684a5aa4022576b9c1fd19}{TIM\_OR\_HSE32EN}});}
\DoxyCodeLine{05381\ \}}
\DoxyCodeLine{05382\ }
\DoxyCodeLine{05390\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableHSE32(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05391\ \{}
\DoxyCodeLine{05392\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518c7160f9684a5aa4022576b9c1fd19}{TIM\_OR\_HSE32EN}});}
\DoxyCodeLine{05393\ \}}
\DoxyCodeLine{05394\ }
\DoxyCodeLine{05402\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledHSE32(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05403\ \{}
\DoxyCodeLine{05404\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518c7160f9684a5aa4022576b9c1fd19}{TIM\_OR\_HSE32EN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518c7160f9684a5aa4022576b9c1fd19}{TIM\_OR\_HSE32EN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05405\ \}}
\DoxyCodeLine{05406\ }
\DoxyCodeLine{05410\ }
\DoxyCodeLine{05436\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetOCRefClearInputSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ OCRefClearInputSource)}
\DoxyCodeLine{05437\ \{}
\DoxyCodeLine{05438\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985edf03adbe9e706c4d8cf3b311c5e9}{TIM\_SMCR\_OCCS}},}
\DoxyCodeLine{05439\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OCRefClearInputSource\ \&\ OCREF\_CLEAR\_SELECT\_Msk)\ >>\ OCREF\_CLEAR\_SELECT\_Pos)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea721a2c84d19eb7ccb3a75b4262f5e7}{TIM\_SMCR\_OCCS\_Pos}});}
\DoxyCodeLine{05440\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a3d712f76141c5f21d16d3c55ec7d89a0}{AF2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb1198b575c7b91ec696f449bb7ba5f}{TIM1\_AF2\_OCRSEL}},\ OCRefClearInputSource);}
\DoxyCodeLine{05441\ \}}
\DoxyCodeLine{05445\ }
\DoxyCodeLine{05455\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05456\ \{}
\DoxyCodeLine{05457\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}}));}
\DoxyCodeLine{05458\ \}}
\DoxyCodeLine{05459\ }
\DoxyCodeLine{05466\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_UPDATE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05467\ \{}
\DoxyCodeLine{05468\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05469\ \}}
\DoxyCodeLine{05470\ }
\DoxyCodeLine{05477\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05478\ \{}
\DoxyCodeLine{05479\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}}));}
\DoxyCodeLine{05480\ \}}
\DoxyCodeLine{05481\ }
\DoxyCodeLine{05488\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05489\ \{}
\DoxyCodeLine{05490\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05491\ \}}
\DoxyCodeLine{05492\ }
\DoxyCodeLine{05499\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05500\ \{}
\DoxyCodeLine{05501\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}}));}
\DoxyCodeLine{05502\ \}}
\DoxyCodeLine{05503\ }
\DoxyCodeLine{05510\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05511\ \{}
\DoxyCodeLine{05512\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05513\ \}}
\DoxyCodeLine{05514\ }
\DoxyCodeLine{05521\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05522\ \{}
\DoxyCodeLine{05523\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}}));}
\DoxyCodeLine{05524\ \}}
\DoxyCodeLine{05525\ }
\DoxyCodeLine{05532\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05533\ \{}
\DoxyCodeLine{05534\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05535\ \}}
\DoxyCodeLine{05536\ }
\DoxyCodeLine{05543\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05544\ \{}
\DoxyCodeLine{05545\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}}));}
\DoxyCodeLine{05546\ \}}
\DoxyCodeLine{05547\ }
\DoxyCodeLine{05554\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC4(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05555\ \{}
\DoxyCodeLine{05556\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05557\ \}}
\DoxyCodeLine{05558\ }
\DoxyCodeLine{05565\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC5(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05566\ \{}
\DoxyCodeLine{05567\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{TIM\_SR\_CC5IF}}));}
\DoxyCodeLine{05568\ \}}
\DoxyCodeLine{05569\ }
\DoxyCodeLine{05576\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC5(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05577\ \{}
\DoxyCodeLine{05578\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{TIM\_SR\_CC5IF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{TIM\_SR\_CC5IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05579\ \}}
\DoxyCodeLine{05580\ }
\DoxyCodeLine{05587\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC6(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05588\ \{}
\DoxyCodeLine{05589\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\_SR\_CC6IF}}));}
\DoxyCodeLine{05590\ \}}
\DoxyCodeLine{05591\ }
\DoxyCodeLine{05598\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC6(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05599\ \{}
\DoxyCodeLine{05600\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\_SR\_CC6IF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\_SR\_CC6IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05601\ \}}
\DoxyCodeLine{05602\ }
\DoxyCodeLine{05609\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05610\ \{}
\DoxyCodeLine{05611\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}}));}
\DoxyCodeLine{05612\ \}}
\DoxyCodeLine{05613\ }
\DoxyCodeLine{05620\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_COM(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05621\ \{}
\DoxyCodeLine{05622\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05623\ \}}
\DoxyCodeLine{05624\ }
\DoxyCodeLine{05631\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05632\ \{}
\DoxyCodeLine{05633\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}}));}
\DoxyCodeLine{05634\ \}}
\DoxyCodeLine{05635\ }
\DoxyCodeLine{05642\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_TRIG(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05643\ \{}
\DoxyCodeLine{05644\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05645\ \}}
\DoxyCodeLine{05646\ }
\DoxyCodeLine{05653\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05654\ \{}
\DoxyCodeLine{05655\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}}));}
\DoxyCodeLine{05656\ \}}
\DoxyCodeLine{05657\ }
\DoxyCodeLine{05664\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_BRK(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05665\ \{}
\DoxyCodeLine{05666\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05667\ \}}
\DoxyCodeLine{05668\ }
\DoxyCodeLine{05675\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_BRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05676\ \{}
\DoxyCodeLine{05677\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{TIM\_SR\_B2IF}}));}
\DoxyCodeLine{05678\ \}}
\DoxyCodeLine{05679\ }
\DoxyCodeLine{05686\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_BRK2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05687\ \{}
\DoxyCodeLine{05688\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{TIM\_SR\_B2IF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{TIM\_SR\_B2IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05689\ \}}
\DoxyCodeLine{05690\ }
\DoxyCodeLine{05697\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC1OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05698\ \{}
\DoxyCodeLine{05699\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}}));}
\DoxyCodeLine{05700\ \}}
\DoxyCodeLine{05701\ }
\DoxyCodeLine{05709\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC1OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05710\ \{}
\DoxyCodeLine{05711\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05712\ \}}
\DoxyCodeLine{05713\ }
\DoxyCodeLine{05720\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC2OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05721\ \{}
\DoxyCodeLine{05722\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}}));}
\DoxyCodeLine{05723\ \}}
\DoxyCodeLine{05724\ }
\DoxyCodeLine{05732\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC2OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05733\ \{}
\DoxyCodeLine{05734\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05735\ \}}
\DoxyCodeLine{05736\ }
\DoxyCodeLine{05743\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC3OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05744\ \{}
\DoxyCodeLine{05745\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}}));}
\DoxyCodeLine{05746\ \}}
\DoxyCodeLine{05747\ }
\DoxyCodeLine{05755\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC3OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05756\ \{}
\DoxyCodeLine{05757\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05758\ \}}
\DoxyCodeLine{05759\ }
\DoxyCodeLine{05766\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC4OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05767\ \{}
\DoxyCodeLine{05768\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}}));}
\DoxyCodeLine{05769\ \}}
\DoxyCodeLine{05770\ }
\DoxyCodeLine{05778\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC4OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05779\ \{}
\DoxyCodeLine{05780\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05781\ \}}
\DoxyCodeLine{05782\ }
\DoxyCodeLine{05789\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_SYSBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05790\ \{}
\DoxyCodeLine{05791\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c84655ac31844ff644f796ef638e06}{TIM\_SR\_SBIF}}));}
\DoxyCodeLine{05792\ \}}
\DoxyCodeLine{05793\ }
\DoxyCodeLine{05800\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_SYSBRK(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05801\ \{}
\DoxyCodeLine{05802\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c84655ac31844ff644f796ef638e06}{TIM\_SR\_SBIF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c84655ac31844ff644f796ef638e06}{TIM\_SR\_SBIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05803\ \}}
\DoxyCodeLine{05804\ }
\DoxyCodeLine{05813\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_TERR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05814\ \{}
\DoxyCodeLine{05815\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382c17e8cdddf2f527d9358813fffdb9}{TIM\_SR\_TERRF}}));}
\DoxyCodeLine{05816\ \}}
\DoxyCodeLine{05817\ }
\DoxyCodeLine{05826\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_TERR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05827\ \{}
\DoxyCodeLine{05828\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382c17e8cdddf2f527d9358813fffdb9}{TIM\_SR\_TERRF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382c17e8cdddf2f527d9358813fffdb9}{TIM\_SR\_TERRF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05829\ \}}
\DoxyCodeLine{05830\ }
\DoxyCodeLine{05839\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_IERR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05840\ \{}
\DoxyCodeLine{05841\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784cf9cc2902bb9e2b0f59e7396f9942}{TIM\_SR\_IERRF}}));}
\DoxyCodeLine{05842\ \}}
\DoxyCodeLine{05843\ }
\DoxyCodeLine{05852\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_IERR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05853\ \{}
\DoxyCodeLine{05854\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784cf9cc2902bb9e2b0f59e7396f9942}{TIM\_SR\_IERRF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784cf9cc2902bb9e2b0f59e7396f9942}{TIM\_SR\_IERRF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05855\ \}}
\DoxyCodeLine{05856\ }
\DoxyCodeLine{05865\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_DIR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05866\ \{}
\DoxyCodeLine{05867\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac567e21c57eaabdd172d1d82bb9826}{TIM\_SR\_DIRF}}));}
\DoxyCodeLine{05868\ \}}
\DoxyCodeLine{05869\ }
\DoxyCodeLine{05878\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_DIR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05879\ \{}
\DoxyCodeLine{05880\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac567e21c57eaabdd172d1d82bb9826}{TIM\_SR\_DIRF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac567e21c57eaabdd172d1d82bb9826}{TIM\_SR\_DIRF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05881\ \}}
\DoxyCodeLine{05882\ }
\DoxyCodeLine{05891\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_IDX(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05892\ \{}
\DoxyCodeLine{05893\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe416b36c9b4349496836720694be361}{TIM\_SR\_IDXF}}));}
\DoxyCodeLine{05894\ \}}
\DoxyCodeLine{05895\ }
\DoxyCodeLine{05904\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_IDX(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05905\ \{}
\DoxyCodeLine{05906\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe416b36c9b4349496836720694be361}{TIM\_SR\_IDXF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe416b36c9b4349496836720694be361}{TIM\_SR\_IDXF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05907\ \}}
\DoxyCodeLine{05911\ }
\DoxyCodeLine{05921\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05922\ \{}
\DoxyCodeLine{05923\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}});}
\DoxyCodeLine{05924\ \}}
\DoxyCodeLine{05925\ }
\DoxyCodeLine{05932\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05933\ \{}
\DoxyCodeLine{05934\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}});}
\DoxyCodeLine{05935\ \}}
\DoxyCodeLine{05936\ }
\DoxyCodeLine{05943\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_UPDATE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05944\ \{}
\DoxyCodeLine{05945\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05946\ \}}
\DoxyCodeLine{05947\ }
\DoxyCodeLine{05954\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05955\ \{}
\DoxyCodeLine{05956\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}});}
\DoxyCodeLine{05957\ \}}
\DoxyCodeLine{05958\ }
\DoxyCodeLine{05965\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05966\ \{}
\DoxyCodeLine{05967\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}});}
\DoxyCodeLine{05968\ \}}
\DoxyCodeLine{05969\ }
\DoxyCodeLine{05976\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05977\ \{}
\DoxyCodeLine{05978\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05979\ \}}
\DoxyCodeLine{05980\ }
\DoxyCodeLine{05987\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05988\ \{}
\DoxyCodeLine{05989\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}});}
\DoxyCodeLine{05990\ \}}
\DoxyCodeLine{05991\ }
\DoxyCodeLine{05998\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{05999\ \{}
\DoxyCodeLine{06000\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}});}
\DoxyCodeLine{06001\ \}}
\DoxyCodeLine{06002\ }
\DoxyCodeLine{06009\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06010\ \{}
\DoxyCodeLine{06011\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06012\ \}}
\DoxyCodeLine{06013\ }
\DoxyCodeLine{06020\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06021\ \{}
\DoxyCodeLine{06022\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}});}
\DoxyCodeLine{06023\ \}}
\DoxyCodeLine{06024\ }
\DoxyCodeLine{06031\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06032\ \{}
\DoxyCodeLine{06033\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}});}
\DoxyCodeLine{06034\ \}}
\DoxyCodeLine{06035\ }
\DoxyCodeLine{06042\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06043\ \{}
\DoxyCodeLine{06044\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06045\ \}}
\DoxyCodeLine{06046\ }
\DoxyCodeLine{06053\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06054\ \{}
\DoxyCodeLine{06055\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}});}
\DoxyCodeLine{06056\ \}}
\DoxyCodeLine{06057\ }
\DoxyCodeLine{06064\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06065\ \{}
\DoxyCodeLine{06066\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}});}
\DoxyCodeLine{06067\ \}}
\DoxyCodeLine{06068\ }
\DoxyCodeLine{06075\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC4(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06076\ \{}
\DoxyCodeLine{06077\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06078\ \}}
\DoxyCodeLine{06079\ }
\DoxyCodeLine{06086\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06087\ \{}
\DoxyCodeLine{06088\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}});}
\DoxyCodeLine{06089\ \}}
\DoxyCodeLine{06090\ }
\DoxyCodeLine{06097\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06098\ \{}
\DoxyCodeLine{06099\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}});}
\DoxyCodeLine{06100\ \}}
\DoxyCodeLine{06101\ }
\DoxyCodeLine{06108\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_COM(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06109\ \{}
\DoxyCodeLine{06110\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06111\ \}}
\DoxyCodeLine{06112\ }
\DoxyCodeLine{06119\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06120\ \{}
\DoxyCodeLine{06121\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}});}
\DoxyCodeLine{06122\ \}}
\DoxyCodeLine{06123\ }
\DoxyCodeLine{06130\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06131\ \{}
\DoxyCodeLine{06132\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}});}
\DoxyCodeLine{06133\ \}}
\DoxyCodeLine{06134\ }
\DoxyCodeLine{06141\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_TRIG(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06142\ \{}
\DoxyCodeLine{06143\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06144\ \}}
\DoxyCodeLine{06145\ }
\DoxyCodeLine{06152\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06153\ \{}
\DoxyCodeLine{06154\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}});}
\DoxyCodeLine{06155\ \}}
\DoxyCodeLine{06156\ }
\DoxyCodeLine{06163\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06164\ \{}
\DoxyCodeLine{06165\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}});}
\DoxyCodeLine{06166\ \}}
\DoxyCodeLine{06167\ }
\DoxyCodeLine{06174\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_BRK(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06175\ \{}
\DoxyCodeLine{06176\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06177\ \}}
\DoxyCodeLine{06178\ }
\DoxyCodeLine{06187\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_TERR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06188\ \{}
\DoxyCodeLine{06189\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ed1742abe86a410de134513ae6f2fb}{TIM\_DIER\_TERRIE}});}
\DoxyCodeLine{06190\ \}}
\DoxyCodeLine{06191\ }
\DoxyCodeLine{06200\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_TERR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06201\ \{}
\DoxyCodeLine{06202\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ed1742abe86a410de134513ae6f2fb}{TIM\_DIER\_TERRIE}});}
\DoxyCodeLine{06203\ \}}
\DoxyCodeLine{06204\ }
\DoxyCodeLine{06213\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_TERR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06214\ \{}
\DoxyCodeLine{06215\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ed1742abe86a410de134513ae6f2fb}{TIM\_DIER\_TERRIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ed1742abe86a410de134513ae6f2fb}{TIM\_DIER\_TERRIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06216\ \}}
\DoxyCodeLine{06217\ }
\DoxyCodeLine{06226\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_IERR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06227\ \{}
\DoxyCodeLine{06228\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa22d13cffa92e5946c18e80c1c07dfbe}{TIM\_DIER\_IERRIE}});}
\DoxyCodeLine{06229\ \}}
\DoxyCodeLine{06230\ }
\DoxyCodeLine{06239\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_IERR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06240\ \{}
\DoxyCodeLine{06241\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa22d13cffa92e5946c18e80c1c07dfbe}{TIM\_DIER\_IERRIE}});}
\DoxyCodeLine{06242\ \}}
\DoxyCodeLine{06243\ }
\DoxyCodeLine{06252\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_IERR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06253\ \{}
\DoxyCodeLine{06254\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa22d13cffa92e5946c18e80c1c07dfbe}{TIM\_DIER\_IERRIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa22d13cffa92e5946c18e80c1c07dfbe}{TIM\_DIER\_IERRIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06255\ \}}
\DoxyCodeLine{06256\ }
\DoxyCodeLine{06265\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_DIR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06266\ \{}
\DoxyCodeLine{06267\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d9b6b1d484eae5d216bea60c1bdb0e}{TIM\_DIER\_DIRIE}});}
\DoxyCodeLine{06268\ \}}
\DoxyCodeLine{06269\ }
\DoxyCodeLine{06278\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_DIR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06279\ \{}
\DoxyCodeLine{06280\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d9b6b1d484eae5d216bea60c1bdb0e}{TIM\_DIER\_DIRIE}});}
\DoxyCodeLine{06281\ \}}
\DoxyCodeLine{06282\ }
\DoxyCodeLine{06291\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_DIR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06292\ \{}
\DoxyCodeLine{06293\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d9b6b1d484eae5d216bea60c1bdb0e}{TIM\_DIER\_DIRIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d9b6b1d484eae5d216bea60c1bdb0e}{TIM\_DIER\_DIRIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06294\ \}}
\DoxyCodeLine{06295\ }
\DoxyCodeLine{06304\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_IDX(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06305\ \{}
\DoxyCodeLine{06306\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02881ad1b3d96fdaf94f5e78b804a88}{TIM\_DIER\_IDXIE}});}
\DoxyCodeLine{06307\ \}}
\DoxyCodeLine{06308\ }
\DoxyCodeLine{06317\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_IDX(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06318\ \{}
\DoxyCodeLine{06319\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02881ad1b3d96fdaf94f5e78b804a88}{TIM\_DIER\_IDXIE}});}
\DoxyCodeLine{06320\ \}}
\DoxyCodeLine{06321\ }
\DoxyCodeLine{06330\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_IDX(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06331\ \{}
\DoxyCodeLine{06332\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02881ad1b3d96fdaf94f5e78b804a88}{TIM\_DIER\_IDXIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02881ad1b3d96fdaf94f5e78b804a88}{TIM\_DIER\_IDXIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06333\ \}}
\DoxyCodeLine{06334\ }
\DoxyCodeLine{06338\ }
\DoxyCodeLine{06348\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06349\ \{}
\DoxyCodeLine{06350\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}});}
\DoxyCodeLine{06351\ \}}
\DoxyCodeLine{06352\ }
\DoxyCodeLine{06359\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06360\ \{}
\DoxyCodeLine{06361\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}});}
\DoxyCodeLine{06362\ \}}
\DoxyCodeLine{06363\ }
\DoxyCodeLine{06370\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_UPDATE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06371\ \{}
\DoxyCodeLine{06372\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06373\ \}}
\DoxyCodeLine{06374\ }
\DoxyCodeLine{06381\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06382\ \{}
\DoxyCodeLine{06383\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}});}
\DoxyCodeLine{06384\ \}}
\DoxyCodeLine{06385\ }
\DoxyCodeLine{06392\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06393\ \{}
\DoxyCodeLine{06394\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}});}
\DoxyCodeLine{06395\ \}}
\DoxyCodeLine{06396\ }
\DoxyCodeLine{06403\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06404\ \{}
\DoxyCodeLine{06405\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06406\ \}}
\DoxyCodeLine{06407\ }
\DoxyCodeLine{06414\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06415\ \{}
\DoxyCodeLine{06416\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}});}
\DoxyCodeLine{06417\ \}}
\DoxyCodeLine{06418\ }
\DoxyCodeLine{06425\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06426\ \{}
\DoxyCodeLine{06427\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}});}
\DoxyCodeLine{06428\ \}}
\DoxyCodeLine{06429\ }
\DoxyCodeLine{06436\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06437\ \{}
\DoxyCodeLine{06438\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06439\ \}}
\DoxyCodeLine{06440\ }
\DoxyCodeLine{06447\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06448\ \{}
\DoxyCodeLine{06449\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}});}
\DoxyCodeLine{06450\ \}}
\DoxyCodeLine{06451\ }
\DoxyCodeLine{06458\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06459\ \{}
\DoxyCodeLine{06460\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}});}
\DoxyCodeLine{06461\ \}}
\DoxyCodeLine{06462\ }
\DoxyCodeLine{06469\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06470\ \{}
\DoxyCodeLine{06471\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06472\ \}}
\DoxyCodeLine{06473\ }
\DoxyCodeLine{06480\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06481\ \{}
\DoxyCodeLine{06482\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}});}
\DoxyCodeLine{06483\ \}}
\DoxyCodeLine{06484\ }
\DoxyCodeLine{06491\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06492\ \{}
\DoxyCodeLine{06493\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}});}
\DoxyCodeLine{06494\ \}}
\DoxyCodeLine{06495\ }
\DoxyCodeLine{06502\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC4(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06503\ \{}
\DoxyCodeLine{06504\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06505\ \}}
\DoxyCodeLine{06506\ }
\DoxyCodeLine{06513\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06514\ \{}
\DoxyCodeLine{06515\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}});}
\DoxyCodeLine{06516\ \}}
\DoxyCodeLine{06517\ }
\DoxyCodeLine{06524\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06525\ \{}
\DoxyCodeLine{06526\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}});}
\DoxyCodeLine{06527\ \}}
\DoxyCodeLine{06528\ }
\DoxyCodeLine{06535\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_COM(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06536\ \{}
\DoxyCodeLine{06537\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06538\ \}}
\DoxyCodeLine{06539\ }
\DoxyCodeLine{06546\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06547\ \{}
\DoxyCodeLine{06548\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}});}
\DoxyCodeLine{06549\ \}}
\DoxyCodeLine{06550\ }
\DoxyCodeLine{06557\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06558\ \{}
\DoxyCodeLine{06559\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}});}
\DoxyCodeLine{06560\ \}}
\DoxyCodeLine{06561\ }
\DoxyCodeLine{06568\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_TRIG(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06569\ \{}
\DoxyCodeLine{06570\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06571\ \}}
\DoxyCodeLine{06572\ }
\DoxyCodeLine{06576\ }
\DoxyCodeLine{06586\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06587\ \{}
\DoxyCodeLine{06588\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\_EGR\_UG}});}
\DoxyCodeLine{06589\ \}}
\DoxyCodeLine{06590\ }
\DoxyCodeLine{06597\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06598\ \{}
\DoxyCodeLine{06599\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\_EGR\_CC1G}});}
\DoxyCodeLine{06600\ \}}
\DoxyCodeLine{06601\ }
\DoxyCodeLine{06608\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06609\ \{}
\DoxyCodeLine{06610\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\_EGR\_CC2G}});}
\DoxyCodeLine{06611\ \}}
\DoxyCodeLine{06612\ }
\DoxyCodeLine{06619\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06620\ \{}
\DoxyCodeLine{06621\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\_EGR\_CC3G}});}
\DoxyCodeLine{06622\ \}}
\DoxyCodeLine{06623\ }
\DoxyCodeLine{06630\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06631\ \{}
\DoxyCodeLine{06632\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\_EGR\_CC4G}});}
\DoxyCodeLine{06633\ \}}
\DoxyCodeLine{06634\ }
\DoxyCodeLine{06641\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06642\ \{}
\DoxyCodeLine{06643\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\_EGR\_COMG}});}
\DoxyCodeLine{06644\ \}}
\DoxyCodeLine{06645\ }
\DoxyCodeLine{06652\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06653\ \{}
\DoxyCodeLine{06654\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\_EGR\_TG}});}
\DoxyCodeLine{06655\ \}}
\DoxyCodeLine{06656\ }
\DoxyCodeLine{06663\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06664\ \{}
\DoxyCodeLine{06665\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\_EGR\_BG}});}
\DoxyCodeLine{06666\ \}}
\DoxyCodeLine{06667\ }
\DoxyCodeLine{06674\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_BRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{06675\ \{}
\DoxyCodeLine{06676\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a7335ccbf7565d45b3efd51c213af2}{TIM\_EGR\_B2G}});}
\DoxyCodeLine{06677\ \}}
\DoxyCodeLine{06678\ }
\DoxyCodeLine{06682\ }
\DoxyCodeLine{06683\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{06687\ }
\DoxyCodeLine{06688\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_DeInit(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx);}
\DoxyCodeLine{06689\ \textcolor{keywordtype}{void}\ LL\_TIM\_StructInit(LL\_TIM\_InitTypeDef\ *TIM\_InitStruct);}
\DoxyCodeLine{06690\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_InitTypeDef\ *TIM\_InitStruct);}
\DoxyCodeLine{06691\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_StructInit(LL\_TIM\_OC\_InitTypeDef\ *TIM\_OC\_InitStruct);}
\DoxyCodeLine{06692\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_OC\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ \textcolor{keyword}{const}\ LL\_TIM\_OC\_InitTypeDef\ *TIM\_OC\_InitStruct);}
\DoxyCodeLine{06693\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_StructInit(LL\_TIM\_IC\_InitTypeDef\ *TIM\_ICInitStruct);}
\DoxyCodeLine{06694\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_IC\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ \textcolor{keyword}{const}\ LL\_TIM\_IC\_InitTypeDef\ *TIM\_IC\_InitStruct);}
\DoxyCodeLine{06695\ \textcolor{keywordtype}{void}\ LL\_TIM\_ENCODER\_StructInit(LL\_TIM\_ENCODER\_InitTypeDef\ *TIM\_EncoderInitStruct);}
\DoxyCodeLine{06696\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_ENCODER\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_ENCODER\_InitTypeDef\ *TIM\_EncoderInitStruct);}
\DoxyCodeLine{06697\ \textcolor{keywordtype}{void}\ LL\_TIM\_HALLSENSOR\_StructInit(LL\_TIM\_HALLSENSOR\_InitTypeDef\ *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{06698\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_HALLSENSOR\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_HALLSENSOR\_InitTypeDef\ *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{06699\ \textcolor{keywordtype}{void}\ LL\_TIM\_BDTR\_StructInit(LL\_TIM\_BDTR\_InitTypeDef\ *TIM\_BDTRInitStruct);}
\DoxyCodeLine{06700\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_BDTR\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_BDTR\_InitTypeDef\ *TIM\_BDTRInitStruct);}
\DoxyCodeLine{06704\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06705\ }
\DoxyCodeLine{06709\ }
\DoxyCodeLine{06713\ }
\DoxyCodeLine{06714\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM1\ ||\ TIM2\ ||\ TIM3\ ||\ TIM4\ ||\ TIM5\ ||\ TIM6\ ||\ TIM7\ ||\ TIM8\ ||\ TIM15\ ||\ TIM16\ ||\ TIM17\ ||\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06715\ }
\DoxyCodeLine{06719\ }
\DoxyCodeLine{06720\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{06721\ \}}
\DoxyCodeLine{06722\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{06723\ }
\DoxyCodeLine{06724\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32G4xx\_LL\_TIM\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
