Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Nov 27 18:26:33 2024
| Host         : Nr116843-P1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_timing_summary_routed.rpt -pb led_timing_summary_routed.pb -rpx led_timing_summary_routed.rpx -warn_on_violation
| Design       : led
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    36          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (100)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 36 register/latch pins with no clock driven by root clock pin: sclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (100)
--------------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.672        0.000                      0                   65        0.252        0.000                      0                   65        9.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.672        0.000                      0                   65        0.252        0.000                      0                   65        9.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.672ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.748ns (26.321%)  route 2.094ns (73.679%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.396     4.783    sys_clk_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.433     5.216 r  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.700     5.916    timer_cnt_reg[13]
    SLICE_X51Y44         LUT5 (Prop_lut5_I0_O)        0.105     6.021 f  timer_cnt[0]_i_8/O
                         net (fo=1, routed)           0.629     6.650    timer_cnt[0]_i_8_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.105     6.755 r  timer_cnt[0]_i_4/O
                         net (fo=2, routed)           0.123     6.878    timer_cnt[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.105     6.983 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.642     7.625    clear
    SLICE_X50Y49         FDRE                                         r  timer_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.243    24.384    sys_clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  timer_cnt_reg[28]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y49         FDRE (Setup_fdre_C_R)       -0.423    24.297    timer_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         24.297    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                 16.672    

Slack (MET) :             16.672ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.748ns (26.321%)  route 2.094ns (73.679%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.396     4.783    sys_clk_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.433     5.216 r  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.700     5.916    timer_cnt_reg[13]
    SLICE_X51Y44         LUT5 (Prop_lut5_I0_O)        0.105     6.021 f  timer_cnt[0]_i_8/O
                         net (fo=1, routed)           0.629     6.650    timer_cnt[0]_i_8_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.105     6.755 r  timer_cnt[0]_i_4/O
                         net (fo=2, routed)           0.123     6.878    timer_cnt[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.105     6.983 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.642     7.625    clear
    SLICE_X50Y49         FDRE                                         r  timer_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.243    24.384    sys_clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  timer_cnt_reg[29]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y49         FDRE (Setup_fdre_C_R)       -0.423    24.297    timer_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         24.297    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                 16.672    

Slack (MET) :             16.672ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.748ns (26.321%)  route 2.094ns (73.679%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.396     4.783    sys_clk_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.433     5.216 r  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.700     5.916    timer_cnt_reg[13]
    SLICE_X51Y44         LUT5 (Prop_lut5_I0_O)        0.105     6.021 f  timer_cnt[0]_i_8/O
                         net (fo=1, routed)           0.629     6.650    timer_cnt[0]_i_8_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.105     6.755 r  timer_cnt[0]_i_4/O
                         net (fo=2, routed)           0.123     6.878    timer_cnt[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.105     6.983 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.642     7.625    clear
    SLICE_X50Y49         FDRE                                         r  timer_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.243    24.384    sys_clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  timer_cnt_reg[30]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y49         FDRE (Setup_fdre_C_R)       -0.423    24.297    timer_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         24.297    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                 16.672    

Slack (MET) :             16.672ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.748ns (26.321%)  route 2.094ns (73.679%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.396     4.783    sys_clk_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.433     5.216 r  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.700     5.916    timer_cnt_reg[13]
    SLICE_X51Y44         LUT5 (Prop_lut5_I0_O)        0.105     6.021 f  timer_cnt[0]_i_8/O
                         net (fo=1, routed)           0.629     6.650    timer_cnt[0]_i_8_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.105     6.755 r  timer_cnt[0]_i_4/O
                         net (fo=2, routed)           0.123     6.878    timer_cnt[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.105     6.983 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.642     7.625    clear
    SLICE_X50Y49         FDRE                                         r  timer_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.243    24.384    sys_clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  timer_cnt_reg[31]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y49         FDRE (Setup_fdre_C_R)       -0.423    24.297    timer_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         24.297    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                 16.672    

Slack (MET) :             16.683ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.748ns (26.428%)  route 2.082ns (73.572%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.396     4.783    sys_clk_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.433     5.216 r  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.700     5.916    timer_cnt_reg[13]
    SLICE_X51Y44         LUT5 (Prop_lut5_I0_O)        0.105     6.021 f  timer_cnt[0]_i_8/O
                         net (fo=1, routed)           0.629     6.650    timer_cnt[0]_i_8_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.105     6.755 r  timer_cnt[0]_i_4/O
                         net (fo=2, routed)           0.123     6.878    timer_cnt[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.105     6.983 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.631     7.614    clear
    SLICE_X50Y42         FDRE                                         r  timer_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.243    24.384    sys_clk_IBUF_BUFG
    SLICE_X50Y42         FDRE                                         r  timer_cnt_reg[0]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y42         FDRE (Setup_fdre_C_R)       -0.423    24.297    timer_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.297    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                 16.683    

Slack (MET) :             16.683ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.748ns (26.428%)  route 2.082ns (73.572%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.396     4.783    sys_clk_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.433     5.216 r  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.700     5.916    timer_cnt_reg[13]
    SLICE_X51Y44         LUT5 (Prop_lut5_I0_O)        0.105     6.021 f  timer_cnt[0]_i_8/O
                         net (fo=1, routed)           0.629     6.650    timer_cnt[0]_i_8_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.105     6.755 r  timer_cnt[0]_i_4/O
                         net (fo=2, routed)           0.123     6.878    timer_cnt[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.105     6.983 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.631     7.614    clear
    SLICE_X50Y42         FDRE                                         r  timer_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.243    24.384    sys_clk_IBUF_BUFG
    SLICE_X50Y42         FDRE                                         r  timer_cnt_reg[1]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y42         FDRE (Setup_fdre_C_R)       -0.423    24.297    timer_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.297    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                 16.683    

Slack (MET) :             16.683ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.748ns (26.428%)  route 2.082ns (73.572%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.396     4.783    sys_clk_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.433     5.216 r  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.700     5.916    timer_cnt_reg[13]
    SLICE_X51Y44         LUT5 (Prop_lut5_I0_O)        0.105     6.021 f  timer_cnt[0]_i_8/O
                         net (fo=1, routed)           0.629     6.650    timer_cnt[0]_i_8_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.105     6.755 r  timer_cnt[0]_i_4/O
                         net (fo=2, routed)           0.123     6.878    timer_cnt[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.105     6.983 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.631     7.614    clear
    SLICE_X50Y42         FDRE                                         r  timer_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.243    24.384    sys_clk_IBUF_BUFG
    SLICE_X50Y42         FDRE                                         r  timer_cnt_reg[2]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y42         FDRE (Setup_fdre_C_R)       -0.423    24.297    timer_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.297    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                 16.683    

Slack (MET) :             16.683ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.748ns (26.428%)  route 2.082ns (73.572%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.396     4.783    sys_clk_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.433     5.216 r  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.700     5.916    timer_cnt_reg[13]
    SLICE_X51Y44         LUT5 (Prop_lut5_I0_O)        0.105     6.021 f  timer_cnt[0]_i_8/O
                         net (fo=1, routed)           0.629     6.650    timer_cnt[0]_i_8_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.105     6.755 r  timer_cnt[0]_i_4/O
                         net (fo=2, routed)           0.123     6.878    timer_cnt[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.105     6.983 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.631     7.614    clear
    SLICE_X50Y42         FDRE                                         r  timer_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.243    24.384    sys_clk_IBUF_BUFG
    SLICE_X50Y42         FDRE                                         r  timer_cnt_reg[3]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y42         FDRE (Setup_fdre_C_R)       -0.423    24.297    timer_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.297    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                 16.683    

Slack (MET) :             16.784ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.748ns (27.399%)  route 1.982ns (72.601%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.396     4.783    sys_clk_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.433     5.216 r  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.700     5.916    timer_cnt_reg[13]
    SLICE_X51Y44         LUT5 (Prop_lut5_I0_O)        0.105     6.021 f  timer_cnt[0]_i_8/O
                         net (fo=1, routed)           0.629     6.650    timer_cnt[0]_i_8_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.105     6.755 r  timer_cnt[0]_i_4/O
                         net (fo=2, routed)           0.123     6.878    timer_cnt[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.105     6.983 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.530     7.513    clear
    SLICE_X50Y48         FDRE                                         r  timer_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.243    24.384    sys_clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  timer_cnt_reg[24]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y48         FDRE (Setup_fdre_C_R)       -0.423    24.297    timer_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         24.297    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 16.784    

Slack (MET) :             16.784ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.748ns (27.399%)  route 1.982ns (72.601%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.396     4.783    sys_clk_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.433     5.216 r  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.700     5.916    timer_cnt_reg[13]
    SLICE_X51Y44         LUT5 (Prop_lut5_I0_O)        0.105     6.021 f  timer_cnt[0]_i_8/O
                         net (fo=1, routed)           0.629     6.650    timer_cnt[0]_i_8_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.105     6.755 r  timer_cnt[0]_i_4/O
                         net (fo=2, routed)           0.123     6.878    timer_cnt[0]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.105     6.983 r  timer_cnt[0]_i_1/O
                         net (fo=32, routed)          0.530     7.513    clear
    SLICE_X50Y48         FDRE                                         r  timer_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.243    24.384    sys_clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  timer_cnt_reg[25]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y48         FDRE (Setup_fdre_C_R)       -0.423    24.297    timer_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         24.297    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 16.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.524    sys_clk_IBUF_BUFG
    SLICE_X50Y43         FDRE                                         r  timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  timer_cnt_reg[6]/Q
                         net (fo=1, routed)           0.112     1.800    timer_cnt_reg_n_0_[6]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  timer_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    timer_cnt_reg[4]_i_1_n_5
    SLICE_X50Y43         FDRE                                         r  timer_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     2.039    sys_clk_IBUF_BUFG
    SLICE_X50Y43         FDRE                                         r  timer_cnt_reg[6]/C
                         clock pessimism             -0.515     1.524    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.134     1.658    timer_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 timer_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.208%)  route 0.122ns (30.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.525    sys_clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  timer_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  timer_cnt_reg[26]/Q
                         net (fo=2, routed)           0.122     1.811    timer_cnt_reg[26]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  timer_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    timer_cnt_reg[24]_i_1_n_5
    SLICE_X50Y48         FDRE                                         r  timer_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     2.040    sys_clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  timer_cnt_reg[26]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.134     1.659    timer_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.524    sys_clk_IBUF_BUFG
    SLICE_X51Y46         FDRE                                         r  sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sclk_reg/Q
                         net (fo=2, routed)           0.167     1.832    clk
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.877 r  sclk_i_1/O
                         net (fo=1, routed)           0.000     1.877    sclk_i_1_n_0
    SLICE_X51Y46         FDRE                                         r  sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     2.039    sys_clk_IBUF_BUFG
    SLICE_X51Y46         FDRE                                         r  sclk_reg/C
                         clock pessimism             -0.515     1.524    
    SLICE_X51Y46         FDRE (Hold_fdre_C_D)         0.091     1.615    sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timer_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.524    sys_clk_IBUF_BUFG
    SLICE_X50Y44         FDRE                                         r  timer_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  timer_cnt_reg[10]/Q
                         net (fo=2, routed)           0.123     1.810    timer_cnt_reg[10]
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  timer_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    timer_cnt_reg[8]_i_1_n_5
    SLICE_X50Y44         FDRE                                         r  timer_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     2.039    sys_clk_IBUF_BUFG
    SLICE_X50Y44         FDRE                                         r  timer_cnt_reg[10]/C
                         clock pessimism             -0.515     1.524    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.134     1.658    timer_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timer_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.524    sys_clk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  timer_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  timer_cnt_reg[18]/Q
                         net (fo=2, routed)           0.123     1.810    timer_cnt_reg[18]
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  timer_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    timer_cnt_reg[16]_i_1_n_5
    SLICE_X50Y46         FDRE                                         r  timer_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     2.039    sys_clk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  timer_cnt_reg[18]/C
                         clock pessimism             -0.515     1.524    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.134     1.658    timer_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timer_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.525    sys_clk_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  timer_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  timer_cnt_reg[22]/Q
                         net (fo=2, routed)           0.123     1.811    timer_cnt_reg[22]
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  timer_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    timer_cnt_reg[20]_i_1_n_5
    SLICE_X50Y47         FDRE                                         r  timer_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     2.040    sys_clk_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  timer_cnt_reg[22]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.134     1.659    timer_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timer_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.524    sys_clk_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  timer_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  timer_cnt_reg[14]/Q
                         net (fo=2, routed)           0.124     1.811    timer_cnt_reg[14]
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  timer_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    timer_cnt_reg[12]_i_1_n_5
    SLICE_X50Y45         FDRE                                         r  timer_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     2.039    sys_clk_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  timer_cnt_reg[14]/C
                         clock pessimism             -0.515     1.524    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.134     1.658    timer_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timer_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.525    sys_clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  timer_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  timer_cnt_reg[30]/Q
                         net (fo=2, routed)           0.124     1.812    timer_cnt_reg[30]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  timer_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    timer_cnt_reg[28]_i_1_n_5
    SLICE_X50Y49         FDRE                                         r  timer_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     2.040    sys_clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  timer_cnt_reg[30]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.134     1.659    timer_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.310ns (73.444%)  route 0.112ns (26.556%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.524    sys_clk_IBUF_BUFG
    SLICE_X50Y43         FDRE                                         r  timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  timer_cnt_reg[6]/Q
                         net (fo=1, routed)           0.112     1.800    timer_cnt_reg_n_0_[6]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.946 r  timer_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    timer_cnt_reg[4]_i_1_n_4
    SLICE_X50Y43         FDRE                                         r  timer_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     2.039    sys_clk_IBUF_BUFG
    SLICE_X50Y43         FDRE                                         r  timer_cnt_reg[7]/C
                         clock pessimism             -0.515     1.524    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.134     1.658    timer_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 timer_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.310ns (71.774%)  route 0.122ns (28.226%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.525    sys_clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  timer_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  timer_cnt_reg[26]/Q
                         net (fo=2, routed)           0.122     1.811    timer_cnt_reg[26]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.957 r  timer_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.957    timer_cnt_reg[24]_i_1_n_4
    SLICE_X50Y48         FDRE                                         r  timer_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     2.040    sys_clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  timer_cnt_reg[27]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.134     1.659    timer_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y112  flag_reg_inv/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X51Y46    sclk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X50Y42    timer_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X50Y44    timer_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X50Y44    timer_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X50Y45    timer_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X50Y45    timer_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X50Y45    timer_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X50Y45    timer_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y112  flag_reg_inv/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y112  flag_reg_inv/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X51Y46    sclk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X51Y46    sclk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y42    timer_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y42    timer_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y44    timer_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y44    timer_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y44    timer_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y44    timer_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y112  flag_reg_inv/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y112  flag_reg_inv/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X51Y46    sclk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X51Y46    sclk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y42    timer_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y42    timer_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y44    timer_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y44    timer_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y44    timer_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y44    timer_cnt_reg[11]/C



