Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 24 08:26:29 2025
| Host         : meow running 64-bit Debian GNU/Linux 13 (trixie)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_uart_timing_summary_routed.rpt -pb top_uart_timing_summary_routed.pb -rpx top_uart_timing_summary_routed.rpx -warn_on_violation
| Design       : top_uart
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (77)
5. checking no_input_delay (10)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (77)
-------------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   78          inf        0.000                      0                   78           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/tx_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            serial_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.898ns  (logic 3.974ns (50.316%)  route 3.924ns (49.684%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDSE                         0.000     0.000 r  uart_tx/tx_reg/C
    SLICE_X0Y10          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  uart_tx/tx_reg/Q
                         net (fo=1, routed)           3.924     4.380    serial_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.898 r  serial_tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.898    serial_tx
    A18                                                               r  serial_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.174ns  (logic 1.704ns (23.753%)  route 5.470ns (76.247%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=4, routed)           4.501     5.958    uart_tx/enable_IBUF
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.124     6.082 r  uart_tx/shift_reg[8]_i_1/O
                         net (fo=10, routed)          0.969     7.050    uart_tx/shift_reg[8]_i_1_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I2_O)        0.124     7.174 r  uart_tx/shift_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.174    uart_tx/shift_reg[9]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  uart_tx/shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 1.580ns (24.589%)  route 4.846ns (75.411%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=4, routed)           4.501     5.958    uart_tx/enable_IBUF
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.124     6.082 r  uart_tx/shift_reg[8]_i_1/O
                         net (fo=10, routed)          0.345     6.426    uart_tx/shift_reg[8]_i_1_n_0
    SLICE_X0Y9           FDSE                                         r  uart_tx/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 1.580ns (24.589%)  route 4.846ns (75.411%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=4, routed)           4.501     5.958    uart_tx/enable_IBUF
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.124     6.082 r  uart_tx/shift_reg[8]_i_1/O
                         net (fo=10, routed)          0.345     6.426    uart_tx/shift_reg[8]_i_1_n_0
    SLICE_X0Y9           FDSE                                         r  uart_tx/shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 1.580ns (24.589%)  route 4.846ns (75.411%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=4, routed)           4.501     5.958    uart_tx/enable_IBUF
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.124     6.082 r  uart_tx/shift_reg[8]_i_1/O
                         net (fo=10, routed)          0.345     6.426    uart_tx/shift_reg[8]_i_1_n_0
    SLICE_X0Y9           FDSE                                         r  uart_tx/shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 1.580ns (24.589%)  route 4.846ns (75.411%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=4, routed)           4.501     5.958    uart_tx/enable_IBUF
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.124     6.082 r  uart_tx/shift_reg[8]_i_1/O
                         net (fo=10, routed)          0.345     6.426    uart_tx/shift_reg[8]_i_1_n_0
    SLICE_X0Y9           FDSE                                         r  uart_tx/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 1.580ns (24.592%)  route 4.846ns (75.408%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=4, routed)           4.501     5.958    uart_tx/enable_IBUF
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.124     6.082 r  uart_tx/shift_reg[8]_i_1/O
                         net (fo=10, routed)          0.344     6.426    uart_tx/shift_reg[8]_i_1_n_0
    SLICE_X0Y8           FDSE                                         r  uart_tx/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 1.580ns (24.592%)  route 4.846ns (75.408%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=4, routed)           4.501     5.958    uart_tx/enable_IBUF
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.124     6.082 r  uart_tx/shift_reg[8]_i_1/O
                         net (fo=10, routed)          0.344     6.426    uart_tx/shift_reg[8]_i_1_n_0
    SLICE_X0Y8           FDSE                                         r  uart_tx/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 1.580ns (24.592%)  route 4.846ns (75.408%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=4, routed)           4.501     5.958    uart_tx/enable_IBUF
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.124     6.082 r  uart_tx/shift_reg[8]_i_1/O
                         net (fo=10, routed)          0.344     6.426    uart_tx/shift_reg[8]_i_1_n_0
    SLICE_X0Y8           FDSE                                         r  uart_tx/shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 1.580ns (24.592%)  route 4.846ns (75.408%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=4, routed)           4.501     5.958    uart_tx/enable_IBUF
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.124     6.082 r  uart_tx/shift_reg[8]_i_1/O
                         net (fo=10, routed)          0.344     6.426    uart_tx/shift_reg[8]_i_1_n_0
    SLICE_X0Y8           FDSE                                         r  uart_tx/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx/shift_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.189ns (63.643%)  route 0.108ns (36.357%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  uart_tx/shift_reg_reg[9]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx/shift_reg_reg[9]/Q
                         net (fo=2, routed)           0.108     0.249    uart_tx/shift_reg_reg_n_0_[9]
    SLICE_X0Y8           LUT4 (Prop_lut4_I1_O)        0.048     0.297 r  uart_tx/shift_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     0.297    uart_tx/shift_reg[8]_i_2_n_0
    SLICE_X0Y8           FDSE                                         r  uart_tx/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            uart_tx/shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.544%)  route 0.116ns (38.456%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDSE                         0.000     0.000 r  uart_tx/shift_reg_reg[5]/C
    SLICE_X0Y8           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  uart_tx/shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.116     0.257    uart_tx/shift_reg_reg_n_0_[5]
    SLICE_X0Y9           LUT4 (Prop_lut4_I1_O)        0.045     0.302 r  uart_tx/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.302    uart_tx/shift_reg[4]_i_1_n_0
    SLICE_X0Y9           FDSE                                         r  uart_tx/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx/counter_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.242%)  route 0.185ns (56.758%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  uart_tx/state_reg/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx/state_reg/Q
                         net (fo=30, routed)          0.185     0.326    uart_tx/state_reg_n_0
    SLICE_X3Y9           FDRE                                         r  uart_tx/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx/counter_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.242%)  route 0.185ns (56.758%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  uart_tx/state_reg/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx/state_reg/Q
                         net (fo=30, routed)          0.185     0.326    uart_tx/state_reg_n_0
    SLICE_X3Y9           FDRE                                         r  uart_tx/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx/shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.340%)  route 0.144ns (43.660%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  uart_tx/state_reg/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx/state_reg/Q
                         net (fo=30, routed)          0.144     0.285    uart_tx/state_reg_n_0
    SLICE_X0Y9           LUT4 (Prop_lut4_I2_O)        0.045     0.330 r  uart_tx/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.330    uart_tx/shift_reg[3]_i_1_n_0
    SLICE_X0Y9           FDSE                                         r  uart_tx/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            uart_tx/shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDSE                         0.000     0.000 r  uart_tx/shift_reg_reg[7]/C
    SLICE_X0Y8           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  uart_tx/shift_reg_reg[7]/Q
                         net (fo=1, routed)           0.164     0.305    uart_tx/shift_reg_reg_n_0_[7]
    SLICE_X0Y8           LUT4 (Prop_lut4_I1_O)        0.045     0.350 r  uart_tx/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.350    uart_tx/shift_reg[6]_i_1_n_0
    SLICE_X0Y8           FDSE                                         r  uart_tx/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx/shift_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  uart_tx/shift_reg_reg[9]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx/shift_reg_reg[9]/Q
                         net (fo=2, routed)           0.167     0.308    uart_tx/shift_reg_reg_n_0_[9]
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.045     0.353 r  uart_tx/shift_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.353    uart_tx/shift_reg[9]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  uart_tx/shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDSE)
  Destination:            uart_tx/shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.227ns (61.784%)  route 0.140ns (38.216%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDSE                         0.000     0.000 r  uart_tx/shift_reg_reg[8]/C
    SLICE_X0Y8           FDSE (Prop_fdse_C_Q)         0.128     0.128 r  uart_tx/shift_reg_reg[8]/Q
                         net (fo=1, routed)           0.140     0.268    uart_tx/shift_reg_reg_n_0_[8]
    SLICE_X0Y8           LUT4 (Prop_lut4_I1_O)        0.099     0.367 r  uart_tx/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.367    uart_tx/shift_reg[7]_i_1_n_0
    SLICE_X0Y8           FDSE                                         r  uart_tx/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            uart_tx/tx_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.141ns (38.295%)  route 0.227ns (61.705%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDSE                         0.000     0.000 r  uart_tx/shift_reg_reg[0]/C
    SLICE_X0Y8           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  uart_tx/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.227     0.368    uart_tx/shift_reg_reg_n_0_[0]
    SLICE_X0Y10          FDSE                                         r  uart_tx/tx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE                         0.000     0.000 r  uart_tx/counter_reg[3]/C
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    uart_tx/counter_reg[3]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  uart_tx/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.368    uart_tx/counter_reg[0]_i_2_n_4
    SLICE_X3Y6           FDRE                                         r  uart_tx/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





