Analysis & Elaboration report for RISC1
Sun Oct 23 20:59:53 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sun Oct 23 20:59:53 2016       ;
; Quartus Prime Version         ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                 ; RISC1                                       ;
; Top-level Entity Name         ; Comparator                                  ;
; Family                        ; MAX II                                      ;
+-------------------------------+---------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Comparator         ; RISC1              ;
; Family name                                                                ; MAX II             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sun Oct 23 20:59:38 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC1 -c RISC1 --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file Comparator.vhd
    Info (12022): Found design unit 1: Comparator-Behave File: /home/virtualgod/Altera/RISC1/Comparator.vhd Line: 12
    Info (12023): Found entity 1: Comparator File: /home/virtualgod/Altera/RISC1/Comparator.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file datapathComponents.vhd
    Info (12022): Found design unit 1: datapathComponents File: /home/virtualgod/Altera/RISC1/datapathComponents.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regFile.vhd
    Info (12022): Found design unit 1: regFile-Behave File: /home/virtualgod/Altera/RISC1/regFile.vhd Line: 16
    Info (12023): Found entity 1: regFile File: /home/virtualgod/Altera/RISC1/regFile.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dataRegister.vhd
    Info (12022): Found design unit 1: dataRegister-Behave File: /home/virtualgod/Altera/RISC1/dataRegister.vhd Line: 14
    Info (12023): Found entity 1: dataRegister File: /home/virtualgod/Altera/RISC1/dataRegister.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Behave File: /home/virtualgod/Altera/RISC1/alu.vhd Line: 16
    Info (12023): Found entity 1: alu File: /home/virtualgod/Altera/RISC1/alu.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-Behave File: /home/virtualgod/Altera/RISC1/memory.vhd Line: 15
    Info (12023): Found entity 1: memory File: /home/virtualgod/Altera/RISC1/memory.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file RISC1.vhd
    Info (12022): Found design unit 1: RISC1-Struct File: /home/virtualgod/Altera/RISC1/RISC1.vhd Line: 11
    Info (12023): Found entity 1: RISC1 File: /home/virtualgod/Altera/RISC1/RISC1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file PE.vhd
    Info (12022): Found design unit 1: PE-behave File: /home/virtualgod/Altera/RISC1/PE.vhd Line: 15
    Info (12023): Found entity 1: PE File: /home/virtualgod/Altera/RISC1/PE.vhd Line: 7
Info (12127): Elaborating entity "Comparator" for the top level hierarchy
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1471 megabytes
    Info: Processing ended: Sun Oct 23 20:59:53 2016
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:37


