digraph "plz work" {
	pc [label=PC]
	reg [label="Register File"]
	alu [label=ALU]
	dm [label="Data Memory"]
	br [label=Branch]
	imm [label="Imm Gen"]
	ctrl [label=Control]
	im [label="Instruction Memory"]
	reg -> alu
	alu -> dm
	reg -> br
	dm -> reg
	alu -> br
	imm -> pc
	ctrl -> br
	ctrl -> alu
	ctrl -> dm
	ctrl -> reg
	im -> reg
	im -> ctrl
	pc -> im
	im -> imm
	imm -> alu
	br -> pc
}
