{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../RV32.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1"
    },
    "design_tree": {
      "cpu_0": ""
    },
    "ports": {
      "clk": {
        "direction": "I"
      }
    },
    "components": {
      "cpu_0": {
        "vlnv": "xilinx.com:module_ref:cpu:1.0",
        "xci_name": "design_1_cpu_0_0",
        "xci_path": "ip\\design_1_cpu_0_0_1\\design_1_cpu_0_0.xci",
        "inst_hier_path": "cpu_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "cpu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          }
        }
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "cpu_0/clk"
        ]
      }
    }
  }
}