# CPU_EEA

A simple CPU in Verilog on **Computer Architecture Course** experiment, Electrical Engineering Department, Tsinghua University

- **Experiment Design**: 计算机工作原理_实验项目_任务书.pdf
- **Instruction Set**: Reduced MIPS
- **IDE**: Vivado
- **CPU_A**: CPU without self-designed instructions in Exp2
- **CPU_A1**: CPU with self-designed instructions in Exp2
- **CPU_B**: "CPU A" in Exp3, a CPU without peripheral
- **CPU_BB**: "CPU B" in Exp3, CPU with Nixie tubes
- **CPU_C**: "CPU C" in Exp3, CPU with Nixie tubes & keyboard