<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/saml21/include_b/component/supc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ae49d243095018e016cf1af9d42af9ba.html">saml21</a></li><li class="navelem"><a class="el" href="dir_77906d78eadec3b490d272609fc2ad07.html">include_b</a></li><li class="navelem"><a class="el" href="dir_375a7981bc807e88bf9ff3f6d1b7fd61.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">supc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component_2supc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _SAML21_SUPC_COMPONENT_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _SAML21_SUPC_COMPONENT_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga3cd2bfe83dabe45955c5b58a67d77965">   53</a></span>&#160;<span class="preprocessor">#define SUPC_U2117</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaea0564089f160af52b58fe11aea0a7e4">   54</a></span>&#160;<span class="preprocessor">#define REV_SUPC                    0x110</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* -------- SUPC_INTENCLR : (SUPC Offset: 0x00) (R/W 32) Interrupt Enable Clear -------- */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    uint32_t BOD33RDY:1;       </div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    uint32_t BOD33DET:1;       </div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    uint32_t B33SRDY:1;        </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    uint32_t BOD12RDY:1;       </div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    uint32_t BOD12DET:1;       </div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    uint32_t B12SRDY:1;        </div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    uint32_t :2;               </div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    uint32_t VREGRDY:1;        </div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    uint32_t APWSRDY:1;        </div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    uint32_t VCORERDY:1;       </div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    uint32_t :21;              </div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  } bit;                       </div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;} <a class="code" href="union_s_u_p_c___i_n_t_e_n_c_l_r___type.html">SUPC_INTENCLR_Type</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga862c0a414e75785fcadd029c283721b9">   76</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_OFFSET        0x00         </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gab643753c16be95790e1c97f36a2d00f2">   77</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_RESETVALUE    0x00000000ul </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga954d19abdcfd11670af385240501a3f9">   79</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BOD33RDY_Pos  0            </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga3b8d4b2d67e301bfafdc1654f2b2b4b1">   80</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BOD33RDY      (0x1ul &lt;&lt; SUPC_INTENCLR_BOD33RDY_Pos)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga4d834c9e64f232b72df54e3c57a1e856">   81</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BOD33DET_Pos  1            </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga2815d22f9e264a700d2cd9788beec488">   82</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BOD33DET      (0x1ul &lt;&lt; SUPC_INTENCLR_BOD33DET_Pos)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gafd5b33166fc69676fd0792359ee79f79">   83</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_B33SRDY_Pos   2            </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaccd875af2e17b06e61a90c0d2d27118d">   84</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_B33SRDY       (0x1ul &lt;&lt; SUPC_INTENCLR_B33SRDY_Pos)</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gafdd8d0d73442f24a81692e630668ecdc">   85</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BOD12RDY_Pos  3            </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gadc46112e0544eb11d39bf8caabade9cd">   86</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BOD12RDY      (0x1ul &lt;&lt; SUPC_INTENCLR_BOD12RDY_Pos)</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga77f6447f3e70312a3fcd23babeac4b75">   87</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BOD12DET_Pos  4            </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga249e406be5bf2b88b8a24d4db50f043b">   88</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BOD12DET      (0x1ul &lt;&lt; SUPC_INTENCLR_BOD12DET_Pos)</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaf4188c7ffa3555f3edeb64aede09ef94">   89</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_B12SRDY_Pos   5            </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga262b336664f7c240af88ef59753c32f5">   90</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_B12SRDY       (0x1ul &lt;&lt; SUPC_INTENCLR_B12SRDY_Pos)</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gacd94ac4558ec49e0fff41f22ae82d121">   91</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_VREGRDY_Pos   8            </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga72e7479dfd0b00ff145739a39daf0b2c">   92</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_VREGRDY       (0x1ul &lt;&lt; SUPC_INTENCLR_VREGRDY_Pos)</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga8602fbf7b2bd0b2c50b5fb1c67564c95">   93</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_APWSRDY_Pos   9            </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaed97378db0343beb4d98f37d29ff8114">   94</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_APWSRDY       (0x1ul &lt;&lt; SUPC_INTENCLR_APWSRDY_Pos)</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga8c8604b4d2609d6b82ea0a6b230cc09a">   95</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_VCORERDY_Pos  10           </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga370f2074aa3fe3f4529cf5bbc83711b2">   96</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_VCORERDY      (0x1ul &lt;&lt; SUPC_INTENCLR_VCORERDY_Pos)</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga06458e4ed63f79761f95064da8896f5b">   97</a></span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_MASK          0x0000073Ful </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SUPC_INTENSET : (SUPC Offset: 0x04) (R/W 32) Interrupt Enable Set -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    uint32_t BOD33RDY:1;       </div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    uint32_t BOD33DET:1;       </div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    uint32_t B33SRDY:1;        </div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    uint32_t BOD12RDY:1;       </div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    uint32_t BOD12DET:1;       </div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    uint32_t B12SRDY:1;        </div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    uint32_t :2;               </div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    uint32_t VREGRDY:1;        </div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    uint32_t APWSRDY:1;        </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    uint32_t VCORERDY:1;       </div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    uint32_t :21;              </div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  } bit;                       </div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;} <a class="code" href="union_s_u_p_c___i_n_t_e_n_s_e_t___type.html">SUPC_INTENSET_Type</a>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gac6edb7e9d646fce1d152b001eb7c3498">  119</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_OFFSET        0x04         </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gade21ffefb957ba393b2251437347bd30">  120</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_RESETVALUE    0x00000000ul </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gac69cfc3d29da8df911624bea5c6ab276">  122</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BOD33RDY_Pos  0            </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga1d2bc4dfde491e5a98c28a08dc4f8ec0">  123</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BOD33RDY      (0x1ul &lt;&lt; SUPC_INTENSET_BOD33RDY_Pos)</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga6217695225807518cf2378fae92dcf6d">  124</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BOD33DET_Pos  1            </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga11c1660310dc76a7f0139f670d0645c5">  125</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BOD33DET      (0x1ul &lt;&lt; SUPC_INTENSET_BOD33DET_Pos)</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaab709d13b11235927bc34d9b00ad23b9">  126</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_B33SRDY_Pos   2            </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga4cba093130f6444af129216443472c8e">  127</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_B33SRDY       (0x1ul &lt;&lt; SUPC_INTENSET_B33SRDY_Pos)</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaf282bd37f283653a81fd69cb8a7146c1">  128</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BOD12RDY_Pos  3            </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga8bee1966e7c8582fa0322bca4935079d">  129</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BOD12RDY      (0x1ul &lt;&lt; SUPC_INTENSET_BOD12RDY_Pos)</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga3af0c55be8862fb88a04d01ca916fd91">  130</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BOD12DET_Pos  4            </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaacb59e5af4641fef54f7fea676af0409">  131</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BOD12DET      (0x1ul &lt;&lt; SUPC_INTENSET_BOD12DET_Pos)</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaaf942b8883bfa8854c08d43f1df829b9">  132</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_B12SRDY_Pos   5            </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gac16a0e9ffb2f08a88797214b09bfa63d">  133</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_B12SRDY       (0x1ul &lt;&lt; SUPC_INTENSET_B12SRDY_Pos)</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga00dc8c27e11d3e23195aeb5ad0fe2ec5">  134</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_VREGRDY_Pos   8            </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaa98a8f5d4305943d118c13b42e236f16">  135</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_VREGRDY       (0x1ul &lt;&lt; SUPC_INTENSET_VREGRDY_Pos)</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga6fe71b4d97ff35b3712a9b747f32faf6">  136</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_APWSRDY_Pos   9            </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga701d47b82dbdac90c05698ff2582b480">  137</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_APWSRDY       (0x1ul &lt;&lt; SUPC_INTENSET_APWSRDY_Pos)</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga5bf08743cfe61bf1be9c16ef7fa1f0d8">  138</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_VCORERDY_Pos  10           </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaedf44a5f4faf98c30b2301a0485546f0">  139</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_VCORERDY      (0x1ul &lt;&lt; SUPC_INTENSET_VCORERDY_Pos)</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gac930c399ced8d8461880977b8a0c9ae7">  140</a></span>&#160;<span class="preprocessor">#define SUPC_INTENSET_MASK          0x0000073Ful </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SUPC_INTFLAG : (SUPC Offset: 0x08) (R/W 32) Interrupt Flag Status and Clear -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t BOD33RDY:1;       </div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t BOD33DET:1;       </div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t B33SRDY:1;        </div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t BOD12RDY:1;       </div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t BOD12DET:1;       </div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t B12SRDY:1;        </div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t :2;               </div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t VREGRDY:1;        </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t APWSRDY:1;        </div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t VCORERDY:1;       </div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t :21;              </div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  } bit;                       </div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;} <a class="code" href="union_s_u_p_c___i_n_t_f_l_a_g___type.html">SUPC_INTFLAG_Type</a>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga4a1936e3961dcf8381f7aefdc7c731e6">  162</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_OFFSET         0x08         </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga60a6836752746b29b54cdc022db491d7">  163</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_RESETVALUE     0x00000000ul </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaf80966801c44d7af52664d4a6f42cb3d">  165</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BOD33RDY_Pos   0            </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga7cf2f913df94b7cf9c193503922bf268">  166</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BOD33RDY       (0x1ul &lt;&lt; SUPC_INTFLAG_BOD33RDY_Pos)</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gad6a0ea7c9faa1134b7acb761f8ce7f70">  167</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BOD33DET_Pos   1            </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga2d25686a47446eb2335de6b412d02222">  168</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BOD33DET       (0x1ul &lt;&lt; SUPC_INTFLAG_BOD33DET_Pos)</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga9ba8d2269aee5eaf5767eafc21a25a45">  169</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_B33SRDY_Pos    2            </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga511f8d67374736e9ec3593da5d715825">  170</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_B33SRDY        (0x1ul &lt;&lt; SUPC_INTFLAG_B33SRDY_Pos)</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga4eaf0166f7b6d5e50f7675fd2ebcd57d">  171</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BOD12RDY_Pos   3            </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga4578d7d2c3f2f37ef7fb26e354ccedeb">  172</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BOD12RDY       (0x1ul &lt;&lt; SUPC_INTFLAG_BOD12RDY_Pos)</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gadd6560b41000edae603f06ebfba9b21d">  173</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BOD12DET_Pos   4            </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaa34249bb21b0b2dbee9d1d85e265d84e">  174</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BOD12DET       (0x1ul &lt;&lt; SUPC_INTFLAG_BOD12DET_Pos)</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga34c8396b4c5d65a45964959329989efa">  175</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_B12SRDY_Pos    5            </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga8715717fc6314f83aa010e82b1d721fc">  176</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_B12SRDY        (0x1ul &lt;&lt; SUPC_INTFLAG_B12SRDY_Pos)</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga21172349ab663fd4936c424e182852c4">  177</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_VREGRDY_Pos    8            </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gabff73db59e317d2d7df11152b80643a0">  178</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_VREGRDY        (0x1ul &lt;&lt; SUPC_INTFLAG_VREGRDY_Pos)</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaa97971284f80872de0cabd760362b895">  179</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_APWSRDY_Pos    9            </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga3ef338373c2586c904fb89a880980c68">  180</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_APWSRDY        (0x1ul &lt;&lt; SUPC_INTFLAG_APWSRDY_Pos)</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaaeba608dacc3c599875844b88ba14df5">  181</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_VCORERDY_Pos   10           </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaea99bb490d53060e92d7e2d3301a03ff">  182</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_VCORERDY       (0x1ul &lt;&lt; SUPC_INTFLAG_VCORERDY_Pos)</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga051957abcc7254347a25132c1e090521">  183</a></span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_MASK           0x0000073Ful </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SUPC_STATUS : (SUPC Offset: 0x0C) (R/  32) Power and Clocks Status -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    uint32_t BOD33RDY:1;       </div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    uint32_t BOD33DET:1;       </div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    uint32_t B33SRDY:1;        </div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    uint32_t BOD12RDY:1;       </div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    uint32_t BOD12DET:1;       </div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    uint32_t B12SRDY:1;        </div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    uint32_t :2;               </div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    uint32_t VREGRDY:1;        </div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    uint32_t APWSRDY:1;        </div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    uint32_t VCORERDY:1;       </div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    uint32_t BBPS:1;           </div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    uint32_t :20;              </div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  } bit;                       </div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;} <a class="code" href="union_s_u_p_c___s_t_a_t_u_s___type.html">SUPC_STATUS_Type</a>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga4617aca8bde40b6eb9b020c5e70e6d60">  206</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_OFFSET          0x0C         </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga765bc7bc8c1ca7e33adb522877a83b47">  207</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_RESETVALUE      0x00000000ul </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaf28b8cca5834986d6ad4d40e0dbc65ea">  209</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_BOD33RDY_Pos    0            </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaac8eebe54b0d54fc3f749aedb8c20523">  210</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_BOD33RDY        (0x1ul &lt;&lt; SUPC_STATUS_BOD33RDY_Pos)</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga714440cf06994c73315b516b72c45fd3">  211</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_BOD33DET_Pos    1            </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga567f8f04ec2fbd46c024e22798d7d0f2">  212</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_BOD33DET        (0x1ul &lt;&lt; SUPC_STATUS_BOD33DET_Pos)</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga02dfae77377b222f7184a37406bd3ed9">  213</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_B33SRDY_Pos     2            </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gacdb92ad3d9283b941b94829bf088c039">  214</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_B33SRDY         (0x1ul &lt;&lt; SUPC_STATUS_B33SRDY_Pos)</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga43a7d8e5fb0cf300f41160b612f02387">  215</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_BOD12RDY_Pos    3            </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga1d07a5500c5c62f9597d7cecea780e7d">  216</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_BOD12RDY        (0x1ul &lt;&lt; SUPC_STATUS_BOD12RDY_Pos)</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaf2bf651e08025ca7246aea7e76e76a80">  217</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_BOD12DET_Pos    4            </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga89a4526fde8ced4cc93a047e176b6e21">  218</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_BOD12DET        (0x1ul &lt;&lt; SUPC_STATUS_BOD12DET_Pos)</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gac3eabcbd2a183a2f7c170ad9b04ace0c">  219</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_B12SRDY_Pos     5            </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaae3792e7ca953b6166454de7b2d76ff2">  220</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_B12SRDY         (0x1ul &lt;&lt; SUPC_STATUS_B12SRDY_Pos)</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga450b4ee943dc677770fc3b4553280839">  221</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_VREGRDY_Pos     8            </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga4e94d2591081ee6401f74650537b4e96">  222</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_VREGRDY         (0x1ul &lt;&lt; SUPC_STATUS_VREGRDY_Pos)</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga58fd6ff682c64679985a23829c79fe0b">  223</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_APWSRDY_Pos     9            </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga1769ebf26985b65641731d57f6553f51">  224</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_APWSRDY         (0x1ul &lt;&lt; SUPC_STATUS_APWSRDY_Pos)</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga9e2da182cb656e1be25d3f719b006cd4">  225</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_VCORERDY_Pos    10           </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gae9c94fb0928c147d9c049d23bcee4b41">  226</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_VCORERDY        (0x1ul &lt;&lt; SUPC_STATUS_VCORERDY_Pos)</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga0717debf46ca233c8f7be9dd45a0eb80">  227</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_BBPS_Pos        11           </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gab1f1bc2f9aefb41b06f4c0709b557627">  228</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_BBPS            (0x1ul &lt;&lt; SUPC_STATUS_BBPS_Pos)</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gacaccc4b9e1b787f7d567610ed042bb68">  229</a></span>&#160;<span class="preprocessor">#define SUPC_STATUS_MASK            0x00000F3Ful </span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SUPC_BOD33 : (SUPC Offset: 0x10) (R/W 32) BOD33 Control -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    uint32_t <a class="code" href="group__cpu__specific___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>:1;         </div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    uint32_t HYST:1;           </div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    uint32_t ACTION:2;         </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    uint32_t STDBYCFG:1;       </div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    uint32_t RUNSTDBY:1;       </div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    uint32_t RUNBKUP:1;        </div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    uint32_t ACTCFG:1;         </div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    uint32_t VMON:1;           </div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    uint32_t PSEL:4;           </div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    uint32_t LEVEL:6;          </div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    uint32_t :2;               </div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    uint32_t BKUPLEVEL:6;      </div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    uint32_t :2;               </div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  } bit;                       </div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;} <a class="code" href="union_s_u_p_c___b_o_d33___type.html">SUPC_BOD33_Type</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga49a799aaafe952446af4eae5679e0444">  256</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_OFFSET           0x10         </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaba0a023335662f4a3c7efedb5439c0cd">  257</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_RESETVALUE       0x00000000ul </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga6c2cdcd3f5977215335972b1df0c0f09">  259</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_ENABLE_Pos       1            </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga27e30203e4099f621d7f8b934d18a50b">  260</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_ENABLE           (0x1ul &lt;&lt; SUPC_BOD33_ENABLE_Pos)</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga40994235f4a9f35dbb33c7ff867f432f">  261</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_HYST_Pos         2            </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaa77fb37e84c5d7e749a76650ee002c9f">  262</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_HYST             (0x1ul &lt;&lt; SUPC_BOD33_HYST_Pos)</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga8e1dbd232c21c8618d6ee2ea49c093ad">  263</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_ACTION_Pos       3            </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga44ce373b3a66b6d4afd392e75d4d8650">  264</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_ACTION_Msk       (0x3ul &lt;&lt; SUPC_BOD33_ACTION_Pos)</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga8d669801950011ea112f5990a13afe1f">  265</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_ACTION(value)    (SUPC_BOD33_ACTION_Msk &amp; ((value) &lt;&lt; SUPC_BOD33_ACTION_Pos))</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gafc3d193080f968fdcb16a5f927097593">  266</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_ACTION_NONE_Val      0x0ul  </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gab8c0721cf662d300e2a5acb1d517a1d4">  267</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_ACTION_RESET_Val     0x1ul  </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga233a44ba6e1e663e692832cf2bb74afe">  268</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_ACTION_INT_Val       0x2ul  </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga154a98779bef7cb80f43330e6d981d1a">  269</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_ACTION_BKUP_Val      0x3ul  </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga0e22ab7c5552aaadf0059be505ed5f35">  270</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_ACTION_NONE      (SUPC_BOD33_ACTION_NONE_Val    &lt;&lt; SUPC_BOD33_ACTION_Pos)</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga1b2dc8e7ed96216dc1d17d776b67f377">  271</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_ACTION_RESET     (SUPC_BOD33_ACTION_RESET_Val   &lt;&lt; SUPC_BOD33_ACTION_Pos)</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga9f48e763543d9afd1d38e110681ff4b9">  272</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_ACTION_INT       (SUPC_BOD33_ACTION_INT_Val     &lt;&lt; SUPC_BOD33_ACTION_Pos)</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaa015886bf61e5cf5a82621ec55436124">  273</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_ACTION_BKUP      (SUPC_BOD33_ACTION_BKUP_Val    &lt;&lt; SUPC_BOD33_ACTION_Pos)</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga4a8dff4a124b3db4f0fc4d1278ed6359">  274</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_STDBYCFG_Pos     5            </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaec0339fce1e4f251d81fd8890baea187">  275</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_STDBYCFG         (0x1ul &lt;&lt; SUPC_BOD33_STDBYCFG_Pos)</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga01cbe9b7d7833fa8ca247b4527ecbde8">  276</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_RUNSTDBY_Pos     6            </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaa399f45530f8144e9196784e3625de89">  277</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_RUNSTDBY         (0x1ul &lt;&lt; SUPC_BOD33_RUNSTDBY_Pos)</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga53db2caae11323b5b339d18acc5c9148">  278</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_RUNBKUP_Pos      7            </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gabec58488eb085062b9cc57f56d3c1718">  279</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_RUNBKUP          (0x1ul &lt;&lt; SUPC_BOD33_RUNBKUP_Pos)</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga4446ef3a635c432c43b1858f97074c18">  280</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_ACTCFG_Pos       8            </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gab9ebf3ebb64ee7c801957e7739fdee8c">  281</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_ACTCFG           (0x1ul &lt;&lt; SUPC_BOD33_ACTCFG_Pos)</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaf180588065015eb76320101640dd44c8">  282</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_VMON_Pos         10           </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaaa7fef832064e43807c847d19ae86ca4">  283</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_VMON             (0x1ul &lt;&lt; SUPC_BOD33_VMON_Pos)</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga749aed0ecd13c1a62c80e107cfe7e31f">  284</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_Pos         12           </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga85b0ac36adc71b04e51d744a805bc082">  285</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_Msk         (0xFul &lt;&lt; SUPC_BOD33_PSEL_Pos)</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga511239a65316a3f195a9dc419e9eff3d">  286</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL(value)      (SUPC_BOD33_PSEL_Msk &amp; ((value) &lt;&lt; SUPC_BOD33_PSEL_Pos))</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga1985ff1cb7429062883c438da0448c04">  287</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_PSEL_DIV2_Val        0x0ul  </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga296753b7af0e528a1e3cb2bb50795d3b">  288</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_PSEL_DIV4_Val        0x1ul  </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gae1a6fa310bec936ae5cdc61ad935ba08">  289</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_PSEL_DIV8_Val        0x2ul  </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gad3b22142b28b58c363efc9305f4116e5">  290</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_PSEL_DIV16_Val       0x3ul  </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gae457def5029205484b89fc8f2f00f2dd">  291</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_PSEL_DIV32_Val       0x4ul  </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaf0abecaf750f836e619ff4b5b8d3ea25">  292</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_PSEL_DIV64_Val       0x5ul  </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gad1c45a9c7423dd4967f6e0f68ee33383">  293</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_PSEL_DIV128_Val      0x6ul  </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga446e919241877b5edb121c7cd614ba1a">  294</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_PSEL_DIV256_Val      0x7ul  </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga2230cd2fc2c3877a170c738dc57b3bab">  295</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_PSEL_DIV512_Val      0x8ul  </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaa0f2c18f38e2ffcf4955812914e61e46">  296</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_PSEL_DIV1024_Val     0x9ul  </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga55e406301f6fd1b9abe16e95e351144d">  297</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_PSEL_DIV2048_Val     0xAul  </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gadfeaf2b4786ae11fd3abf39d094b2b3e">  298</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_PSEL_DIV4096_Val     0xBul  </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gad607b6a115fde5b6a6a24d6a448e9173">  299</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_PSEL_DIV8192_Val     0xCul  </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gab6f5f059bffd60fb9f4798a4c356d61f">  300</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_PSEL_DIV16384_Val    0xDul  </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga779c601dbb7b47718a6d701958f823ff">  301</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_PSEL_DIV32768_Val    0xEul  </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaa28f950cc527b402bcd9e110ec4aa4b4">  302</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD33_PSEL_DIV65536_Val    0xFul  </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gafd8dc7f9fb229f339db35ee334c82f98">  303</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_DIV2        (SUPC_BOD33_PSEL_DIV2_Val      &lt;&lt; SUPC_BOD33_PSEL_Pos)</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gae34be40c9d69facaad1e2270f5887475">  304</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_DIV4        (SUPC_BOD33_PSEL_DIV4_Val      &lt;&lt; SUPC_BOD33_PSEL_Pos)</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga10a35f1eb4e4137220b5c563d79e5fcc">  305</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_DIV8        (SUPC_BOD33_PSEL_DIV8_Val      &lt;&lt; SUPC_BOD33_PSEL_Pos)</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gad00dadea2137165a86353d696b3bd3ed">  306</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_DIV16       (SUPC_BOD33_PSEL_DIV16_Val     &lt;&lt; SUPC_BOD33_PSEL_Pos)</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga2e5eb372f23ced040b0965f6f196757b">  307</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_DIV32       (SUPC_BOD33_PSEL_DIV32_Val     &lt;&lt; SUPC_BOD33_PSEL_Pos)</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga1cec91d5977083e9635879f97faab270">  308</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_DIV64       (SUPC_BOD33_PSEL_DIV64_Val     &lt;&lt; SUPC_BOD33_PSEL_Pos)</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga1e71a02a954d79a928f0432b5e8262b3">  309</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_DIV128      (SUPC_BOD33_PSEL_DIV128_Val    &lt;&lt; SUPC_BOD33_PSEL_Pos)</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga8018833b1b3907322335931cb5e795c5">  310</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_DIV256      (SUPC_BOD33_PSEL_DIV256_Val    &lt;&lt; SUPC_BOD33_PSEL_Pos)</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga194bb6e9bce09ab9415a5d267780394b">  311</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_DIV512      (SUPC_BOD33_PSEL_DIV512_Val    &lt;&lt; SUPC_BOD33_PSEL_Pos)</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga1e0462c75682ab41a4b77e5f3bd5a01b">  312</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_DIV1024     (SUPC_BOD33_PSEL_DIV1024_Val   &lt;&lt; SUPC_BOD33_PSEL_Pos)</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gac07f2205b75ee6cbd9ac8578bf956e2b">  313</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_DIV2048     (SUPC_BOD33_PSEL_DIV2048_Val   &lt;&lt; SUPC_BOD33_PSEL_Pos)</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gacf9a1d6a82e221648b99ffab01f8dcae">  314</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_DIV4096     (SUPC_BOD33_PSEL_DIV4096_Val   &lt;&lt; SUPC_BOD33_PSEL_Pos)</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga6a780865aaa40d206723613fd769d3b7">  315</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_DIV8192     (SUPC_BOD33_PSEL_DIV8192_Val   &lt;&lt; SUPC_BOD33_PSEL_Pos)</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga6a211857de8a83407812a0275fa420a1">  316</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_DIV16384    (SUPC_BOD33_PSEL_DIV16384_Val  &lt;&lt; SUPC_BOD33_PSEL_Pos)</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga1b9ff1701dd91df1ba620b23e7887c23">  317</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_DIV32768    (SUPC_BOD33_PSEL_DIV32768_Val  &lt;&lt; SUPC_BOD33_PSEL_Pos)</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gabd8b00da6cd6d1ae8e00bc68f2bbf500">  318</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_PSEL_DIV65536    (SUPC_BOD33_PSEL_DIV65536_Val  &lt;&lt; SUPC_BOD33_PSEL_Pos)</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gab4d56f6b465db566d13204d5b244d876">  319</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_LEVEL_Pos        16           </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gacf458f8beff11d1265c428cac97c2178">  320</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_LEVEL_Msk        (0x3Ful &lt;&lt; SUPC_BOD33_LEVEL_Pos)</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gab428ef2d5921d49846398192ed460259">  321</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_LEVEL(value)     (SUPC_BOD33_LEVEL_Msk &amp; ((value) &lt;&lt; SUPC_BOD33_LEVEL_Pos))</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gacf6c451ffa020ae14831831758b1c2b6">  322</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_BKUPLEVEL_Pos    24           </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga9c26cfadc0bb0925fc43840c370ab297">  323</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_BKUPLEVEL_Msk    (0x3Ful &lt;&lt; SUPC_BOD33_BKUPLEVEL_Pos)</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gabc9e153cbd3c12fbb3ace8dc590d1b57">  324</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_BKUPLEVEL(value) (SUPC_BOD33_BKUPLEVEL_Msk &amp; ((value) &lt;&lt; SUPC_BOD33_BKUPLEVEL_Pos))</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga59d9a345100060d6d76bf0d682b16a6f">  325</a></span>&#160;<span class="preprocessor">#define SUPC_BOD33_MASK             0x3F3FF5FEul </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SUPC_BOD12 : (SUPC Offset: 0x14) (R/W 32) BOD12 Control -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    uint32_t <a class="code" href="group__cpu__specific___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>:1;         </div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    uint32_t HYST:1;           </div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    uint32_t ACTION:2;         </div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    uint32_t STDBYCFG:1;       </div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    uint32_t RUNSTDBY:1;       </div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    uint32_t ACTCFG:1;         </div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    uint32_t :3;               </div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    uint32_t PSEL:4;           </div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    uint32_t LEVEL:6;          </div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    uint32_t :10;              </div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  } bit;                       </div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;} <a class="code" href="union_s_u_p_c___b_o_d12___type.html">SUPC_BOD12_Type</a>;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga7bcdcd4c443f28e82b10f16df46f4058">  348</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_OFFSET           0x14         </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gad9a32d70829e06dcbe33db4bf7f0a93e">  349</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_RESETVALUE       0x00000000ul </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga01ff5ba487c59aff27e3c98506a8bcad">  351</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_ENABLE_Pos       1            </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga4408f27231d844aae8c0785b676d306d">  352</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_ENABLE           (0x1ul &lt;&lt; SUPC_BOD12_ENABLE_Pos)</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga8098c9f1c2d1dfaac729f3ea8c02953f">  353</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_HYST_Pos         2            </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga696ff0da867f88c630f64762dbfd1606">  354</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_HYST             (0x1ul &lt;&lt; SUPC_BOD12_HYST_Pos)</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gad1ccda9df0fab2362d28ce68c0d82edc">  355</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_ACTION_Pos       3            </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga299f7e56264b54677eda4fb3f81dbe19">  356</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_ACTION_Msk       (0x3ul &lt;&lt; SUPC_BOD12_ACTION_Pos)</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga4129d646a8924bed3685e75909b5c0b0">  357</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_ACTION(value)    (SUPC_BOD12_ACTION_Msk &amp; ((value) &lt;&lt; SUPC_BOD12_ACTION_Pos))</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga5e7845e1cb412b9f866e8ebca998649d">  358</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_ACTION_NONE_Val      0x0ul  </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga14d7caf275fd219978d42d55ab27a522">  359</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_ACTION_RESET_Val     0x1ul  </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga68fbf7cf5437835c0ce40da130a24091">  360</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_ACTION_INT_Val       0x2ul  </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga6292981f0a2625209a5cf8498781944e">  361</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_ACTION_NONE      (SUPC_BOD12_ACTION_NONE_Val    &lt;&lt; SUPC_BOD12_ACTION_Pos)</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gae9182de06d29c1698b7f1df7f066ebd0">  362</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_ACTION_RESET     (SUPC_BOD12_ACTION_RESET_Val   &lt;&lt; SUPC_BOD12_ACTION_Pos)</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaf381210241473b58ce6939d9a4bf144a">  363</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_ACTION_INT       (SUPC_BOD12_ACTION_INT_Val     &lt;&lt; SUPC_BOD12_ACTION_Pos)</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga10a4c347fc3f05a9ecf2cbabc1a2b7f1">  364</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_STDBYCFG_Pos     5            </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaf23bb4fb085801d1793005402edd574d">  365</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_STDBYCFG         (0x1ul &lt;&lt; SUPC_BOD12_STDBYCFG_Pos)</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga7be90252c23fbebe809e130b000a5ac9">  366</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_RUNSTDBY_Pos     6            </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga425f8c5806efaf9d50ed28c6862156f4">  367</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_RUNSTDBY         (0x1ul &lt;&lt; SUPC_BOD12_RUNSTDBY_Pos)</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gadfa134ee78af92135eaa6e998894a713">  368</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_ACTCFG_Pos       8            </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga24257b3b7be04fbf8cea707bf7418cc3">  369</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_ACTCFG           (0x1ul &lt;&lt; SUPC_BOD12_ACTCFG_Pos)</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga43d50cdce3fb9ed37bfc9007dccac0d2">  370</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_Pos         12           </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga133fccd4f696451b78fcaf2287555f59">  371</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_Msk         (0xFul &lt;&lt; SUPC_BOD12_PSEL_Pos)</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gae34363898e427366616fc7a4c9e48da2">  372</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL(value)      (SUPC_BOD12_PSEL_Msk &amp; ((value) &lt;&lt; SUPC_BOD12_PSEL_Pos))</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga08fa9ddbf10c1f608ad9c7515f30977f">  373</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_PSEL_DIV2_Val        0x0ul  </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga31a86999e9c11882c01b45e0692dc897">  374</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_PSEL_DIV4_Val        0x1ul  </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaa5d5f4d26bee994b999d908ba80675d7">  375</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_PSEL_DIV8_Val        0x2ul  </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga0cc0b86ee2a7ef69953aa08d7160c381">  376</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_PSEL_DIV16_Val       0x3ul  </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga0e1d6f1e15a1a72a8410f137af2b3bfe">  377</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_PSEL_DIV32_Val       0x4ul  </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gab257b93379a8513e52704da200df7d37">  378</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_PSEL_DIV64_Val       0x5ul  </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaf069f29a7ff5c52ad68726c11adb77ab">  379</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_PSEL_DIV128_Val      0x6ul  </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga06571dce79ef340d25d2f7025b605353">  380</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_PSEL_DIV256_Val      0x7ul  </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gadb7725fedb7613a361fae4329158564d">  381</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_PSEL_DIV512_Val      0x8ul  </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga7f60f5e2aa0cfd9da64dc363f052109e">  382</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_PSEL_DIV1024_Val     0x9ul  </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gacb7e3fd6a7cec31f37fe6e15c4bccad6">  383</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_PSEL_DIV2048_Val     0xAul  </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga95bb22e3951ddd6c60341e886564498d">  384</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_PSEL_DIV4096_Val     0xBul  </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gae1438499c916fa315ae4f052037816c0">  385</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_PSEL_DIV8192_Val     0xCul  </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gabebe1d1c5049dd5ccb17409ee23f3230">  386</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_PSEL_DIV16384_Val    0xDul  </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga38dccf3e9461788a2c3387858c502de4">  387</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_PSEL_DIV32768_Val    0xEul  </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga51e557537f1fed24f892ba21371cb8bc">  388</a></span>&#160;<span class="preprocessor">#define   SUPC_BOD12_PSEL_DIV65536_Val    0xFul  </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga4f0f4e4fde0ed266c7548b08b4fb3091">  389</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_DIV2        (SUPC_BOD12_PSEL_DIV2_Val      &lt;&lt; SUPC_BOD12_PSEL_Pos)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga78cda970289571ac4d1f1d6e76917000">  390</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_DIV4        (SUPC_BOD12_PSEL_DIV4_Val      &lt;&lt; SUPC_BOD12_PSEL_Pos)</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga88c755da9460fd7601ed5ee253de8539">  391</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_DIV8        (SUPC_BOD12_PSEL_DIV8_Val      &lt;&lt; SUPC_BOD12_PSEL_Pos)</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gac66a179fb6396d111cb14684b5334611">  392</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_DIV16       (SUPC_BOD12_PSEL_DIV16_Val     &lt;&lt; SUPC_BOD12_PSEL_Pos)</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gae5dd8ff7230077caac88492144710d56">  393</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_DIV32       (SUPC_BOD12_PSEL_DIV32_Val     &lt;&lt; SUPC_BOD12_PSEL_Pos)</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga9aaf5833f80bb18d727670a33603b691">  394</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_DIV64       (SUPC_BOD12_PSEL_DIV64_Val     &lt;&lt; SUPC_BOD12_PSEL_Pos)</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga46fff1a1e9a13130a6791c9faf77b37e">  395</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_DIV128      (SUPC_BOD12_PSEL_DIV128_Val    &lt;&lt; SUPC_BOD12_PSEL_Pos)</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga32768ba603f86c8822606c8503413bff">  396</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_DIV256      (SUPC_BOD12_PSEL_DIV256_Val    &lt;&lt; SUPC_BOD12_PSEL_Pos)</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga88be3d96519a5725adc6c17ac315ef63">  397</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_DIV512      (SUPC_BOD12_PSEL_DIV512_Val    &lt;&lt; SUPC_BOD12_PSEL_Pos)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gac05d3cd937d881570f82d99da74c5850">  398</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_DIV1024     (SUPC_BOD12_PSEL_DIV1024_Val   &lt;&lt; SUPC_BOD12_PSEL_Pos)</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaa4e0dad6975d2f6e818bc360fd880166">  399</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_DIV2048     (SUPC_BOD12_PSEL_DIV2048_Val   &lt;&lt; SUPC_BOD12_PSEL_Pos)</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gac6d17779b6885511693237e47a0d0200">  400</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_DIV4096     (SUPC_BOD12_PSEL_DIV4096_Val   &lt;&lt; SUPC_BOD12_PSEL_Pos)</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga3a4a0b05b184b788a3b9546101355b03">  401</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_DIV8192     (SUPC_BOD12_PSEL_DIV8192_Val   &lt;&lt; SUPC_BOD12_PSEL_Pos)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga9a0f02f24ec0acbe4f574a1f420085a2">  402</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_DIV16384    (SUPC_BOD12_PSEL_DIV16384_Val  &lt;&lt; SUPC_BOD12_PSEL_Pos)</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga354b5f8a2d72d00ec691a6a12082561b">  403</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_DIV32768    (SUPC_BOD12_PSEL_DIV32768_Val  &lt;&lt; SUPC_BOD12_PSEL_Pos)</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga293e4f6b25789ee5d9c56c3e00687a2d">  404</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_PSEL_DIV65536    (SUPC_BOD12_PSEL_DIV65536_Val  &lt;&lt; SUPC_BOD12_PSEL_Pos)</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga00df9c3a8262531fd9f70fdbf2027f19">  405</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_LEVEL_Pos        16           </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga899ac0ea0014dc1da3212cc59386ce5d">  406</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_LEVEL_Msk        (0x3Ful &lt;&lt; SUPC_BOD12_LEVEL_Pos)</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga483d3e459fe147304b1bc04a72f71723">  407</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_LEVEL(value)     (SUPC_BOD12_LEVEL_Msk &amp; ((value) &lt;&lt; SUPC_BOD12_LEVEL_Pos))</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga0bf64642ce9f6d661805f1bb5ef7b05f">  408</a></span>&#160;<span class="preprocessor">#define SUPC_BOD12_MASK             0x003FF17Eul </span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SUPC_VREG : (SUPC Offset: 0x18) (R/W 32) VREG Control -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    uint32_t <a class="code" href="group__cpu__specific___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>:1;         </div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    uint32_t SEL:2;            </div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="union_s_u_p_c___v_r_e_g___type.html#af77756f6ded29898645d2310cdef94e4">  418</a></span>&#160;    uint32_t <a class="code" href="union_s_u_p_c___v_r_e_g___type.html#af77756f6ded29898645d2310cdef94e4">STDBYPL0</a>:1;       </div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    uint32_t RUNSTDBY:1;       </div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="union_s_u_p_c___v_r_e_g___type.html#afca2d58dcbeb1323b043371189dfacfe">  421</a></span>&#160;    uint32_t <a class="code" href="union_s_u_p_c___v_r_e_g___type.html#afca2d58dcbeb1323b043371189dfacfe">LPEFF</a>:1;          </div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    uint32_t :7;               </div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    uint32_t VSVSTEP:4;        </div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="union_s_u_p_c___v_r_e_g___type.html#a7b2edc85d90e34c4435951e1e5c59517">  424</a></span>&#160;    uint32_t :4;               </div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    uint32_t VSPER:8;          </div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  } bit;                       </div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;} <a class="code" href="union_s_u_p_c___v_r_e_g___type.html">SUPC_VREG_Type</a>;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga826e1de659bad9b908978ff4c16039e2">  431</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_OFFSET            0x18         </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga34bef1f4485a43ee14e1f35872176644">  432</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_RESETVALUE        0x00000000ul </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga02f034caa03f4c23c28006bec76b4ebf">  434</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_ENABLE_Pos        1            </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga0f5d73e477b0e4791d17587824160648">  435</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_ENABLE            (0x1ul &lt;&lt; SUPC_VREG_ENABLE_Pos)</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaef51119ae72407e4a6761def82082aad">  436</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_SEL_Pos           2            </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gae3f9cf54e691fd9cb1fffca846bd211f">  437</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_SEL_Msk           (0x3ul &lt;&lt; SUPC_VREG_SEL_Pos)</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gad90863a1de18f25abf15720c6a7e0e2b">  438</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_SEL(value)        (SUPC_VREG_SEL_Msk &amp; ((value) &lt;&lt; SUPC_VREG_SEL_Pos))</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gab56bc9d465d19632b2e4f93f09276909">  439</a></span>&#160;<span class="preprocessor">#define   SUPC_VREG_SEL_LDO_Val           0x0ul  </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga9dfc17663996e43efccd747abb491ceb">  440</a></span>&#160;<span class="preprocessor">#define   SUPC_VREG_SEL_BUCK_Val          0x1ul  </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaa17ad97cd23fced053de56b11a02c09e">  441</a></span>&#160;<span class="preprocessor">#define   SUPC_VREG_SEL_SCVREG_Val        0x2ul  </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gae1cc290d4cb47348e2e8145d1ad5b0bc">  442</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_SEL_LDO           (SUPC_VREG_SEL_LDO_Val         &lt;&lt; SUPC_VREG_SEL_Pos)</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gac28fb9d9d6737b04e66bb5a99902159a">  443</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_SEL_BUCK          (SUPC_VREG_SEL_BUCK_Val        &lt;&lt; SUPC_VREG_SEL_Pos)</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga06456e93d14d1bdc6cc5a199db63d569">  444</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_SEL_SCVREG        (SUPC_VREG_SEL_SCVREG_Val      &lt;&lt; SUPC_VREG_SEL_Pos)</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gabab3e561ad5ddd189780502e749d78b6">  445</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_STDBYPL0_Pos      5            </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaf8cbec11d7b73587d5790b10e480e1d3">  446</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_STDBYPL0          (0x1ul &lt;&lt; SUPC_VREG_STDBYPL0_Pos)</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga1b6dc2a782add0cbbc131affbb447a8f">  447</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_RUNSTDBY_Pos      6            </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga0fd924073712d29010245683628db788">  448</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_RUNSTDBY          (0x1ul &lt;&lt; SUPC_VREG_RUNSTDBY_Pos)</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaf24f15f110ed06e42efc45a4df757f87">  449</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_LPEFF_Pos         8            </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gab7fdca4e9bdd05479ad7e6da10dfed8b">  450</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_LPEFF             (0x1ul &lt;&lt; SUPC_VREG_LPEFF_Pos)</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga731992afd40f5c78f4ff7843020a6f66">  451</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_VSVSTEP_Pos       16           </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga7ff6379214011f9cf6f0cfabe547ee7a">  452</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_VSVSTEP_Msk       (0xFul &lt;&lt; SUPC_VREG_VSVSTEP_Pos)</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga157ea8a40998add370ab6994f0b87bc3">  453</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_VSVSTEP(value)    (SUPC_VREG_VSVSTEP_Msk &amp; ((value) &lt;&lt; SUPC_VREG_VSVSTEP_Pos))</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gab46d7794eb9801eb6683c799a0fb9c00">  454</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_VSPER_Pos         24           </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga36637a2ddc7ad25ad8aeda88bac470a5">  455</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_VSPER_Msk         (0xFFul &lt;&lt; SUPC_VREG_VSPER_Pos)</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gabc3f982814cb50855efb73657ba1d0f1">  456</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_VSPER(value)      (SUPC_VREG_VSPER_Msk &amp; ((value) &lt;&lt; SUPC_VREG_VSPER_Pos))</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga0abb6eb2870ec646e6723177c379bc76">  457</a></span>&#160;<span class="preprocessor">#define SUPC_VREG_MASK              0xFF0F016Eul </span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SUPC_VREF : (SUPC Offset: 0x1C) (R/W 32) VREF Control -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    uint32_t TSEN:1;           </div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    uint32_t VREFOE:1;         </div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    uint32_t :3;               </div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    uint32_t RUNSTDBY:1;       </div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    uint32_t ONDEMAND:1;       </div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    uint32_t SEL:4;            </div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    uint32_t :12;              </div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  } bit;                       </div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;} <a class="code" href="union_s_u_p_c___v_r_e_f___type.html">SUPC_VREF_Type</a>;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gae0f1bf32312e0b14839e36f9b0550848">  477</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_OFFSET            0x1C         </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaa872fab9aa218e3779ff6946e8600c67">  478</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_RESETVALUE        0x00000000ul </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga4f95de0a40088162ff965e5f256f0346">  480</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_TSEN_Pos          1            </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga4a892d3233a220f8c3f6e9fea82eb936">  481</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_TSEN              (0x1ul &lt;&lt; SUPC_VREF_TSEN_Pos)</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga80ad3fd2d67f85d288df7d2f3a814e17">  482</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_VREFOE_Pos        2            </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga70c3ea52ac7e7244a7f3a6963ef218ba">  483</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_VREFOE            (0x1ul &lt;&lt; SUPC_VREF_VREFOE_Pos)</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga718ae44121dcea1e98ba492001b73be7">  484</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_RUNSTDBY_Pos      6            </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga7f0442e396aaf1a1c8129cbb86ad259c">  485</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_RUNSTDBY          (0x1ul &lt;&lt; SUPC_VREF_RUNSTDBY_Pos)</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gae1cb13ba7ba5f665fd6c50988ffda189">  486</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_ONDEMAND_Pos      7            </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga64e87db219eec84cf003f316d7c8d188">  487</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_ONDEMAND          (0x1ul &lt;&lt; SUPC_VREF_ONDEMAND_Pos)</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gad4360a3a50810b54b6e54cc7685f7cf5">  488</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_SEL_Pos           16           </span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gace0ce1ef32c4b91e9aafdf489f362d2c">  489</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_SEL_Msk           (0xFul &lt;&lt; SUPC_VREF_SEL_Pos)</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga206456b0b5f4f491db2e2723dd3f33ac">  490</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_SEL(value)        (SUPC_VREF_SEL_Msk &amp; ((value) &lt;&lt; SUPC_VREF_SEL_Pos))</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga0d57396e9b9b3f7ecb97e25581e7a00c">  491</a></span>&#160;<span class="preprocessor">#define   SUPC_VREF_SEL_1V0_Val           0x0ul  </span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga06478b9c3dd3f4382725fbb5c1642545">  492</a></span>&#160;<span class="preprocessor">#define   SUPC_VREF_SEL_1V1_Val           0x1ul  </span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaa85e43982e3779c28a68111dfc626364">  493</a></span>&#160;<span class="preprocessor">#define   SUPC_VREF_SEL_1V2_Val           0x2ul  </span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gad21e79e28bf7d79cfd9ee92ba389b6b4">  494</a></span>&#160;<span class="preprocessor">#define   SUPC_VREF_SEL_1V25_Val          0x3ul  </span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gae0d754e14d6933674da87fcce4943a05">  495</a></span>&#160;<span class="preprocessor">#define   SUPC_VREF_SEL_2V0_Val           0x4ul  </span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga940bdd6d316685f44a2fdea57ec06829">  496</a></span>&#160;<span class="preprocessor">#define   SUPC_VREF_SEL_2V2_Val           0x5ul  </span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaa7e78450b8097200c0b04af2bb712e72">  497</a></span>&#160;<span class="preprocessor">#define   SUPC_VREF_SEL_2V4_Val           0x6ul  </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga55e502a549ceeb45df2dcae2250a9007">  498</a></span>&#160;<span class="preprocessor">#define   SUPC_VREF_SEL_2V5_Val           0x7ul  </span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga8db2aafbf9f44640e84d26c763e49d5a">  499</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_SEL_1V0           (SUPC_VREF_SEL_1V0_Val         &lt;&lt; SUPC_VREF_SEL_Pos)</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga93ce4387427569192d19bf2cfd81e6fc">  500</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_SEL_1V1           (SUPC_VREF_SEL_1V1_Val         &lt;&lt; SUPC_VREF_SEL_Pos)</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga4e84d49e30fb3fb7c561ba10cd7db141">  501</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_SEL_1V2           (SUPC_VREF_SEL_1V2_Val         &lt;&lt; SUPC_VREF_SEL_Pos)</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaae6cf103ecc78ce8a13a8b212617f84b">  502</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_SEL_1V25          (SUPC_VREF_SEL_1V25_Val        &lt;&lt; SUPC_VREF_SEL_Pos)</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaabb430c9f532d25e4e1eda0df48ea755">  503</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_SEL_2V0           (SUPC_VREF_SEL_2V0_Val         &lt;&lt; SUPC_VREF_SEL_Pos)</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga64bcc935f96e91376c1d2c34307b037a">  504</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_SEL_2V2           (SUPC_VREF_SEL_2V2_Val         &lt;&lt; SUPC_VREF_SEL_Pos)</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga7d22da3388a0aa3c120468fc0bb8e3ed">  505</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_SEL_2V4           (SUPC_VREF_SEL_2V4_Val         &lt;&lt; SUPC_VREF_SEL_Pos)</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga8c318784e614cf739a8499283fbbf2c2">  506</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_SEL_2V5           (SUPC_VREF_SEL_2V5_Val         &lt;&lt; SUPC_VREF_SEL_Pos)</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gae86e359610418b463f43b71c7e206645">  507</a></span>&#160;<span class="preprocessor">#define SUPC_VREF_MASK              0x000F00C6ul </span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SUPC_BBPS : (SUPC Offset: 0x20) (R/W 32) Battery Backup Power Switch -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    uint32_t CONF:2;           </div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    uint32_t WAKEEN:1;         </div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    uint32_t PSOKEN:1;         </div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    uint32_t :28;              </div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  } bit;                       </div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;} <a class="code" href="union_s_u_p_c___b_b_p_s___type.html">SUPC_BBPS_Type</a>;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga03f47f9f7eda052c03200ca320e8d819">  522</a></span>&#160;<span class="preprocessor">#define SUPC_BBPS_OFFSET            0x20         </span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga71668cb5dfa35c9463a81f539493a38a">  523</a></span>&#160;<span class="preprocessor">#define SUPC_BBPS_RESETVALUE        0x00000000ul </span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gafb7f9d16c3342e20e279e40f0c5a8d06">  525</a></span>&#160;<span class="preprocessor">#define SUPC_BBPS_CONF_Pos          0            </span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga5b97eb7b41d312654643b2351a42226f">  526</a></span>&#160;<span class="preprocessor">#define SUPC_BBPS_CONF_Msk          (0x3ul &lt;&lt; SUPC_BBPS_CONF_Pos)</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gac23032be13b05d95f9cfa023f9c643f6">  527</a></span>&#160;<span class="preprocessor">#define SUPC_BBPS_CONF(value)       (SUPC_BBPS_CONF_Msk &amp; ((value) &lt;&lt; SUPC_BBPS_CONF_Pos))</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga9a7df2ff6f217661d96755af67321477">  528</a></span>&#160;<span class="preprocessor">#define   SUPC_BBPS_CONF_NONE_Val         0x0ul  </span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga6bfc9d1bbb05be9033ff1af9955cb306">  529</a></span>&#160;<span class="preprocessor">#define   SUPC_BBPS_CONF_APWS_Val         0x1ul  </span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga3385481afbf71b502d4177f93c2925ea">  530</a></span>&#160;<span class="preprocessor">#define   SUPC_BBPS_CONF_FORCED_Val       0x2ul  </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga4829c246da4871a2e4901ab004043caa">  531</a></span>&#160;<span class="preprocessor">#define   SUPC_BBPS_CONF_BOD33_Val        0x3ul  </span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gab808c73c5f679a4be6554f19e16eb765">  532</a></span>&#160;<span class="preprocessor">#define SUPC_BBPS_CONF_NONE         (SUPC_BBPS_CONF_NONE_Val       &lt;&lt; SUPC_BBPS_CONF_Pos)</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaaa02039ae5d4297c3d03901157e8b9e1">  533</a></span>&#160;<span class="preprocessor">#define SUPC_BBPS_CONF_APWS         (SUPC_BBPS_CONF_APWS_Val       &lt;&lt; SUPC_BBPS_CONF_Pos)</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga800bba14616d3ba6a693e0117ea3029d">  534</a></span>&#160;<span class="preprocessor">#define SUPC_BBPS_CONF_FORCED       (SUPC_BBPS_CONF_FORCED_Val     &lt;&lt; SUPC_BBPS_CONF_Pos)</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga95a559d01ba2fc571a0b168874a76dd5">  535</a></span>&#160;<span class="preprocessor">#define SUPC_BBPS_CONF_BOD33        (SUPC_BBPS_CONF_BOD33_Val      &lt;&lt; SUPC_BBPS_CONF_Pos)</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga9a04f5fce811216278d892056e995525">  536</a></span>&#160;<span class="preprocessor">#define SUPC_BBPS_WAKEEN_Pos        2            </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga45d41d542fa35ecfde05f072420a392e">  537</a></span>&#160;<span class="preprocessor">#define SUPC_BBPS_WAKEEN            (0x1ul &lt;&lt; SUPC_BBPS_WAKEEN_Pos)</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gacb0ebec01640923bffde668998d02c7f">  538</a></span>&#160;<span class="preprocessor">#define SUPC_BBPS_PSOKEN_Pos        3            </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga495f3a0577239702c956a142169a41a7">  539</a></span>&#160;<span class="preprocessor">#define SUPC_BBPS_PSOKEN            (0x1ul &lt;&lt; SUPC_BBPS_PSOKEN_Pos)</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga1fe35d1f68d52aeddb77d4d7a6ac33d0">  540</a></span>&#160;<span class="preprocessor">#define SUPC_BBPS_MASK              0x0000000Ful </span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SUPC_BKOUT : (SUPC Offset: 0x24) (R/W 32) Backup Output Control -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    uint32_t EN:2;             </div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    uint32_t :6;               </div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    uint32_t CLR:2;            </div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    uint32_t :6;               </div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    uint32_t <a class="code" href="group__cpu__specific___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>:2;            </div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    uint32_t :6;               </div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    uint32_t RTCTGL:2;         </div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    uint32_t :6;               </div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  } bit;                       </div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;} <a class="code" href="union_s_u_p_c___b_k_o_u_t___type.html">SUPC_BKOUT_Type</a>;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gacabb137b25d157dfcb4e0712f19c83b2">  559</a></span>&#160;<span class="preprocessor">#define SUPC_BKOUT_OFFSET           0x24         </span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gae9509091226d1b8669c9f6eaef1f51bb">  560</a></span>&#160;<span class="preprocessor">#define SUPC_BKOUT_RESETVALUE       0x00000000ul </span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gac8c7e3a15971f0ada2eb12816807fbed">  562</a></span>&#160;<span class="preprocessor">#define SUPC_BKOUT_EN_Pos           0            </span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gac205cb6299c1eb098048e1188a868a1b">  563</a></span>&#160;<span class="preprocessor">#define SUPC_BKOUT_EN_Msk           (0x3ul &lt;&lt; SUPC_BKOUT_EN_Pos)</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gacb663a3e169059aafa3129bb32664e1e">  564</a></span>&#160;<span class="preprocessor">#define SUPC_BKOUT_EN(value)        (SUPC_BKOUT_EN_Msk &amp; ((value) &lt;&lt; SUPC_BKOUT_EN_Pos))</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaedbc4f6fd0e8fc76d6a43a499a4ec2b3">  565</a></span>&#160;<span class="preprocessor">#define SUPC_BKOUT_CLR_Pos          8            </span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga8df12262d448166d6c4fd23af22202f5">  566</a></span>&#160;<span class="preprocessor">#define SUPC_BKOUT_CLR_Msk          (0x3ul &lt;&lt; SUPC_BKOUT_CLR_Pos)</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gab2757a2e0584167870b8f54c27b2b372">  567</a></span>&#160;<span class="preprocessor">#define SUPC_BKOUT_CLR(value)       (SUPC_BKOUT_CLR_Msk &amp; ((value) &lt;&lt; SUPC_BKOUT_CLR_Pos))</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaa9ccc9bebfce68ff2654716bee7a5170">  568</a></span>&#160;<span class="preprocessor">#define SUPC_BKOUT_SET_Pos          16           </span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gae05760eb679cb4ee7c580d33a5015800">  569</a></span>&#160;<span class="preprocessor">#define SUPC_BKOUT_SET_Msk          (0x3ul &lt;&lt; SUPC_BKOUT_SET_Pos)</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gadf4072f001124aa1219b003a0da33ead">  570</a></span>&#160;<span class="preprocessor">#define SUPC_BKOUT_SET(value)       (SUPC_BKOUT_SET_Msk &amp; ((value) &lt;&lt; SUPC_BKOUT_SET_Pos))</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga41b7dbf537a1cc2a51f191d2664e67dc">  571</a></span>&#160;<span class="preprocessor">#define SUPC_BKOUT_RTCTGL_Pos       24           </span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga31e70e0cc9d396b912f13f1245796e6b">  572</a></span>&#160;<span class="preprocessor">#define SUPC_BKOUT_RTCTGL_Msk       (0x3ul &lt;&lt; SUPC_BKOUT_RTCTGL_Pos)</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaa48737be39df3807d99cd960d4a02366">  573</a></span>&#160;<span class="preprocessor">#define SUPC_BKOUT_RTCTGL(value)    (SUPC_BKOUT_RTCTGL_Msk &amp; ((value) &lt;&lt; SUPC_BKOUT_RTCTGL_Pos))</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga8ff4b16b535f918f7cfcb99246a7b576">  574</a></span>&#160;<span class="preprocessor">#define SUPC_BKOUT_MASK             0x03030303ul </span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SUPC_BKIN : (SUPC Offset: 0x28) (R/  32) Backup Input Control -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    uint32_t BKIN:8;           </div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  } bit;                       </div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;} <a class="code" href="union_s_u_p_c___b_k_i_n___type.html">SUPC_BKIN_Type</a>;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gaac86df69c8754044d83b44bb51b0276c">  587</a></span>&#160;<span class="preprocessor">#define SUPC_BKIN_OFFSET            0x28         </span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga9e61aa482eb05aeebadde3aaa2337151">  588</a></span>&#160;<span class="preprocessor">#define SUPC_BKIN_RESETVALUE        0x00000000ul </span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga0c3e739bf612572843aeeed08421d891">  590</a></span>&#160;<span class="preprocessor">#define SUPC_BKIN_BKIN_Pos          0            </span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga1b6de61bd111f7cedd3e3810850aa1d2">  591</a></span>&#160;<span class="preprocessor">#define SUPC_BKIN_BKIN_Msk          (0xFFul &lt;&lt; SUPC_BKIN_BKIN_Pos)</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#gabb85c1ceeacf4b50bed121bd77697450">  592</a></span>&#160;<span class="preprocessor">#define SUPC_BKIN_BKIN(value)       (SUPC_BKIN_BKIN_Msk &amp; ((value) &lt;&lt; SUPC_BKIN_BKIN_Pos))</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___s_u_p_c.html#ga2deecf9ddafe40fadb42754307362861">  593</a></span>&#160;<span class="preprocessor">#define SUPC_BKIN_MASK              0x000000FFul </span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_s_u_p_c___i_n_t_e_n_c_l_r___type.html">SUPC_INTENCLR_Type</a>        INTENCLR;    </div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_s_u_p_c___i_n_t_e_n_s_e_t___type.html">SUPC_INTENSET_Type</a>        INTENSET;    </div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_s_u_p_c___i_n_t_f_l_a_g___type.html">SUPC_INTFLAG_Type</a>         INTFLAG;     </div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_s_u_p_c___s_t_a_t_u_s___type.html">SUPC_STATUS_Type</a>          STATUS;      </div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_s_u_p_c___b_o_d33___type.html">SUPC_BOD33_Type</a>           BOD33;       </div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_s_u_p_c___b_o_d12___type.html">SUPC_BOD12_Type</a>           BOD12;       </div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_s_u_p_c___v_r_e_g___type.html">SUPC_VREG_Type</a>            VREG;        </div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_s_u_p_c___v_r_e_f___type.html">SUPC_VREF_Type</a>            <a class="code" href="group___v_r_e_f___peripheral___access___layer.html#ga2c9e85d22a9ba37ea589b1747af46307">VREF</a>;        </div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_s_u_p_c___b_b_p_s___type.html">SUPC_BBPS_Type</a>            BBPS;        </div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_s_u_p_c___b_k_o_u_t___type.html">SUPC_BKOUT_Type</a>           BKOUT;       </div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_s_u_p_c___b_k_i_n___type.html">SUPC_BKIN_Type</a>            BKIN;        </div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;} <a class="code" href="struct_supc.html">Supc</a>;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAML21_SUPC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="union_s_u_p_c___v_r_e_f___type_html"><div class="ttname"><a href="union_s_u_p_c___v_r_e_f___type.html">SUPC_VREF_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc__100_8h_source.html#l00454">supc_100.h:454</a></div></div>
<div class="ttc" id="group__cpu__specific___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group__cpu__specific___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00300">stm32l1xx.h:300</a></div></div>
<div class="ttc" id="union_s_u_p_c___b_b_p_s___type_html"><div class="ttname"><a href="union_s_u_p_c___b_b_p_s___type.html">SUPC_BBPS_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc__100_8h_source.html#l00504">supc_100.h:504</a></div></div>
<div class="ttc" id="union_s_u_p_c___b_o_d33___type_html"><div class="ttname"><a href="union_s_u_p_c___b_o_d33___type.html">SUPC_BOD33_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc__100_8h_source.html#l00233">supc_100.h:233</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="group___v_r_e_f___peripheral___access___layer_html_ga2c9e85d22a9ba37ea589b1747af46307"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#ga2c9e85d22a9ba37ea589b1747af46307">VREF</a></div><div class="ttdeci">#define VREF</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l14287">MK60D10.h:14287</a></div></div>
<div class="ttc" id="union_s_u_p_c___v_r_e_g___type_html"><div class="ttname"><a href="union_s_u_p_c___v_r_e_g___type.html">SUPC_VREG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc__100_8h_source.html#l00412">supc_100.h:412</a></div></div>
<div class="ttc" id="union_s_u_p_c___v_r_e_g___type_html_afca2d58dcbeb1323b043371189dfacfe"><div class="ttname"><a href="union_s_u_p_c___v_r_e_g___type.html#afca2d58dcbeb1323b043371189dfacfe">SUPC_VREG_Type::LPEFF</a></div><div class="ttdeci">uint32_t LPEFF</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00421">supc.h:421</a></div></div>
<div class="ttc" id="union_s_u_p_c___b_k_i_n___type_html"><div class="ttname"><a href="union_s_u_p_c___b_k_i_n___type.html">SUPC_BKIN_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc__100_8h_source.html#l00571">supc_100.h:571</a></div></div>
<div class="ttc" id="union_s_u_p_c___s_t_a_t_u_s___type_html"><div class="ttname"><a href="union_s_u_p_c___s_t_a_t_u_s___type.html">SUPC_STATUS_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc__100_8h_source.html#l00187">supc_100.h:187</a></div></div>
<div class="ttc" id="group__cpu__specific___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group__cpu__specific___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00298">stm32l1xx.h:298</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="struct_supc_html"><div class="ttname"><a href="struct_supc.html">Supc</a></div><div class="ttdoc">SUPC hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component_2supc__100_8h_source.html#l00590">supc_100.h:590</a></div></div>
<div class="ttc" id="union_s_u_p_c___b_o_d12___type_html"><div class="ttname"><a href="union_s_u_p_c___b_o_d12___type.html">SUPC_BOD12_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc__100_8h_source.html#l00329">supc_100.h:329</a></div></div>
<div class="ttc" id="union_s_u_p_c___v_r_e_g___type_html_af77756f6ded29898645d2310cdef94e4"><div class="ttname"><a href="union_s_u_p_c___v_r_e_g___type.html#af77756f6ded29898645d2310cdef94e4">SUPC_VREG_Type::STDBYPL0</a></div><div class="ttdeci">uint32_t STDBYPL0</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00418">supc.h:418</a></div></div>
<div class="ttc" id="union_s_u_p_c___b_k_o_u_t___type_html"><div class="ttname"><a href="union_s_u_p_c___b_k_o_u_t___type.html">SUPC_BKOUT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc__100_8h_source.html#l00537">supc_100.h:537</a></div></div>
<div class="ttc" id="union_s_u_p_c___i_n_t_e_n_s_e_t___type_html"><div class="ttname"><a href="union_s_u_p_c___i_n_t_e_n_s_e_t___type.html">SUPC_INTENSET_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc__100_8h_source.html#l00101">supc_100.h:101</a></div></div>
<div class="ttc" id="union_s_u_p_c___i_n_t_e_n_c_l_r___type_html"><div class="ttname"><a href="union_s_u_p_c___i_n_t_e_n_c_l_r___type.html">SUPC_INTENCLR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc__100_8h_source.html#l00058">supc_100.h:58</a></div></div>
<div class="ttc" id="union_s_u_p_c___i_n_t_f_l_a_g___type_html"><div class="ttname"><a href="union_s_u_p_c___i_n_t_f_l_a_g___type.html">SUPC_INTFLAG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc__100_8h_source.html#l00144">supc_100.h:144</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
