version 3
F:/PT8616/final_source/FPGA/I2C_engine.vhd
I2C_engine
VHDL
VHDL
F:/PT8616/final_source/FPGA/test_i2c.xwv
Clocked
-
-
1000000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk_i
100000000
100000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SCL_i
clk_i
SDA_io
clk_i
address_i
clk_i
error_o
clk_i
recieved_byte_o
clk_i
reset_i
clk_i
send_byte_i
clk_i
start_o
clk_i
stop_o
clk_i
update_flag_o
clk_i
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
error_o_DIFF
recieved_byte_o_DIFF
start_o_DIFF
stop_o_DIFF
update_flag_o_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk_i
SCL_i
reset_i
address_i
send_byte_i
error_o
start_o
stop_o
update_flag_o
recieved_byte_o
SDA_io
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
