INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/FullAdder_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
