#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 7 6.1
#Hostname: WIN-20J06I78429

# Fri May 26 16:34:31 2017

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\baseband_signal.v" (library work)
@I::"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v" (library work)
@I::"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\main_clock.v" (library work)
@I::"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\modulator.v" (library work)
@I::"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\smartgen\pll_core\pll_core.v" (library work)
@I::"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\switching_circuit.v" (library work)
@I::"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\component\work\top\top.v" (library work)
Verilog syntax check successful!
File Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v changed - recompiling
File Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\component\work\top\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v":2:7:2:10|Synthesizing module AND2 in library work.

@N: CG364 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\baseband_signal.v":19:7:19:21|Synthesizing module baseband_signal in library work.

@N: CG364 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":19:7:19:17|Synthesizing module data_source in library work.

@W: CL169 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":318:0:318:5|Pruning unused register trigger_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_149_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_148_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_147_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_146_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_146_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_145_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_145_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_144_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_144_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_143_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_143_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_142_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_142_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_141_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_141_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_140_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_139_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_139_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_138_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_138_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_137_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_137_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_137_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_136_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_136_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_136_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_135_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_135_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_134_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_134_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_133_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_133_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_132_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_132_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_131_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_131_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_130_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_130_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_129_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_129_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_129_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_129_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_128_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_128_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_128_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_128_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_127_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_127_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_127_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_127_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_126_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_126_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_125_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_125_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_124_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_124_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_124_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_124_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_123_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_123_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_123_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_122_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_122_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_121_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_121_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_121_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_121_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_121_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_120_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_120_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_119_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_119_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_118_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_118_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_118_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_118_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_117_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_117_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_117_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_117_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_116_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_116_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_116_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_116_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_115_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_115_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_114_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_114_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_113_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_113_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_112_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_112_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_112_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_111_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_111_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_110_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_110_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_109_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_109_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_109_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_109_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_108_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_108_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_108_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_107_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_107_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_106_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_106_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_105_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_105_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_105_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_104_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_104_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_104_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_104_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_103_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_103_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_103_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_103_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_102_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_102_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_102_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_102_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_101_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_101_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_101_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_100_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_100_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_99_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_99_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_98_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_98_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_97_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_97_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_96_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_96_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_95_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_95_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_94_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_94_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_94_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_93_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_93_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_92_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_92_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_92_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_92_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_92_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_92_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_91_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_91_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_91_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_91_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_90_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_90_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_89_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_89_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_89_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_89_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_88_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_88_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_87_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_87_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_86_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_86_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_86_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_86_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_86_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_85_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_85_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_84_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_84_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_84_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_84_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_83_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_83_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_82_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_82_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_81_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_81_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_80_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_80_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_80_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_79_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_79_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_78_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_78_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_77_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_77_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_76_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_76_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_75_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_75_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_74_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_74_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_74_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_74_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_73_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_73_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_72_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_72_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_72_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_72_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_71_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_71_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_70_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_70_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_69_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_69_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_68_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_68_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_68_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_67_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_67_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_67_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_67_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_66_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_66_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_66_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_66_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_66_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_66_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_65_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_65_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_65_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_64_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_64_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_63_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_63_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_63_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_63_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_63_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_63_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_62_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_62_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_62_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_62_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_61_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_61_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_60_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_60_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_59_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_59_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_59_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_58_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_58_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_57_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_57_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_57_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_56_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_56_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_55_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_55_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_54_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_54_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_54_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_54_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_53_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_53_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_52_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_52_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_51_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_51_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_50_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_50_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_49_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_49_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_48_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_48_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_48_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_47_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_47_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_47_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_47_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_46_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_46_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_46_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_46_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_45_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_45_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_44_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_44_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_44_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_44_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_43_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_43_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_43_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_42_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_42_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_41_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_41_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_41_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_41_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_40_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_40_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_40_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_39_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_39_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_38_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_38_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_38_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_38_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_37_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_37_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_36_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_36_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_36_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_36_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_35_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_35_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_35_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_35_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_34_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_34_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_34_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_34_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_33_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_33_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_32_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_32_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_31_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_31_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_30_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_30_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_30_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_30_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_30_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_29_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_29_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_29_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_29_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_28_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_28_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_27_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_27_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_27_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_26_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_26_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_26_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_26_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_25_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_25_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_24_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_24_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_24_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_24_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_23_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_23_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_23_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_23_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_22_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_22_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_22_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_22_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_21_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_21_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_20_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_20_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_19_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_19_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_19_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_18_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_18_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_18_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_18_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_17_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_17_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_16_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_16_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_15_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_15_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_14_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_14_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_14_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_14_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_13_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_13_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_12_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_12_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_12_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_12_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_11_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_11_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_10_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_10_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_9_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_9_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_9_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_9_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_9_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_9_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_8_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_8_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_7_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_7_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_7_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_7_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_6_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_6_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_6_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_5_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_5_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_4_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_4_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_4_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_4_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_3_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_3_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_3_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_3_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_2_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_2_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_1_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_1_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_1_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_1_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_order_mem_0_[19:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_0_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Sharing sequential element tag_order_mem_0_. Add a syn_preserve attribute to the element to prevent sharing.
@A: CL282 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Feedback mux created for signal tag_control_sig[19:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL251 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_16_[1:0] assign 1, register removed by optimization
@W: CL251 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_48_[3:2] assign 1, register removed by optimization
@W: CL251 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_49_[1:0] assign 1, register removed by optimization
@W: CL251 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_57_[2:1] assign 1, register removed by optimization
@W: CL251 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_73_[1:0] assign 1, register removed by optimization
@W: CL251 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_80_[3:2] assign 1, register removed by optimization
@W: CL251 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_83_[1:0] assign 1, register removed by optimization
@W: CL251 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_96_[1:0] assign 1, register removed by optimization
@W: CL251 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_101_[3:2] assign 1, register removed by optimization
@W: CL251 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_108_[2:1] assign 1, register removed by optimization
@W: CL250 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_117_[1] assign 0, register removed by optimization
@W: CL250 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_121_[2] assign 0, register removed by optimization
@W: CL250 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_130_[19:1] assign 0, register removed by optimization
@W: CL251 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_132_[1] assign 1, register removed by optimization
@W: CL250 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_132_[0] assign 0, register removed by optimization
@W: CL250 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_136_[2:1] assign 0, register removed by optimization
@W: CL251 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_136_[0] assign 1, register removed by optimization
@W: CL251 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_137_[2] assign 1, register removed by optimization
@W: CL251 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_139_[3] assign 1, register removed by optimization
@W: CL250 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_139_[2:0] assign 0, register removed by optimization
@W: CL250 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_140_[19:3] assign 0, register removed by optimization
@W: CL251 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_140_[2:0] assign 1, register removed by optimization
@W: CL250 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_147_[19:2] assign 0, register removed by optimization
@W: CL251 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_147_[1:0] assign 1, register removed by optimization
@W: CL250 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_148_[19:4] assign 0, register removed by optimization
@W: CL251 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_148_[3:2] assign 1, register removed by optimization
@W: CL250 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_148_[1:0] assign 0, register removed by optimization
@W: CL250 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|All reachable assignments to tag_order_mem_149_[19:0] assign 0, register removed by optimization
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Register bit tag_control_sig[4] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Register bit tag_control_sig[5] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Register bit tag_control_sig[6] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Register bit tag_control_sig[7] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Register bit tag_control_sig[8] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Register bit tag_control_sig[9] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Register bit tag_control_sig[10] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Register bit tag_control_sig[11] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Register bit tag_control_sig[12] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Register bit tag_control_sig[13] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Register bit tag_control_sig[14] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Register bit tag_control_sig[15] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Register bit tag_control_sig[16] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Register bit tag_control_sig[17] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Register bit tag_control_sig[18] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Register bit tag_control_sig[19] is always 0.
@W: CL279 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Pruning register bits 19 to 4 of tag_control_sig[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\main_clock.v":20:7:20:16|Synthesizing module main_clock in library work.

@N: CG179 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\main_clock.v":43:25:43:33|Removing redundant assignment.
@N: CG364 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\modulator.v":20:7:20:15|Synthesizing module modulator in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v":2447:7:2447:9|Synthesizing module PLL in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v":276:7:276:12|Synthesizing module PLLINT in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v":1163:7:1163:9|Synthesizing module GND in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v":1864:7:1864:9|Synthesizing module VCC in library work.

@N: CG364 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\smartgen\pll_core\pll_core.v":5:7:5:14|Synthesizing module pll_core in library work.

@N: CG364 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\switching_circuit.v":19:7:19:23|Synthesizing module switching_circuit in library work.

@N: CG364 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\component\work\top\top.v":9:7:9:9|Synthesizing module top in library work.

@W: CL247 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\switching_circuit.v":22:12:22:21|Input port bit 8 of input_data[19:0] is unused

@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":318:0:318:5|Register bit data_index[16] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":318:0:318:5|Register bit data_index[15] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":318:0:318:5|Register bit data_index[14] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":318:0:318:5|Register bit data_index[13] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":318:0:318:5|Register bit data_index[12] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":318:0:318:5|Register bit data_index[11] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":318:0:318:5|Register bit data_index[10] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":318:0:318:5|Register bit data_index[9] is always 0.
@N: CL189 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":318:0:318:5|Register bit data_index[8] is always 0.
@W: CL279 :"Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":318:0:318:5|Pruning register bits 16 to 8 of data_index[16:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 26 16:34:32 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 26 16:34:33 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 26 16:34:33 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
File Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\synthesis\synwork\top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 26 16:34:36 2017

###########################################################]
Pre-mapping Report

# Fri May 26 16:34:40 2017

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\synthesis\top_scck.rpt 
Printing clock  summary report in "Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\synthesis\top_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)



Clock Summary
*****************

Start                                      Requested     Requested     Clock        Clock                   Clock
Clock                                      Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------------------
main_clock|clock_out_inferred_clock        1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     223  
modulator|output_signal_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_1     2128 
pll_core|GLA_inferred_clock                1.0 MHz       1000.000      inferred     Inferred_clkgroup_2     9    
=================================================================================================================

@W: MT530 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Found inferred clock main_clock|clock_out_inferred_clock which controls 223 sequential elements including data_source_0.counter[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Found inferred clock modulator|output_signal_inferred_clock which controls 2128 sequential elements including data_source_0.counter[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\main_clock.v":26:0:26:5|Found inferred clock pll_core|GLA_inferred_clock which controls 9 sequential elements including main_clock_0.counter[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\synthesis\top.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[8] (in view: work.data_source(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[9] (in view: work.data_source(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[10] (in view: work.data_source(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[11] (in view: work.data_source(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[12] (in view: work.data_source(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[13] (in view: work.data_source(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[14] (in view: work.data_source(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[15] (in view: work.data_source(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[16] (in view: work.data_source(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[17] (in view: work.data_source(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[18] (in view: work.data_source(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[19] (in view: work.data_source(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 110MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 26 16:34:41 2017

###########################################################]
Map & Optimize Report

# Fri May 26 16:34:44 2017

Synopsys Microsemi Technology Mapper, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)

@N: MO231 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Found counter in view:work.data_source(verilog) instance counter[15:0] 
@N: MO106 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":309:27:309:52|Found ROM .delname. (in view: work.data_source(verilog)) with 150 words by 4 bits.
@N: MF238 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":332:30:332:44|Found 8-bit incrementor, 'un3_data_index[7:0]'
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register output_data[4] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register output_data[5] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register output_data[6] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register output_data[7] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[8] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register output_data[8] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[9] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register output_data[9] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[10] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register output_data[10] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[11] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register output_data[11] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[12] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register output_data[12] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[13] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register output_data[13] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[14] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register output_data[14] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[15] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register output_data[15] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[16] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register output_data[16] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[17] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register output_data[17] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[18] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register output_data[18] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[19] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register output_data[19] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_18[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_18[7] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_18[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_18[6] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_18[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_18[5] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_18[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_18[4] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_18[3] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_18[3] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_18[2] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_18[2] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_18[1] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_18[1] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_18[0] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_18[0] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_19[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_19[7] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_19[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_19[6] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_19[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_19[5] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_19[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_19[4] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_19[3] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_19[3] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_19[2] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_19[2] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_19[1] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_19[1] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_19[0] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_19[0] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_20[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_20[7] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_20[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_20[6] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_20[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_20[5] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_20[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_20[4] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_20[3] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_20[3] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_20[2] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_20[2] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_20[1] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_20[1] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_20[0] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_20[0] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_5[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_5[7] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_5[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_5[6] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_5[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_5[5] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_5[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_5[4] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_5[3] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_5[3] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_5[2] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_5[2] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_5[1] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_5[1] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_5[0] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_5[0] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_6[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_6[7] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_6[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_6[6] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_6[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_6[5] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_6[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_6[4] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_6[3] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_6[3] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_6[2] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_6[2] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_6[1] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_6[1] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_6[0] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_6[0] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_7[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_7[7] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_7[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_7[6] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_7[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_7[5] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_7[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_7[4] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_7[3] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_7[3] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_7[2] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_7[2] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_7[1] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_7[1] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_7[0] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_7[0] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_8[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_8[7] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_8[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_8[6] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_8[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_8[5] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_8[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_8[4] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_8[3] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_8[3] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_8[2] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_8[2] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_8[1] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_8[1] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_8[0] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_8[0] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_9[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_9[7] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_9[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_9[6] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_9[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_9[5] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_9[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_9[4] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_9[3] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_9[3] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_9[2] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_9[2] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_9[1] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_9[1] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_9[0] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_9[0] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_10[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_10[7] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_10[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_10[6] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_10[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_10[5] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_10[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_10[4] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_10[3] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_10[3] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_10[2] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_10[2] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_10[1] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_10[1] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_10[0] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_10[0] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_11[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_11[7] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_11[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_11[6] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_11[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_11[5] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_11[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_11[4] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_11[3] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_11[3] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_11[2] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_11[2] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_11[1] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_11[1] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_11[0] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_11[0] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_12[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_12[7] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_12[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_12[6] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_12[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_12[5] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_12[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_12[4] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_12[3] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_12[3] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_12[2] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_12[2] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_12[1] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_12[1] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_12[0] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_12[0] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_13[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_13[7] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_13[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_13[6] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_13[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_13[5] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_13[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_13[4] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_13[3] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_13[3] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_13[2] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_13[2] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_13[1] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_13[1] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_13[0] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_13[0] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_14[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_14[7] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_14[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_14[6] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_14[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_14[5] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_14[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_14[4] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_14[3] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_14[3] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_14[2] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_14[2] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_14[1] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_14[1] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_14[0] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_14[0] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_15[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_15[7] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_15[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_15[6] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_15[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_15[5] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_15[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_15[4] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_15[3] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_15[3] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_15[2] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_15[2] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_15[1] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_15[1] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_15[0] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_15[0] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_16[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_16[7] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_16[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_16[6] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_16[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_16[5] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_16[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_16[4] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_16[3] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_16[3] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_16[2] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_16[2] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_16[1] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_16[1] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_16[0] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_16[0] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_17[7] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_17[7] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_17[6] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_17[6] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_17[5] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_17[5] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_17[4] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_17[4] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_17[3] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_17[3] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_17[2] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_17[2] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_17[1] (in view: work.data_source(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_17[1] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance tag_data_buf_17[0] (in view: work.data_source(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Boundary register tag_data_buf_17[0] (in view: work.data_source(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MF238 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\main_clock.v":42:23:42:32|Found 8-bit incrementor, 'un5_counter_1[7:0]'
@N: MO231 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\modulator.v":27:0:27:5|Found counter in view:work.modulator(verilog) instance clock_counter[15:0] 
@N: MO231 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\modulator.v":27:0:27:5|Found counter in view:work.modulator(verilog) instance counter[5:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 111MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 112MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 112MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 112MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 113MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 113MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 113MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 113MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 113MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name          Fanout, notes                 
------------------------------------------------------------------
data_source_0.data_index[3] / Q     41                            
data_source_0.data_index[4] / Q     33                            
reset_pad / Y                       93 : 92 asynchronous set/reset
==================================================================

@N: FP130 |Promoting Net reset_c on CLKBUF  reset_pad 
@N: FP130 |Promoting Net main_clock_0_clock_out on CLKINT  main_clock_0.clock_out_inferred_clock 
@N: FP130 |Promoting Net modulator_0_output_signal on CLKINT  modulator_0.output_signal_inferred_clock 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 113MB)

Replicating Combinational Instance data_source_0.output_data_1_sqmuxa_i, fanout 36 segments 2
Replicating Sequential Instance data_source_0.data_index[4], fanout 33 segments 2
Replicating Sequential Instance data_source_0.data_index[3], fanout 41 segments 2

Added 0 Buffers
Added 3 Cells via replication
	Added 2 Sequential Cells via replication
	Added 1 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 113MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 98 clock pin(s) of sequential element(s)
0 instances converted, 98 sequential instances remain driven by gated/generated clocks

============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                 Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       main_clock_0.clock_out        DFN1C0                 79         modulator_0.output_signal       No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0002       modulator_0.output_signal     DFN1E1C0               10         data_source_0.data_index[7]     No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0003       pll_core_0.Core               PLL                    9          main_clock_0.counter[7]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 113MB)

Writing Analyst data base Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\synthesis\synwork\top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 111MB peak: 113MB)

Writing EDIF Netlist and constraint files
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 112MB peak: 113MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 112MB peak: 113MB)

@W: MT420 |Found inferred clock pll_core|GLA_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:pll_core_0.GLA"
@W: MT420 |Found inferred clock modulator|output_signal_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:modulator_0.output_signal"
@W: MT420 |Found inferred clock main_clock|clock_out_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:main_clock_0.clock_out"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 26 16:34:47 2017
#


Top view:               top
Library name:           IGLOO_V2
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 3.70, tree_type = balanced_tree )
Requested Frequency:    1.0 MHz
Wire load mode:         top
Wire load model:        igloo
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 956.203

                                           Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                             Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------
main_clock|clock_out_inferred_clock        1.0 MHz       22.8 MHz      1000.000      43.797        956.203     inferred     Inferred_clkgroup_0
modulator|output_signal_inferred_clock     1.0 MHz       47.5 MHz      1000.000      21.057        978.943     inferred     Inferred_clkgroup_1
pll_core|GLA_inferred_clock                1.0 MHz       68.2 MHz      1000.000      14.667        985.333     inferred     Inferred_clkgroup_2
===============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                Ending                                  |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
main_clock|clock_out_inferred_clock     main_clock|clock_out_inferred_clock     |  1000.000    956.203  |  No paths    -      |  No paths    -      |  No paths    -    
modulator|output_signal_inferred_clock  main_clock|clock_out_inferred_clock     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
modulator|output_signal_inferred_clock  modulator|output_signal_inferred_clock  |  1000.000    978.943  |  No paths    -      |  No paths    -      |  No paths    -    
pll_core|GLA_inferred_clock             pll_core|GLA_inferred_clock             |  1000.000    985.333  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main_clock|clock_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                          Arrival            
Instance                         Reference                               Type         Pin     Net                  Time        Slack  
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
data_source_0.counter[0]         main_clock|clock_out_inferred_clock     DFN1P0       Q       counter_i_0[0]       1.771       956.203
data_source_0.counter[1]         main_clock|clock_out_inferred_clock     DFN1P0       Q       counter_i_0[1]       1.771       957.443
data_source_0.counter[2]         main_clock|clock_out_inferred_clock     DFN1P0       Q       counter_i_0[2]       1.771       959.256
data_source_0.counter[3]         main_clock|clock_out_inferred_clock     DFN1P0       Q       counter_i_0[3]       1.771       961.403
modulator_0.clock_counter[0]     main_clock|clock_out_inferred_clock     DFN1E1C0     Q       clock_counter[0]     1.771       961.469
modulator_0.clock_counter[1]     main_clock|clock_out_inferred_clock     DFN1E1C0     Q       clock_counter[1]     1.771       962.646
data_source_0.counter[4]         main_clock|clock_out_inferred_clock     DFN1P0       Q       counter_i_0[4]       1.771       963.549
modulator_0.clock_counter[2]     main_clock|clock_out_inferred_clock     DFN1E1C0     Q       clock_counter[2]     1.771       964.538
modulator_0.clock_counter[3]     main_clock|clock_out_inferred_clock     DFN1E1C0     Q       clock_counter[3]     1.771       966.702
modulator_0.clock_counter[4]     main_clock|clock_out_inferred_clock     DFN1E1C0     Q       clock_counter[4]     1.771       967.959
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                                    Required            
Instance                          Reference                               Type         Pin     Net                            Time         Slack  
                                  Clock                                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------------
modulator_0.clock_counter[15]     main_clock|clock_out_inferred_clock     DFN1E1C0     D       clock_counter_n15              998.705      961.469
modulator_0.clock_counter[14]     main_clock|clock_out_inferred_clock     DFN1E1C0     D       clock_counter_n14              998.705      963.766
modulator_0.clock_counter[13]     main_clock|clock_out_inferred_clock     DFN1E1C0     D       clock_counter_n13              998.705      965.929
modulator_0.clock_counter[12]     main_clock|clock_out_inferred_clock     DFN1E1C0     D       clock_counter_n12              998.705      968.092
modulator_0.clock_counter[11]     main_clock|clock_out_inferred_clock     DFN1E1C0     D       clock_counter_n11              998.705      970.256
modulator_0.clock_counter[10]     main_clock|clock_out_inferred_clock     DFN1E1C0     D       clock_counter_n10              998.705      972.419
modulator_0.clock_counter[9]      main_clock|clock_out_inferred_clock     DFN1E1C0     D       clock_counter_n9               998.705      974.583
modulator_0.clock_counter[8]      main_clock|clock_out_inferred_clock     DFN1E1C0     D       clock_counter_n8               998.705      976.746
modulator_0.clock_counter[7]      main_clock|clock_out_inferred_clock     DFN1E1C0     D       clock_counter_n7               998.705      978.909
modulator_0.output_signal         main_clock|clock_out_inferred_clock     DFN1E1C0     D       output_signal_1_sqmuxa_0_0     998.705      979.992
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            1.295
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         998.705

    - Propagation time:                      42.502
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     956.203

    Number of logic level(s):                14
    Starting point:                          data_source_0.counter[0] / Q
    Ending point:                            data_source_0.counter[15] / D
    The start point is clocked by            main_clock|clock_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            main_clock|clock_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
data_source_0.counter[0]               DFN1P0     Q        Out     1.771     1.771       -         
counter_i_0[0]                         Net        -        -       2.844     -           4         
data_source_0.counter_RNIVPDJ[1]       OR2        B        In      -         4.615       -         
data_source_0.counter_RNIVPDJ[1]       OR2        Y        Out     1.554     6.168       -         
N_31                                   Net        -        -       0.927     -           2         
data_source_0.counter_RNIGO4T[2]       OR2        A        In      -         7.096       -         
data_source_0.counter_RNIGO4T[2]       OR2        Y        Out     1.219     8.315       -         
N_32                                   Net        -        -       0.927     -           2         
data_source_0.counter_RNI2OR61[3]      OR2        A        In      -         9.242       -         
data_source_0.counter_RNI2OR61[3]      OR2        Y        Out     1.219     10.462      -         
N_33                                   Net        -        -       0.927     -           2         
data_source_0.counter_RNILOIG1[4]      OR2        A        In      -         11.389      -         
data_source_0.counter_RNILOIG1[4]      OR2        Y        Out     1.219     12.608      -         
N_34                                   Net        -        -       2.844     -           4         
data_source_0.counter_RNI9Q9Q1[5]      OR2A       B        In      -         15.452      -         
data_source_0.counter_RNI9Q9Q1[5]      OR2A       Y        Out     1.554     17.006      -         
N_35                                   Net        -        -       0.927     -           2         
data_source_0.counter_RNIUS042[6]      OR2        A        In      -         17.933      -         
data_source_0.counter_RNIUS042[6]      OR2        Y        Out     1.219     19.153      -         
N_36                                   Net        -        -       1.938     -           3         
data_source_0.counter_RNIB5FN2[7]      OR3A       C        In      -         21.090      -         
data_source_0.counter_RNIB5FN2[7]      OR3A       Y        Out     1.804     22.894      -         
N_38                                   Net        -        -       1.938     -           3         
data_source_0.counter_RNI3B613[9]      OR2A       B        In      -         24.832      -         
data_source_0.counter_RNI3B613[9]      OR2A       Y        Out     1.554     26.386      -         
N_39                                   Net        -        -       1.938     -           3         
data_source_0.counter_RNI3DP13[10]     OR2A       B        In      -         28.324      -         
data_source_0.counter_RNI3DP13[10]     OR2A       Y        Out     1.554     29.877      -         
N_40                                   Net        -        -       0.927     -           2         
data_source_0.counter_RNI4GC23[11]     OR2A       B        In      -         30.804      -         
data_source_0.counter_RNI4GC23[11]     OR2A       Y        Out     1.554     32.358      -         
N_41                                   Net        -        -       0.927     -           2         
data_source_0.counter_RNI6KV23[12]     OR2A       B        In      -         33.285      -         
data_source_0.counter_RNI6KV23[12]     OR2A       Y        Out     1.554     34.839      -         
N_42                                   Net        -        -       0.927     -           2         
data_source_0.counter_RNI9PI33[13]     OR2A       B        In      -         35.766      -         
data_source_0.counter_RNI9PI33[13]     OR2A       Y        Out     1.554     37.320      -         
N_43                                   Net        -        -       0.927     -           2         
data_source_0.counter_RNO_0[15]        OR2A       B        In      -         38.247      -         
data_source_0.counter_RNO_0[15]        OR2A       Y        Out     1.554     39.800      -         
N_44                                   Net        -        -       0.773     -           1         
data_source_0.counter_RNO[15]          XA1A       A        In      -         40.573      -         
data_source_0.counter_RNO[15]          XA1A       Y        Out     1.157     41.730      -         
counter_n15                            Net        -        -       0.773     -           1         
data_source_0.counter[15]              DFN1C0     D        In      -         42.502      -         
===================================================================================================
Total path delay (propagation time + setup) of 43.797 is 23.333(53.3%) logic and 20.464(46.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: modulator|output_signal_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                          Arrival            
Instance                          Reference                                  Type       Pin     Net                 Time        Slack  
                                  Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------
data_source_0.data_index[6]       modulator|output_signal_inferred_clock     DFN1C0     Q       data_index[6]       1.771       978.943
data_source_0.data_index[5]       modulator|output_signal_inferred_clock     DFN1C0     Q       data_index[5]       1.771       979.277
data_source_0.data_index[1]       modulator|output_signal_inferred_clock     DFN1C0     Q       data_index[1]       1.771       980.802
data_source_0.data_index[2]       modulator|output_signal_inferred_clock     DFN1C0     Q       data_index[2]       1.771       981.649
data_source_0.data_index[0]       modulator|output_signal_inferred_clock     DFN1P0     Q       data_index[0]       1.771       982.760
data_source_0.data_index[7]       modulator|output_signal_inferred_clock     DFN1C0     Q       data_index[7]       1.771       983.236
data_source_0.data_index_0[3]     modulator|output_signal_inferred_clock     DFN1C0     Q       data_index_0[3]     1.771       983.420
data_source_0.data_index_0[4]     modulator|output_signal_inferred_clock     DFN1C0     Q       data_index_0[4]     1.771       983.471
data_source_0.data_index[3]       modulator|output_signal_inferred_clock     DFN1C0     Q       data_index[3]       1.395       984.193
data_source_0.data_index[4]       modulator|output_signal_inferred_clock     DFN1C0     Q       data_index[4]       1.771       985.258
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                          Required            
Instance                          Reference                                  Type       Pin     Net                 Time         Slack  
                                  Clock                                                                                                 
----------------------------------------------------------------------------------------------------------------------------------------
data_source_0.data_index[4]       modulator|output_signal_inferred_clock     DFN1C0     D       data_index_3[4]     998.622      978.943
data_source_0.data_index_0[4]     modulator|output_signal_inferred_clock     DFN1C0     D       data_index_3[4]     998.622      978.943
data_source_0.data_index[1]       modulator|output_signal_inferred_clock     DFN1C0     D       data_index_3[1]     998.622      979.098
data_source_0.data_index[2]       modulator|output_signal_inferred_clock     DFN1C0     D       data_index_3[2]     998.622      979.098
data_source_0.data_index[7]       modulator|output_signal_inferred_clock     DFN1C0     D       data_index_3[7]     998.622      979.098
data_source_0.data_index[5]       modulator|output_signal_inferred_clock     DFN1C0     D       I_14                998.705      983.078
data_source_0.data_index[6]       modulator|output_signal_inferred_clock     DFN1C0     D       I_17                998.705      983.078
data_source_0.data_index[3]       modulator|output_signal_inferred_clock     DFN1C0     D       I_9                 998.705      986.882
data_source_0.data_index_0[3]     modulator|output_signal_inferred_clock     DFN1C0     D       I_9                 998.705      986.882
data_source_0.data_index[0]       modulator|output_signal_inferred_clock     DFN1P0     D       I_4                 998.705      990.837
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            1.378
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         998.622

    - Propagation time:                      19.679
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 978.943

    Number of logic level(s):                3
    Starting point:                          data_source_0.data_index[6] / Q
    Ending point:                            data_source_0.data_index[4] / D
    The start point is clocked by            modulator|output_signal_inferred_clock [rising] on pin CLK
    The end   point is clocked by            modulator|output_signal_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
data_source_0.data_index[6]                DFN1C0     Q        Out     1.771     1.771       -         
data_index[6]                              Net        -        -       5.788     -           22        
data_source_0.data_index_RNIBTP8_2[5]      NOR2       B        In      -         7.559       -         
data_source_0.data_index_RNIBTP8_2[5]      NOR2       Y        Out     1.554     9.113       -         
N_5_0                                      Net        -        -       3.667     -           7         
data_source_0.data_index_0_RNI19NT[4]      NOR3C      C        In      -         12.780      -         
data_source_0.data_index_0_RNI19NT[4]      NOR3C      Y        Out     1.599     14.379      -         
m115_3                                     Net        -        -       2.844     -           4         
data_source_0.data_index_0_RNILCHS1[4]     AOI1B      A        In      -         17.223      -         
data_source_0.data_index_0_RNILCHS1[4]     AOI1B      Y        Out     1.529     18.752      -         
data_index_3[4]                            Net        -        -       0.927     -           2         
data_source_0.data_index[4]                DFN1C0     D        In      -         19.679      -         
=======================================================================================================
Total path delay (propagation time + setup) of 21.057 is 7.830(37.2%) logic and 13.226(62.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_core|GLA_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                           Arrival            
Instance                    Reference                       Type       Pin     Net             Time        Slack  
                            Clock                                                                                 
------------------------------------------------------------------------------------------------------------------
main_clock_0.counter[1]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[1]      1.771       985.333
main_clock_0.counter[2]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[2]      1.771       985.479
main_clock_0.counter[0]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[0]      1.771       985.676
main_clock_0.counter[4]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[4]      1.771       986.243
main_clock_0.counter[3]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[3]      1.771       987.329
main_clock_0.counter[5]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[5]      1.771       987.601
main_clock_0.counter[6]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[6]      1.771       989.856
main_clock_0.counter[7]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[7]      1.771       990.324
main_clock_0.clock_out      pll_core|GLA_inferred_clock     DFN1C0     Q       clock_out_i     1.771       994.061
==================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                             Required            
Instance                    Reference                       Type       Pin     Net               Time         Slack  
                            Clock                                                                                    
---------------------------------------------------------------------------------------------------------------------
main_clock_0.counter[4]     pll_core|GLA_inferred_clock     DFN1C0     D       I_12_0            998.705      985.333
main_clock_0.counter[5]     pll_core|GLA_inferred_clock     DFN1C0     D       I_14_0            998.705      985.726
main_clock_0.counter[6]     pll_core|GLA_inferred_clock     DFN1C0     D       I_17_0            998.705      985.726
main_clock_0.counter[7]     pll_core|GLA_inferred_clock     DFN1C0     D       I_20_0            998.705      985.726
main_clock_0.clock_out      pll_core|GLA_inferred_clock     DFN1C0     D       clock_out_RNO     998.705      985.909
main_clock_0.counter[0]     pll_core|GLA_inferred_clock     DFN1C0     D       counter_3[0]      998.622      986.699
main_clock_0.counter[2]     pll_core|GLA_inferred_clock     DFN1C0     D       I_7_0             998.705      989.635
main_clock_0.counter[3]     pll_core|GLA_inferred_clock     DFN1C0     D       I_9_0             998.705      989.685
main_clock_0.counter[1]     pll_core|GLA_inferred_clock     DFN1C0     D       I_5_0             998.705      990.837
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            1.295
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         998.705

    - Propagation time:                      13.372
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 985.333

    Number of logic level(s):                3
    Starting point:                          main_clock_0.counter[1] / Q
    Ending point:                            main_clock_0.counter[4] / D
    The start point is clocked by            pll_core|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_core|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
main_clock_0.counter[1]             DFN1C0     Q        Out     1.771     1.771       -         
counter[1]                          Net        -        -       3.074     -           5         
main_clock_0.un5_counter_1.I_10     AND3       B        In      -         4.845       -         
main_clock_0.un5_counter_1.I_10     AND3       Y        Out     1.458     6.302       -         
DWACT_FINC_E[0]                     Net        -        -       2.844     -           4         
main_clock_0.un5_counter_1.I_11     NOR2B      B        In      -         9.146       -         
main_clock_0.un5_counter_1.I_11     NOR2B      Y        Out     1.508     10.654      -         
N_5                                 Net        -        -       0.773     -           1         
main_clock_0.un5_counter_1.I_12     XOR2       A        In      -         11.426      -         
main_clock_0.un5_counter_1.I_12     XOR2       Y        Out     1.174     12.600      -         
I_12_0                              Net        -        -       0.773     -           1         
main_clock_0.counter[4]             DFN1C0     D        In      -         13.372      -         
================================================================================================
Total path delay (propagation time + setup) of 14.667 is 7.204(49.1%) logic and 7.463(50.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 112MB peak: 113MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 112MB peak: 113MB)

--------------------------------------------------------------------------------
Target Part: AGLN250V2_VQFP100_STD
Report for cell top.verilog
  Core Cell usage:
              cell count     area count*area
              AND2     3      1.0        3.0
              AND3    12      1.0       12.0
               AO1     8      1.0        8.0
              AO1A     2      1.0        2.0
              AO1B     3      1.0        3.0
              AO1C     1      1.0        1.0
              AOI1     2      1.0        2.0
             AOI1B     5      1.0        5.0
              AX1C     4      1.0        4.0
              AXO3     2      1.0        2.0
              AXO7     2      1.0        2.0
             AXOI4     1      1.0        1.0
             AXOI5     2      1.0        2.0
            CLKINT     2      0.0        0.0
               GND     7      0.0        0.0
               INV     1      1.0        1.0
             MIN3X     1      1.0        1.0
               MX2    27      1.0       27.0
              MX2A    19      1.0       19.0
              MX2B     6      1.0        6.0
              MX2C     3      1.0        3.0
              NOR2    11      1.0       11.0
             NOR2A    13      1.0       13.0
             NOR2B    67      1.0       67.0
              NOR3     2      1.0        2.0
             NOR3A     7      1.0        7.0
             NOR3B    14      1.0       14.0
             NOR3C     7      1.0        7.0
               OA1     2      1.0        2.0
              OA1B     2      1.0        2.0
              OA1C     2      1.0        2.0
               OR2     9      1.0        9.0
              OR2A    12      1.0       12.0
              OR2B     1      1.0        1.0
               OR3     4      1.0        4.0
              OR3A     1      1.0        1.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC     7      0.0        0.0
               XA1    17      1.0       17.0
              XA1A     7      1.0        7.0
              XAI1     6      1.0        6.0
             XNOR2     5      1.0        5.0
              XOR2    16      1.0       16.0


            DFN1C0    33      1.0       33.0
            DFN1E1     4      1.0        4.0
          DFN1E1C0    48      1.0       48.0
          DFN1E1P0     5      1.0        5.0
            DFN1P0     8      1.0        8.0
                   -----          ----------
             TOTAL   425               407.0


  IO Cell usage:
              cell count
            CLKBUF     1
             INBUF     3
            OUTBUF    21
                   -----
             TOTAL    25


Core Cells         : 407 of 6144 (7%)
IO Cells           : 25

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 25MB peak: 113MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri May 26 16:34:47 2017

###########################################################]
