/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [8:0] _03_;
  wire [5:0] _04_;
  wire [4:0] _05_;
  reg [8:0] _06_;
  wire [7:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire [24:0] celloutsig_0_21z;
  wire [21:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_27z;
  wire [15:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [11:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [7:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [7:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [28:0] celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire [19:0] celloutsig_0_57z;
  wire [4:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [2:0] celloutsig_0_65z;
  wire celloutsig_0_67z;
  wire [12:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_85z;
  wire [3:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_97z;
  wire [6:0] celloutsig_0_98z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[8] ? in_data[61] : in_data[70];
  assign celloutsig_0_18z = celloutsig_0_17z ? celloutsig_0_3z : celloutsig_0_2z;
  assign celloutsig_0_16z = ~(in_data[93] & celloutsig_0_6z);
  assign celloutsig_0_24z = ~(celloutsig_0_0z & in_data[76]);
  assign celloutsig_0_51z = !(celloutsig_0_50z[1] ? celloutsig_0_35z[10] : celloutsig_0_7z);
  assign celloutsig_1_18z = !(celloutsig_1_11z ? celloutsig_1_10z : celloutsig_1_1z);
  assign celloutsig_1_9z = ~(celloutsig_1_2z[5] | celloutsig_1_3z);
  assign celloutsig_0_38z = ~((_00_ | celloutsig_0_20z[1]) & _01_);
  assign celloutsig_1_11z = ~((celloutsig_1_2z[5] | celloutsig_1_6z) & (celloutsig_1_8z | celloutsig_1_1z));
  assign celloutsig_1_19z = ~((in_data[129] | celloutsig_1_0z) & (celloutsig_1_9z | _02_));
  assign celloutsig_0_3z = in_data[20] | in_data[4];
  assign celloutsig_0_85z = celloutsig_0_37z | celloutsig_0_30z;
  assign celloutsig_1_1z = in_data[182] | in_data[137];
  assign celloutsig_1_8z = in_data[107] | in_data[166];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _03_ <= 9'h000;
    else _03_ <= celloutsig_0_28z[14:6];
  reg [4:0] _23_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _23_ <= 5'h00;
    else _23_ <= { celloutsig_0_8z[3:2], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z };
  assign { _05_[4:2], _00_, _05_[0] } = _23_;
  reg [5:0] _24_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 6'h00;
    else _24_ <= { in_data[100:97], celloutsig_1_1z, celloutsig_1_1z };
  assign { _04_[5:2], _02_, _04_[0] } = _24_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _06_ <= 9'h000;
    else _06_ <= { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_3z };
  reg [7:0] _26_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _26_ <= 8'h00;
    else _26_ <= celloutsig_0_21z[17:10];
  assign { _07_[7:4], _01_, _07_[2:0] } = _26_;
  assign celloutsig_0_65z = { _01_, _07_[2], celloutsig_0_2z } & celloutsig_0_4z[4:2];
  assign celloutsig_1_2z = { in_data[168:167], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } & { in_data[121:114], celloutsig_1_0z };
  assign celloutsig_0_42z = { celloutsig_0_3z, celloutsig_0_1z } / { 1'h1, celloutsig_0_1z[2:1], in_data[0] };
  assign celloutsig_0_98z = { celloutsig_0_54z[4:1], celloutsig_0_59z, celloutsig_0_85z, celloutsig_0_18z } / { 1'h1, celloutsig_0_57z[10:5] };
  assign celloutsig_0_19z = { in_data[35:30], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_7z } / { 1'h1, celloutsig_0_3z, _06_, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_15z[2:0], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_6z } / { 1'h1, celloutsig_0_8z[2:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_28z = { celloutsig_0_4z[6:0], _06_ } / { 1'h1, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_49z = { celloutsig_0_20z[11:2], celloutsig_0_38z } == { celloutsig_0_22z[3:1], celloutsig_0_30z, celloutsig_0_37z, celloutsig_0_31z, celloutsig_0_37z };
  assign celloutsig_0_5z = { in_data[34:1], celloutsig_0_2z } == { in_data[32:18], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_64z = celloutsig_0_58z[3:0] == { celloutsig_0_44z[2:0], celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[150:148], celloutsig_1_1z } == in_data[136:133];
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z } == { in_data[28:27], celloutsig_0_7z };
  assign celloutsig_0_11z = { in_data[63:61], celloutsig_0_3z } == { _05_[4:2], celloutsig_0_5z };
  assign celloutsig_0_30z = celloutsig_0_20z[4:2] == { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_24z };
  assign celloutsig_0_37z = { celloutsig_0_19z[11:3], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_35z } <= { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_36z };
  assign celloutsig_0_2z = { in_data[82:80], celloutsig_0_1z } <= { in_data[26:24], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_23z[7:3], celloutsig_0_6z } <= { celloutsig_0_20z[9:7], celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_24z };
  assign celloutsig_1_6z = ! { celloutsig_1_2z[7:4], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_10z = ! in_data[156:152];
  assign celloutsig_0_52z = { celloutsig_0_28z[10:5], celloutsig_0_51z } || { celloutsig_0_49z, celloutsig_0_13z, celloutsig_0_32z };
  assign celloutsig_0_29z = { celloutsig_0_15z[4:1], celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_27z } || { celloutsig_0_21z[15:14], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_34z = { in_data[24:12], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_10z } < { celloutsig_0_28z[14:0], celloutsig_0_6z, celloutsig_0_29z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_47z = { celloutsig_0_19z[8:6], celloutsig_0_34z } < { celloutsig_0_22z[4:2], celloutsig_0_5z };
  assign celloutsig_0_56z = { in_data[87:81], celloutsig_0_1z, celloutsig_0_29z } < { celloutsig_0_23z[9:1], celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_6z = { celloutsig_0_1z[1:0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } < { celloutsig_0_4z[7:4], celloutsig_0_3z };
  assign celloutsig_0_7z = in_data[80:78] < { celloutsig_0_1z[1:0], celloutsig_0_6z };
  assign celloutsig_0_40z = celloutsig_0_27z[4] & ~(celloutsig_0_25z);
  assign celloutsig_0_17z = celloutsig_0_7z & ~(_06_[0]);
  assign celloutsig_0_31z = { celloutsig_0_6z, celloutsig_0_8z } % { 1'h1, celloutsig_0_19z[10:8], celloutsig_0_30z };
  assign celloutsig_0_44z = { celloutsig_0_21z[24], celloutsig_0_15z, celloutsig_0_17z } % { 1'h1, celloutsig_0_33z[6:2], celloutsig_0_34z, celloutsig_0_29z };
  assign celloutsig_0_54z = { _06_[8:4], celloutsig_0_30z, celloutsig_0_16z, celloutsig_0_43z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_40z, _07_[7:4], _01_, _07_[2:0] } % { 1'h1, celloutsig_0_21z[20:2], celloutsig_0_40z, celloutsig_0_47z, celloutsig_0_13z, _05_[4:2], _00_, _05_[0], celloutsig_0_7z };
  assign celloutsig_0_69z = { in_data[52:44], celloutsig_0_67z, celloutsig_0_65z } % { 1'h1, celloutsig_0_54z[16:6], celloutsig_0_67z };
  assign celloutsig_0_27z = celloutsig_0_22z[7:3] % { 1'h1, _05_[3:2], _00_, _05_[0] };
  assign celloutsig_0_35z = { celloutsig_0_20z[7:2], celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_8z } * { celloutsig_0_33z[1:0], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_97z = { celloutsig_0_78z[12:2], celloutsig_0_0z } * { _06_[7:5], _03_ };
  assign celloutsig_0_1z = in_data[9:7] * in_data[82:80];
  assign celloutsig_0_59z = | { celloutsig_0_52z, celloutsig_0_46z, celloutsig_0_37z, celloutsig_0_22z[5:4], celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_67z = | { celloutsig_0_64z, celloutsig_0_37z, celloutsig_0_33z, celloutsig_0_25z };
  assign celloutsig_1_0z = | in_data[134:124];
  assign celloutsig_0_36z = ^ celloutsig_0_28z[15:11];
  assign celloutsig_0_43z = ^ { celloutsig_0_4z[7:4], celloutsig_0_34z };
  assign celloutsig_0_13z = ^ in_data[61:55];
  assign celloutsig_0_50z = { celloutsig_0_40z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_40z, celloutsig_0_24z, celloutsig_0_32z } >> { celloutsig_0_28z[15:7], celloutsig_0_17z };
  assign celloutsig_1_5z = in_data[172:169] >> in_data[139:136];
  assign celloutsig_0_21z = { in_data[80], celloutsig_0_20z, celloutsig_0_16z, _06_, celloutsig_0_16z, celloutsig_0_10z } >> { celloutsig_0_20z[10:4], _05_[4:2], _00_, _05_[0], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_33z = { _06_[4:1], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_3z } << { celloutsig_0_32z, celloutsig_0_6z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_29z };
  assign celloutsig_0_57z = { _05_[0], _07_[7:4], _01_, _07_[2:0], celloutsig_0_50z, celloutsig_0_40z } << { celloutsig_0_54z[10:5], celloutsig_0_25z, celloutsig_0_42z, celloutsig_0_49z, celloutsig_0_16z, celloutsig_0_56z, celloutsig_0_24z, celloutsig_0_32z };
  assign celloutsig_0_23z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_0z } << celloutsig_0_22z[20:11];
  assign celloutsig_0_32z = celloutsig_0_21z[23:19] <<< { celloutsig_0_31z[2:0], celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_4z = { celloutsig_0_1z[2:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z } <<< { in_data[83:77], celloutsig_0_0z };
  assign celloutsig_0_78z = { celloutsig_0_33z[7:1], celloutsig_0_49z, celloutsig_0_65z, celloutsig_0_8z } <<< { celloutsig_0_69z, celloutsig_0_18z, celloutsig_0_47z };
  assign celloutsig_0_15z = { _06_[7:3], celloutsig_0_13z } <<< { _06_[6:4], celloutsig_0_12z };
  assign celloutsig_0_58z = celloutsig_0_54z[14:10] ~^ { celloutsig_0_57z[18:16], celloutsig_0_43z, celloutsig_0_29z };
  assign celloutsig_0_8z = { in_data[64], celloutsig_0_1z } ~^ in_data[70:67];
  assign celloutsig_0_12z = { celloutsig_0_8z[2:1], celloutsig_0_5z } ~^ in_data[37:35];
  assign celloutsig_0_22z = { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_12z } ~^ { in_data[45:26], celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_0_46z = ~((celloutsig_0_6z & celloutsig_0_3z) | celloutsig_0_29z);
  assign _04_[1] = _02_;
  assign _05_[1] = _00_;
  assign _07_[3] = _01_;
  assign { out_data[128], out_data[96], out_data[43:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
