Analysis & Synthesis report for Cyclone10GX_SoM_MAX10
Sun Jul 28 01:19:47 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state
 11. State Machine - |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state
 12. State Machine - |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|start_state
 13. State Machine - |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det|bus_state
 14. State Machine - |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state
 15. State Machine - |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state
 16. State Machine - |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state
 17. State Machine - |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|DRsize
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 25. Source assignments for mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_b_module:mcu_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 26. Source assignments for mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 27. Source assignments for mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 28. Source assignments for mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 29. Source assignments for mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 30. Source assignments for mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 31. Source assignments for mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 32. Source assignments for mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_33b1:auto_generated
 33. Source assignments for mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_h0b1:auto_generated
 34. Source assignments for mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 35. Source assignments for mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 36. Source assignments for mcu_system:cpu|mcu_system_ram:ram|altsyncram:the_altsyncram|altsyncram_8jf1:auto_generated
 37. Source assignments for mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_demux:cmd_demux
 38. Source assignments for mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 39. Source assignments for mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_demux:rsp_demux
 40. Source assignments for mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 41. Source assignments for mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_demux:rsp_demux_002
 42. Source assignments for mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_demux:rsp_demux_003
 43. Source assignments for mcu_system:cpu|altera_reset_controller:rst_controller
 44. Source assignments for mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 45. Source assignments for mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 46. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a
 47. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
 48. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_b_module:mcu_system_cpu_cpu_register_bank_b
 49. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_b_module:mcu_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
 50. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 51. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram
 52. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 53. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 54. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 55. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 56. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 57. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy
 58. Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c
 59. Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr
 60. Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter
 61. Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter
 62. Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det
 63. Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen
 64. Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo
 65. Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram
 66. Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo
 67. Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram
 68. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo
 69. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r|scfifo:rfifo
 70. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_ram:ram
 71. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_ram:ram|altsyncram:the_altsyncram
 72. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 73. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 74. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator
 75. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_csr_translator
 76. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 77. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator
 78. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 79. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 80. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent
 81. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 82. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo
 83. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_csr_agent
 84. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_csr_agent|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo
 86. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
 87. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 88. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent
 90. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 91. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo
 92. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router:router|mcu_system_mm_interconnect_0_router_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_001:router_001|mcu_system_mm_interconnect_0_router_001_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_002:router_002|mcu_system_mm_interconnect_0_router_002_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_003:router_003|mcu_system_mm_interconnect_0_router_003_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_002:router_004|mcu_system_mm_interconnect_0_router_002_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_002:router_005|mcu_system_mm_interconnect_0_router_002_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 99. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
100. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
101. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
102. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
103. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
104. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
105. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
106. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
107. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
108. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
109. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
110. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
111. Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
112. Parameter Settings for User Entity Instance: mcu_system:cpu|altera_reset_controller:rst_controller
113. Parameter Settings for User Entity Instance: mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
114. Parameter Settings for User Entity Instance: mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
115. altsyncram Parameter Settings by Entity Instance
116. scfifo Parameter Settings by Entity Instance
117. Port Connectivity Checks: "mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
118. Port Connectivity Checks: "mcu_system:cpu|altera_reset_controller:rst_controller"
119. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
120. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
121. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
122. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_003:router_003|mcu_system_mm_interconnect_0_router_003_default_decode:the_default_decode"
123. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_002:router_002|mcu_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
124. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_001:router_001|mcu_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
125. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router:router|mcu_system_mm_interconnect_0_router_default_decode:the_default_decode"
126. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo"
127. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent"
128. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
129. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
130. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo"
131. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_csr_agent"
132. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo"
133. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent"
134. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
135. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
136. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator"
137. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
138. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_csr_translator"
139. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator"
140. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
141. Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
142. Port Connectivity Checks: "mcu_system:cpu|mcu_system_ram:ram"
143. Port Connectivity Checks: "mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic"
144. Port Connectivity Checks: "mcu_system:cpu|mcu_system_jtag:jtag"
145. Port Connectivity Checks: "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo"
146. Port Connectivity Checks: "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det"
147. Port Connectivity Checks: "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm"
148. Port Connectivity Checks: "mcu_system:cpu|altera_avalon_i2c:i2c"
149. Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy"
150. Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
151. Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
152. Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_pib:the_mcu_system_cpu_cpu_nios2_oci_pib"
153. Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo|mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc"
154. Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_dtrace:the_mcu_system_cpu_cpu_nios2_oci_dtrace|mcu_system_cpu_cpu_nios2_oci_td_mode:mcu_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
155. Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_itrace:the_mcu_system_cpu_cpu_nios2_oci_itrace"
156. Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_dbrk:the_mcu_system_cpu_cpu_nios2_oci_dbrk"
157. Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_xbrk:the_mcu_system_cpu_cpu_nios2_oci_xbrk"
158. Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug"
159. Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci"
160. Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_test_bench:the_mcu_system_cpu_cpu_test_bench"
161. Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu"
162. Port Connectivity Checks: "mcu_system:cpu"
163. Post-Synthesis Netlist Statistics for Top Partition
164. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
165. Elapsed Time Per Partition
166. Analysis & Synthesis Messages
167. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul 28 01:19:47 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; Cyclone10GX_SoM_MAX10                           ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 2,267                                           ;
;     Total combinational functions  ; 2,013                                           ;
;     Dedicated logic registers      ; 1,171                                           ;
; Total registers                    ; 1171                                            ;
; Total pins                         ; 45                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 273,480                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                 ;
+------------------------------------------------------------------+--------------------+-----------------------+
; Option                                                           ; Setting            ; Default Value         ;
+------------------------------------------------------------------+--------------------+-----------------------+
; Device                                                           ; 10M08SAU169C8G     ;                       ;
; Top-level entity name                                            ; top                ; Cyclone10GX_SoM_MAX10 ;
; Family name                                                      ; MAX 10             ; Cyclone V             ;
; Use smart compilation                                            ; Off                ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                    ;
; Enable compact report table                                      ; Off                ; Off                   ;
; Restructure Multiplexers                                         ; Auto               ; Auto                  ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                   ;
; Preserve fewer node names                                        ; On                 ; On                    ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001          ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993             ;
; State Machine Processing                                         ; Auto               ; Auto                  ;
; Safe State Machine                                               ; Off                ; Off                   ;
; Extract Verilog State Machines                                   ; On                 ; On                    ;
; Extract VHDL State Machines                                      ; On                 ; On                    ;
; Ignore Verilog initial constructs                                ; Off                ; Off                   ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                  ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                    ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                    ;
; Parallel Synthesis                                               ; On                 ; On                    ;
; DSP Block Balancing                                              ; Auto               ; Auto                  ;
; NOT Gate Push-Back                                               ; On                 ; On                    ;
; Power-Up Don't Care                                              ; On                 ; On                    ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                   ;
; Remove Duplicate Registers                                       ; On                 ; On                    ;
; Ignore CARRY Buffers                                             ; Off                ; Off                   ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                   ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                   ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                   ;
; Ignore LCELL Buffers                                             ; Off                ; Off                   ;
; Ignore SOFT Buffers                                              ; On                 ; On                    ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                   ;
; Optimization Technique                                           ; Balanced           ; Balanced              ;
; Carry Chain Length                                               ; 70                 ; 70                    ;
; Auto Carry Chains                                                ; On                 ; On                    ;
; Auto Open-Drain Pins                                             ; On                 ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                   ;
; Auto ROM Replacement                                             ; On                 ; On                    ;
; Auto RAM Replacement                                             ; On                 ; On                    ;
; Auto DSP Block Replacement                                       ; On                 ; On                    ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                  ;
; Auto Clock Enable Replacement                                    ; On                 ; On                    ;
; Strict RAM Replacement                                           ; Off                ; Off                   ;
; Allow Synchronous Control Signals                                ; On                 ; On                    ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                   ;
; Auto RAM Block Balancing                                         ; On                 ; On                    ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                   ;
; Auto Resource Sharing                                            ; Off                ; Off                   ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                   ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                   ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                   ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                    ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                   ;
; Timing-Driven Synthesis                                          ; On                 ; On                    ;
; Report Parameter Settings                                        ; On                 ; On                    ;
; Report Source Assignments                                        ; On                 ; On                    ;
; Report Connectivity Checks                                       ; On                 ; On                    ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                   ;
; Synchronization Register Chain Length                            ; 2                  ; 2                     ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation    ;
; HDL message level                                                ; Level2             ; Level2                ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                   ;
; Clock MUX Protection                                             ; On                 ; On                    ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                   ;
; Block Design Naming                                              ; Auto               ; Auto                  ;
; SDC constraint protection                                        ; Off                ; Off                   ;
; Synthesis Effort                                                 ; Auto               ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                    ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                   ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                  ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                    ;
+------------------------------------------------------------------+--------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                          ; Library     ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+
; top.sv                                                                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv                                                                                        ;             ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/mcu_system.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/mcu_system.v                                                                 ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c.v                                               ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_clk_cnt.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_clk_cnt.v                                       ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v                                     ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v                                     ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v                                           ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v                                          ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_mstfsm.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_mstfsm.v                                        ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v                                     ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v                                       ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_txout.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_txout.v                                         ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v                                     ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_avalon_sc_fifo.v                                           ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv                                       ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_merlin_burst_uncompressor.sv                               ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_merlin_master_agent.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_merlin_master_agent.sv                                     ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_merlin_master_translator.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_merlin_master_translator.sv                                ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_merlin_slave_agent.sv                                      ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_merlin_slave_translator.sv                                 ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_reset_controller.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_reset_controller.v                                         ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_reset_synchronizer.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_reset_synchronizer.v                                       ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu.v                                                  ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v                                              ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_sysclk.v                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_sysclk.v                           ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_tck.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_tck.v                              ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v                          ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_test_bench.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_test_bench.v                                   ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_irq_mapper.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_irq_mapper.sv                                          ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_jtag.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_jtag.v                                                 ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v                                    ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter.v                  ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux.sv                         ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux_001.sv                     ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux.sv                           ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux_001.sv                       ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv                            ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv                        ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv                        ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv                        ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux.sv                         ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux_001.sv                     ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux.sv                           ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux_001.sv                       ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_ram.hex                                                ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_ram.hex                                                ; mcu_system  ;
; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_ram.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_ram.v                                                  ; mcu_system  ;
; altsyncram.tdf                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                      ;             ;
; stratix_ram_block.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                               ;             ;
; lpm_mux.inc                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                         ;             ;
; lpm_decode.inc                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                      ;             ;
; aglobal181.inc                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                      ;             ;
; a_rdenreg.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                       ;             ;
; altrom.inc                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                          ;             ;
; altram.inc                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                          ;             ;
; altdpram.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                        ;             ;
; db/altsyncram_s0c1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_s0c1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                           ;             ;
; db/altsyncram_0n61.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_0n61.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                   ;             ;
; db/altsyncram_33b1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_33b1.tdf                                                                        ;             ;
; db/altsyncram_h0b1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_h0b1.tdf                                                                        ;             ;
; scfifo.tdf                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                          ;             ;
; a_regfifo.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                       ;             ;
; a_dpfifo.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                        ;             ;
; a_i2fifo.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                        ;             ;
; a_fffifo.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                        ;             ;
; a_f2fifo.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                        ;             ;
; db/scfifo_9621.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/scfifo_9621.tdf                                                                            ;             ;
; db/a_dpfifo_bb01.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_dpfifo_bb01.tdf                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_fefifo_7cf.tdf                                                                           ;             ;
; db/cntr_337.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/cntr_337.tdf                                                                               ;             ;
; db/altsyncram_dtn1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_dtn1.tdf                                                                        ;             ;
; db/cntr_n2b.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/cntr_n2b.tdf                                                                               ;             ;
; alt_jtag_atlantic.v                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                 ;             ;
; db/altsyncram_8jf1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_8jf1.tdf                                                                        ;             ;
; sld_hub.vhd                                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                         ; altera_sld  ;
; db/ip/sld667b28e8/alt_sld_fab.v                                                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab.v                                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                    ;             ;
; sld_rom_sr.vhd                                                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                      ;             ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 2,267         ;
;                                             ;               ;
; Total combinational functions               ; 2013          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1051          ;
;     -- 3 input functions                    ; 554           ;
;     -- <=2 input functions                  ; 408           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1845          ;
;     -- arithmetic mode                      ; 168           ;
;                                             ;               ;
; Total registers                             ; 1171          ;
;     -- Dedicated logic registers            ; 1171          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 45            ;
; Total memory bits                           ; 273480        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; M10_CLK~input ;
; Maximum fan-out                             ; 1162          ;
; Total fan-out                               ; 12988         ;
; Average fan-out                             ; 3.77          ;
+---------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; |top                                                                                                                                    ; 2013 (0)            ; 1171 (0)                  ; 273480      ; 0          ; 0            ; 0       ; 0         ; 45   ; 0            ; 0          ; |top                                                                                                                                                                                                                                                                                                                                               ; top                                        ; work         ;
;    |mcu_system:cpu|                                                                                                                     ; 1862 (0)            ; 1086 (0)                  ; 273480      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu                                                                                                                                                                                                                                                                                                                                ; mcu_system                                 ; mcu_system   ;
;       |altera_avalon_i2c:i2c|                                                                                                           ; 471 (4)             ; 280 (0)                   ; 72          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_avalon_i2c:i2c                                                                                                                                                                                                                                                                                                          ; altera_avalon_i2c                          ; mcu_system   ;
;          |altera_avalon_i2c_clk_cnt:u_clk_cnt|                                                                                          ; 80 (80)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt                                                                                                                                                                                                                                                                      ; altera_avalon_i2c_clk_cnt                  ; mcu_system   ;
;          |altera_avalon_i2c_condt_det:u_condt_det|                                                                                      ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det                                                                                                                                                                                                                                                                  ; altera_avalon_i2c_condt_det                ; mcu_system   ;
;          |altera_avalon_i2c_condt_gen:u_condt_gen|                                                                                      ; 32 (32)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen                                                                                                                                                                                                                                                                  ; altera_avalon_i2c_condt_gen                ; mcu_system   ;
;          |altera_avalon_i2c_csr:u_csr|                                                                                                  ; 90 (90)             ; 90 (90)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr                                                                                                                                                                                                                                                                              ; altera_avalon_i2c_csr                      ; mcu_system   ;
;          |altera_avalon_i2c_fifo:u_rxfifo|                                                                                              ; 13 (13)             ; 9 (9)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo                                                                                                                                                                                                                                                                          ; altera_avalon_i2c_fifo                     ; mcu_system   ;
;             |altsyncram:the_dp_ram|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                    ; altsyncram                                 ; work         ;
;                |altsyncram_h0b1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_h0b1:auto_generated                                                                                                                                                                                                                     ; altsyncram_h0b1                            ; work         ;
;          |altera_avalon_i2c_fifo:u_txfifo|                                                                                              ; 15 (15)             ; 9 (9)                     ; 40          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo                                                                                                                                                                                                                                                                          ; altera_avalon_i2c_fifo                     ; mcu_system   ;
;             |altsyncram:the_dp_ram|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 40          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                    ; altsyncram                                 ; work         ;
;                |altsyncram_33b1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 40          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_33b1:auto_generated                                                                                                                                                                                                                     ; altsyncram_33b1                            ; work         ;
;          |altera_avalon_i2c_mstfsm:u_mstfsm|                                                                                            ; 49 (49)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm                                                                                                                                                                                                                                                                        ; altera_avalon_i2c_mstfsm                   ; mcu_system   ;
;          |altera_avalon_i2c_rxshifter:u_rxshifter|                                                                                      ; 50 (50)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter                                                                                                                                                                                                                                                                  ; altera_avalon_i2c_rxshifter                ; mcu_system   ;
;          |altera_avalon_i2c_spksupp:u_spksupp|                                                                                          ; 26 (26)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_spksupp:u_spksupp                                                                                                                                                                                                                                                                      ; altera_avalon_i2c_spksupp                  ; mcu_system   ;
;          |altera_avalon_i2c_txout:u_txout|                                                                                              ; 65 (65)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txout:u_txout                                                                                                                                                                                                                                                                          ; altera_avalon_i2c_txout                    ; mcu_system   ;
;          |altera_avalon_i2c_txshifter:u_txshifter|                                                                                      ; 39 (39)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter                                                                                                                                                                                                                                                                  ; altera_avalon_i2c_txshifter                ; mcu_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                         ; altera_reset_controller                    ; mcu_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer                  ; mcu_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                  ; mcu_system   ;
;       |mcu_system_cpu:cpu|                                                                                                              ; 982 (0)             ; 578 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu                                                                                                                                                                                                                                                                                                             ; mcu_system_cpu                             ; mcu_system   ;
;          |mcu_system_cpu_cpu:cpu|                                                                                                       ; 982 (691)           ; 578 (308)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu                                                                                                                                                                                                                                                                                      ; mcu_system_cpu_cpu                         ; mcu_system   ;
;             |mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|                                                             ; 291 (36)            ; 270 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci                                                                                                                                                                                                                        ; mcu_system_cpu_cpu_nios2_oci               ; mcu_system   ;
;                |mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|                                      ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper                                                                                                                                      ; mcu_system_cpu_cpu_debug_slave_wrapper     ; mcu_system   ;
;                   |mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|                                     ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk                                                      ; mcu_system_cpu_cpu_debug_slave_sysclk      ; mcu_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                    ; work         ;
;                   |mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|                                           ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck                                                            ; mcu_system_cpu_cpu_debug_slave_tck         ; mcu_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                    ; work         ;
;                   |sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy|                                                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy                                                                            ; sld_virtual_jtag_basic                     ; work         ;
;                |mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|                                            ; 9 (9)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg                                                                                                                                            ; mcu_system_cpu_cpu_nios2_avalon_reg        ; mcu_system   ;
;                |mcu_system_cpu_cpu_nios2_oci_break:the_mcu_system_cpu_cpu_nios2_oci_break|                                              ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_break:the_mcu_system_cpu_cpu_nios2_oci_break                                                                                                                                              ; mcu_system_cpu_cpu_nios2_oci_break         ; mcu_system   ;
;                |mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug|                                              ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug                                                                                                                                              ; mcu_system_cpu_cpu_nios2_oci_debug         ; mcu_system   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                          ; altera_std_synchronizer                    ; work         ;
;                |mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|                                                    ; 114 (114)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem                                                                                                                                                    ; mcu_system_cpu_cpu_nios2_ocimem            ; mcu_system   ;
;                   |mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram|                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram                                                                           ; mcu_system_cpu_cpu_ociram_sp_ram_module    ; mcu_system   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                 ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                            ; work         ;
;             |mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a|                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a                                                                                                                                                                                                         ; mcu_system_cpu_cpu_register_bank_a_module  ; mcu_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ; altsyncram                                 ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                ; altsyncram_s0c1                            ; work         ;
;             |mcu_system_cpu_cpu_register_bank_b_module:mcu_system_cpu_cpu_register_bank_b|                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_b_module:mcu_system_cpu_cpu_register_bank_b                                                                                                                                                                                                         ; mcu_system_cpu_cpu_register_bank_b_module  ; mcu_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_b_module:mcu_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ; altsyncram                                 ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_b_module:mcu_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                ; altsyncram_s0c1                            ; work         ;
;       |mcu_system_jtag:jtag|                                                                                                            ; 142 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag                                                                                                                                                                                                                                                                                                           ; mcu_system_jtag                            ; mcu_system   ;
;          |alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|                                                                          ; 55 (55)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic                                                                                                                                                                                                                                                       ; alt_jtag_atlantic                          ; work         ;
;          |mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r|                                                                        ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r                                                                                                                                                                                                                                                     ; mcu_system_jtag_scfifo_r                   ; mcu_system   ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                        ; scfifo                                     ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                             ; scfifo_9621                                ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                        ; a_dpfifo_bb01                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                ; a_fefifo_7cf                               ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                           ; cntr_337                                   ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                ; altsyncram_dtn1                            ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                  ; cntr_n2b                                   ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                        ; cntr_n2b                                   ; work         ;
;          |mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|                                                                        ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w                                                                                                                                                                                                                                                     ; mcu_system_jtag_scfifo_w                   ; mcu_system   ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                        ; scfifo                                     ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                             ; scfifo_9621                                ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                        ; a_dpfifo_bb01                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                ; a_fefifo_7cf                               ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                           ; cntr_337                                   ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                ; altsyncram_dtn1                            ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                  ; cntr_n2b                                   ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                        ; cntr_n2b                                   ; work         ;
;       |mcu_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 260 (0)             ; 99 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                 ; mcu_system_mm_interconnect_0               ; mcu_system   ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                      ; mcu_system   ;
;          |altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|                                                                                 ; 6 (6)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                      ; mcu_system   ;
;          |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                      ; mcu_system   ;
;          |altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|                                                                                  ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                      ; mcu_system   ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                ; altera_merlin_master_agent                 ; mcu_system   ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                   ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                      ; altera_merlin_master_translator            ; mcu_system   ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                                            ; 5 (5)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                               ; altera_merlin_master_translator            ; mcu_system   ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                  ; mcu_system   ;
;          |altera_merlin_slave_agent:i2c_csr_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_csr_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                  ; mcu_system   ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator             ; mcu_system   ;
;          |altera_merlin_slave_translator:i2c_csr_translator|                                                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_csr_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator             ; mcu_system   ;
;          |altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|                                                             ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator             ; mcu_system   ;
;          |altera_merlin_slave_translator:ram_s1_translator|                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator             ; mcu_system   ;
;          |mcu_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                ; mcu_system_mm_interconnect_0_cmd_demux     ; mcu_system   ;
;          |mcu_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                        ; mcu_system_mm_interconnect_0_cmd_demux_001 ; mcu_system   ;
;          |mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                             ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                ; mcu_system_mm_interconnect_0_cmd_mux       ; mcu_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; altera_merlin_arbitrator                   ; mcu_system   ;
;          |mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                             ; 57 (53)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                ; mcu_system_mm_interconnect_0_cmd_mux       ; mcu_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; altera_merlin_arbitrator                   ; mcu_system   ;
;          |mcu_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 20 (16)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                    ; mcu_system_mm_interconnect_0_cmd_mux       ; mcu_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                   ; mcu_system   ;
;          |mcu_system_mm_interconnect_0_router:router|                                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                      ; mcu_system_mm_interconnect_0_router        ; mcu_system   ;
;          |mcu_system_mm_interconnect_0_router_001:router_001|                                                                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                              ; mcu_system_mm_interconnect_0_router_001    ; mcu_system   ;
;          |mcu_system_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                            ; mcu_system_mm_interconnect_0_rsp_demux     ; mcu_system   ;
;          |mcu_system_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                            ; mcu_system_mm_interconnect_0_rsp_demux     ; mcu_system   ;
;          |mcu_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                ; mcu_system_mm_interconnect_0_rsp_demux     ; mcu_system   ;
;          |mcu_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 41 (41)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                    ; mcu_system_mm_interconnect_0_rsp_mux       ; mcu_system   ;
;          |mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                            ; mcu_system_mm_interconnect_0_rsp_mux_001   ; mcu_system   ;
;       |mcu_system_ram:ram|                                                                                                              ; 1 (1)               ; 0 (0)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_ram:ram                                                                                                                                                                                                                                                                                                             ; mcu_system_ram                             ; mcu_system   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_ram:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;             |altsyncram_8jf1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mcu_system:cpu|mcu_system_ram:ram|altsyncram:the_altsyncram|altsyncram_8jf1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_8jf1                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 151 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                              ; sld_hub                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 150 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 150 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                           ; alt_sld_fab                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 150 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                       ; alt_sld_fab_alt_sld_fab                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 149 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric          ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 149 (107)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                              ; sld_jtag_hub                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg      ; sld_rom_sr                                 ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm    ; sld_shadow_jsm                             ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; Name                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_h0b1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32     ; None               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_33b1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 4            ; 10           ; 4            ; 10           ; 40     ; None               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_b_module:mcu_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None               ;
; mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None               ;
; mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None               ;
; mcu_system:cpu|mcu_system_ram:ram|altsyncram:the_altsyncram|altsyncram_8jf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144 ; mcu_system_ram.hex ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File                                         ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                         ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu                                                                                                                                                                                                                                                      ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_cpu:cpu                                                                                                                                                                                                                                   ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu                                                                                                                                                                                                            ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_avalon_i2c               ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|altera_avalon_i2c:i2c                                                                                                                                                                                                                                ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_irq_mapper:irq_mapper                                                                                                                                                                                                                     ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_jtag:jtag                                                                                                                                                                                                                                 ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                       ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                      ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                       ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                      ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                              ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                          ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                      ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                      ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                      ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                            ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                   ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                              ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                         ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                               ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                     ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_csr_agent                                                                                                                                                               ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo                                                                                                                                                          ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_csr_translator                                                                                                                                                     ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                           ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                      ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent                                                                                                                                                                ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                           ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                      ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router:router                                                                                                                                                            ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_001:router_001                                                                                                                                                    ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_002:router_002                                                                                                                                                    ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_003:router_003                                                                                                                                                    ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_002:router_004                                                                                                                                                    ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_002:router_005                                                                                                                                                    ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                      ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                              ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                          ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                  ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|mcu_system_ram:ram                                                                                                                                                                                                                                   ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |top|mcu_system:cpu|altera_reset_controller:rst_controller                                                                                                                                                                                                               ; C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system.qsys ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state                                   ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+
; Name                    ; stop_state.STOP_SETUP ; stop_state.STOP_SCL_LOW ; stop_state.STOP_LOAD ; stop_state.STOP_IDLE ; stop_state.STOP_DONE ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+
; stop_state.STOP_IDLE    ; 0                     ; 0                       ; 0                    ; 0                    ; 0                    ;
; stop_state.STOP_LOAD    ; 0                     ; 0                       ; 1                    ; 1                    ; 0                    ;
; stop_state.STOP_SCL_LOW ; 0                     ; 1                       ; 0                    ; 1                    ; 0                    ;
; stop_state.STOP_SETUP   ; 1                     ; 0                       ; 0                    ; 1                    ; 0                    ;
; stop_state.STOP_DONE    ; 0                     ; 0                       ; 0                    ; 1                    ; 1                    ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state                                                                                                 ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+
; Name                          ; restart_state.RESTART_DONE ; restart_state.RESTART_HOLD ; restart_state.RESTART_SETUP ; restart_state.RESTART_SCL_LOW ; restart_state.RESTART_LOAD ; restart_state.RESTART_IDLE ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+
; restart_state.RESTART_IDLE    ; 0                          ; 0                          ; 0                           ; 0                             ; 0                          ; 0                          ;
; restart_state.RESTART_LOAD    ; 0                          ; 0                          ; 0                           ; 0                             ; 1                          ; 1                          ;
; restart_state.RESTART_SCL_LOW ; 0                          ; 0                          ; 0                           ; 1                             ; 0                          ; 1                          ;
; restart_state.RESTART_SETUP   ; 0                          ; 0                          ; 1                           ; 0                             ; 0                          ; 1                          ;
; restart_state.RESTART_HOLD    ; 0                          ; 1                          ; 0                           ; 0                             ; 0                          ; 1                          ;
; restart_state.RESTART_DONE    ; 1                          ; 0                          ; 0                           ; 0                             ; 0                          ; 1                          ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|start_state              ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; start_state.START_DONE ; start_state.START_HOLD ; start_state.START_LOAD ; start_state.START_IDLE ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; start_state.START_IDLE ; 0                      ; 0                      ; 0                      ; 0                      ;
; start_state.START_LOAD ; 0                      ; 0                      ; 1                      ; 1                      ;
; start_state.START_HOLD ; 0                      ; 1                      ; 0                      ; 1                      ;
; start_state.START_DONE ; 1                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det|bus_state        ;
+------------------------+------------------------+------------------------+--------------------+--------------------+
; Name                   ; bus_state.BUS_COUNTING ; bus_state.BUS_LOAD_CNT ; bus_state.BUS_BUSY ; bus_state.BUS_IDLE ;
+------------------------+------------------------+------------------------+--------------------+--------------------+
; bus_state.BUS_IDLE     ; 0                      ; 0                      ; 0                  ; 0                  ;
; bus_state.BUS_BUSY     ; 0                      ; 0                      ; 1                  ; 1                  ;
; bus_state.BUS_LOAD_CNT ; 0                      ; 1                      ; 0                  ; 1                  ;
; bus_state.BUS_COUNTING ; 1                      ; 0                      ; 0                  ; 1                  ;
+------------------------+------------------------+------------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state                                                                                                  ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+
; Name                          ; tx_shiftfsm_state.TX_DONE ; tx_shiftfsm_state.TX_CLK_HOLD ; tx_shiftfsm_state.TX_CLK_HIGH ; tx_shiftfsm_state.TX_CLK_LOW ; tx_shiftfsm_state.TX_CLK_LOAD ; tx_shiftfsm_state.TX_IDLE ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+
; tx_shiftfsm_state.TX_IDLE     ; 0                         ; 0                             ; 0                             ; 0                            ; 0                             ; 0                         ;
; tx_shiftfsm_state.TX_CLK_LOAD ; 0                         ; 0                             ; 0                             ; 0                            ; 1                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_LOW  ; 0                         ; 0                             ; 0                             ; 1                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_HIGH ; 0                         ; 0                             ; 1                             ; 0                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_HOLD ; 0                         ; 1                             ; 0                             ; 0                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_DONE     ; 1                         ; 0                             ; 0                             ; 0                            ; 0                             ; 1                         ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state                                                                                           ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+
; Name                          ; rx_shiftfsm_state.RX_DONE ; rx_shiftfsm_state.RX_HOLD ; rx_shiftfsm_state.RX_CLK_HIGH ; rx_shiftfsm_state.RX_CLK_LOW ; rx_shiftfsm_state.RX_CLK_LOAD ; rx_shiftfsm_state.IDLE ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+
; rx_shiftfsm_state.IDLE        ; 0                         ; 0                         ; 0                             ; 0                            ; 0                             ; 0                      ;
; rx_shiftfsm_state.RX_CLK_LOAD ; 0                         ; 0                         ; 0                             ; 0                            ; 1                             ; 1                      ;
; rx_shiftfsm_state.RX_CLK_LOW  ; 0                         ; 0                         ; 0                             ; 1                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_CLK_HIGH ; 0                         ; 0                         ; 1                             ; 0                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_HOLD     ; 0                         ; 1                         ; 0                             ; 0                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_DONE     ; 1                         ; 0                         ; 0                             ; 0                            ; 0                             ; 1                      ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state                                                                                                                                                                                                                     ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+
; Name                           ; mst_fsm_state.PRE_IDLE ; mst_fsm_state.GEN_STOP ; mst_fsm_state.BUS_HOLD ; mst_fsm_state.GEN_RESTART_7BIT ; mst_fsm_state.GEN_7BIT_ADDR ; mst_fsm_state.RX_BYTE ; mst_fsm_state.TX_BYTE ; mst_fsm_state.POP_TX_FIFO ; mst_fsm_state.GEN_START ; mst_fsm_state.PRE_START ; mst_fsm_state.IDLE ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+
; mst_fsm_state.IDLE             ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 0                  ;
; mst_fsm_state.PRE_START        ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 1                       ; 1                  ;
; mst_fsm_state.GEN_START        ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 1                       ; 0                       ; 1                  ;
; mst_fsm_state.POP_TX_FIFO      ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 1                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.TX_BYTE          ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 1                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.RX_BYTE          ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 1                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_7BIT_ADDR    ; 0                      ; 0                      ; 0                      ; 0                              ; 1                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_RESTART_7BIT ; 0                      ; 0                      ; 0                      ; 1                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.BUS_HOLD         ; 0                      ; 0                      ; 1                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_STOP         ; 0                      ; 1                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.PRE_IDLE         ; 1                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                          ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                           ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|av_chipselect_pre                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr|readdata_dly2[16..31]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_im:the_mcu_system_cpu_cpu_nios2_oci_im|trc_wrap                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_im:the_mcu_system_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_dbrk:the_mcu_system_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_dbrk:the_mcu_system_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_dbrk:the_mcu_system_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_xbrk:the_mcu_system_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[0][75]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[2][75]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[2][74]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                             ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                             ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                             ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                             ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                             ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                             ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                             ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                             ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                             ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                             ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                             ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                             ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                             ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                             ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                             ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                            ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                            ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                            ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                          ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                          ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                          ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                          ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                          ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                          ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                             ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                             ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                             ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                             ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                             ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                             ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[2][53]                                                                                                                                                                         ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[2][60]                                                                                                                                                                         ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[2][59]                                                                                                                                                                         ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[2][60]                                                                                                                                                                         ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                          ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                          ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                          ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                          ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                          ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                          ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|gen_stop_state                                                                                                                                                                                                         ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|stop_en                                                                                                                                                                                                                ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                               ; Merged with mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                                        ; Merged with mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                        ; Merged with mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_csr_translator|waitrequest_reset_override                                                                                                                                                    ; Merged with mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                     ; Merged with mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                                                                                                     ; Merged with mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                          ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                          ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                          ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                          ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                          ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                          ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                             ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                             ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                             ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                             ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                             ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                             ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                          ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                          ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                          ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                          ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                          ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                          ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[0][59]                                                                                                                                                                         ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[0][53]                                                                                                                                                                         ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[0][60]                                                                                                                                                                         ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[0][53]                                                                                                                                                                         ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[1][59]                                                                                                                                                                         ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[1][53]                                                                                                                                                                         ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[1][60]                                                                                                                                                                         ; Merged with mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[1][53]                                                                                                                                                                         ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[2][60]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_break:the_mcu_system_cpu_cpu_nios2_oci_break|trigger_state                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[1][53]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[0][53]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_dbrk:the_mcu_system_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_break:the_mcu_system_cpu_cpu_nios2_oci_break|trigbrktype                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[2][61]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[2][91]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[1][91]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[0][91]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state~4                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state~5                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~4                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~5                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~6                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|start_state~4                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|start_state~5                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det|bus_state~4                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det|bus_state~5                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~4                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~5                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~6                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~4                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~5                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~6                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~4                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~5                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~6                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~7                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|pop_tx_fifo_state                                                                                                                                                                                                      ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.POP_TX_FIFO                                                                                                                                                                                              ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|tx_byte_state                                                                                                                                                                                                          ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.TX_BYTE                                                                                                                                                                                                  ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_7BIT_ADDR                                                                                                                                                                                            ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|gen_7bit_addr_state                                                                                                                                                                                                    ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|rx_byte_state                                                                                                                                                                                                          ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.RX_BYTE                                                                                                                                                                                                  ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_DONE                                                                                                                                                                                        ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_shift_done_gen                                                                                                                                                                                            ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_CLK_LOW                                                                                                                                                                                     ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_scl_low_cnt_en                                                                                                                                                                                            ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_DONE                                                                                                                                                                                        ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_shift_done_gen                                                                                                                                                                                            ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_LOW                                                                                                                                                                                     ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_scl_low_cnt_en                                                                                                                                                                                            ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|restart_en                                                                                                                                                                                                             ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_RESTART_7BIT                                                                                                                                                                                         ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_HOLD                                                                                                                                                                                       ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|restart_hold_cnt_en                                                                                                                                                                                              ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_DONE                                                                                                                                                                                       ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|restart_done                                                                                                                                                                                                     ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_SCL_LOW                                                                                                                                                                                    ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|restart_scl_low_cnt_en                                                                                                                                                                                           ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|stop_en                                                                                                                                                                                                                ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_STOP                                                                                                                                                                                                 ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state.STOP_DONE                                                                                                                                                                                             ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|stop_done                                                                                                                                                                                                        ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state.STOP_SCL_LOW                                                                                                                                                                                          ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|stop_scl_low_cnt_en                                                                                                                                                                                              ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|start_en                                                                                                                                                                                                               ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_START                                                                                                                                                                                                ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|pre_idle_state                                                                                                                                                                                                         ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.PRE_IDLE                                                                                                                                                                                                 ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_DONE                                                                                                                                                                                           ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|start_done                                                                                                                                                                                                       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_HOLD                                                                                                                                                                                           ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|start_hold_cnt_en                                                                                                                                                                                                ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_LOAD                                                                                                                                                                                           ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|load_start_hold_cnt                                                                                                                                                                                              ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det|load_tbuf_cnt                                                                                                                                                                                                    ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_LOAD_CNT                                                                                                                                                                                           ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det|tbuf_cnt_en                                                                                                                                                                                                      ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_COUNTING                                                                                                                                                                                           ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|DRsize.001 ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_IDLE                                                                                                                                                                                           ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|start_sda_out                                                                                                                                                                                                    ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|idle_state                                                                                                                                                                                                             ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.IDLE                                                                                                                                                                                                     ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_IDLE                                                                                                                                                                                               ; Merged with mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det|bus_idle                                                                                                                                                                                                         ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_HOLD                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 344                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                        ; Stuck at GND              ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ;                           ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ;                           ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ;                           ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                           ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                           ; Stuck at GND              ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                             ;
;                                                                                                                                                                                                                                                                                             ;                           ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                             ;
;                                                                                                                                                                                                                                                                                             ;                           ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                             ;
;                                                                                                                                                                                                                                                                                             ;                           ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                              ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                        ; Stuck at GND              ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                          ;
;                                                                                                                                                                                                                                                                                             ;                           ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                          ;
;                                                                                                                                                                                                                                                                                             ;                           ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                          ;
;                                                                                                                                                                                                                                                                                             ;                           ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                           ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[0][53]                                                                                                                                                                       ; Stuck at GND              ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                         ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                         ;
;                                                                                                                                                                                                                                                                                             ;                           ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                         ;
;                                                                                                                                                                                                                                                                                             ;                           ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                          ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_dbrk:the_mcu_system_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                             ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_dbrk:the_mcu_system_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                                    ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_break:the_mcu_system_cpu_cpu_nios2_oci_break|trigbrktype                                                                                  ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[0][75]                                                                                                                                                                       ; Lost Fanouts              ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[1][75],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ;                           ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[2][75]                                                                                                                                                                         ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                                       ; Lost Fanouts              ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[1][74],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ;                           ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[2][74]                                                                                                                                                                         ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                   ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                   ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                   ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                   ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                   ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                   ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                   ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                   ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_dbrk:the_mcu_system_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                   ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_break:the_mcu_system_cpu_cpu_nios2_oci_break|trigger_state                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                        ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[2][60]                                                                                                                                                                       ; Stuck at GND              ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[1][53]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                  ; Stuck at GND              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                        ; Stuck at GND              ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                           ; Stuck at GND              ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                        ; Stuck at GND              ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[2][91]                                                                                                                                                                       ; Stuck at GND              ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo|mem[1][91]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                            ; Stuck at VCC              ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                        ; Stuck at VCC              ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                        ; Stuck at VCC              ; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                               ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~6                                                                                                                                                                                            ; Lost Fanouts              ; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_HOLD                                                                                                                                                                                    ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|DRsize.101 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1171  ;
; Number of registers using Synchronous Clear  ; 79    ;
; Number of registers using Synchronous Load   ; 176   ;
; Number of registers using Asynchronous Clear ; 839   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 480   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[0]                                                                                                                                                                                                                                             ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[1]                                                                                                                                                                                                                                             ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[2]                                                                                                                                                                                                                                             ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[3]                                                                                                                                                                                                                                             ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[4]                                                                                                                                                                                                                                             ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[5]                                                                                                                                                                                                                                             ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[6]                                                                                                                                                                                                                                             ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[7]                                                                                                                                                                                                                                             ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[8]                                                                                                                                                                                                                                             ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[9]                                                                                                                                                                                                                                             ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[10]                                                                                                                                                                                                                                            ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[11]                                                                                                                                                                                                                                            ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[12]                                                                                                                                                                                                                                            ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[13]                                                                                                                                                                                                                                            ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[14]                                                                                                                                                                                                                                            ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[15]                                                                                                                                                                                                                                            ; 2       ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; 11      ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                         ; 9       ;
; mcu_system:cpu|mcu_system_jtag:jtag|t_dav                                                                                                                                                                                                                                                                                       ; 3       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_scl_out                                                                                                                                                                                                                                     ; 1       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_scl_out                                                                                                                                                                                                                                     ; 1       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|restart_scl_out                                                                                                                                                                                                                                    ; 1       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|stop_scl_out                                                                                                                                                                                                                                       ; 1       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|start_sda_out                                                                                                                                                                                                                                      ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|restart_sda_out                                                                                                                                                                                                                                    ; 1       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen|stop_sda_out                                                                                                                                                                                                                                       ; 1       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_sda_out                                                                                                                                                                                                                                     ; 1       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_sda_out                                                                                                                                                                                                                                     ; 1       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr|sda_hold[0]                                                                                                                                                                                                                                                    ; 2       ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                    ; 3       ;
; mcu_system:cpu|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                       ; 1       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_spksupp:u_spksupp|scl_int_reg                                                                                                                                                                                                                                            ; 18      ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo|empty_d2                                                                                                                                                                                                                                                   ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo|empty_d1                                                                                                                                                                                                                                                   ; 3       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter[3]                                                                                                                                                                                                                             ; 8       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftbit_counter[3]                                                                                                                                                                                                                             ; 3       ;
; mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                    ; 20      ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                 ; 6       ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                               ; 2       ;
; mcu_system:cpu|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                       ; 2       ;
; mcu_system:cpu|mcu_system_jtag:jtag|av_waitrequest                                                                                                                                                                                                                                                                              ; 5       ;
; mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                    ; 1       ;
; mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                    ; 4       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_spksupp:u_spksupp|scl_in_synced                                                                                                                                                                                                                                          ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_spksupp:u_spksupp|sda_int_reg                                                                                                                                                                                                                                            ; 16      ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det|scl_int_edge_reg                                                                                                                                                                                                                                   ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det|bus_idle                                                                                                                                                                                                                                           ; 2       ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                 ; 2       ;
; mcu_system:cpu|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                       ; 1       ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                               ; 2       ;
; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                               ; 2       ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                 ; 2       ;
; mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; 1       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr|scl_high[0]                                                                                                                                                                                                                                                    ; 3       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr|scl_low[0]                                                                                                                                                                                                                                                     ; 3       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                       ; 1       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_spksupp:u_spksupp|sda_in_synced                                                                                                                                                                                                                                          ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det|sda_int_edge_reg                                                                                                                                                                                                                                   ; 3       ;
; mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; 1       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_spksupp:u_spksupp|sda_doublesync_a                                                                                                                                                                                                                                       ; 1       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo|empty_d2                                                                                                                                                                                                                                                   ; 2       ;
; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo|empty_d1                                                                                                                                                                                                                                                   ; 3       ;
; mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; 1       ;
; mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                         ; 1       ;
; mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 68                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo|read_address[0]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo|write_address[1]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|E_shift_rot_result[20]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|D_iw[19]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo|write_address[1]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo|read_address[1]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo|internal_used[0]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo|internal_used[1]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_alu_result[10]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_break:the_mcu_system_cpu_cpu_nios2_oci_break|break_readreg[30]                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|sr[37]                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|sr[33]                                                                ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|sr[6]                                                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|sr[29]                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                                    ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[8]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_nx_state                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftbit_counter_nxt[1]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter_nxt[1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|E_logic_result[28]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txout:u_txout|sda_hold_cnt_nxt[14]                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_nx_state                                                                                                                                                                                                                                                        ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|W_rf_wr_data[6]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt|Add1                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_b_module:mcu_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_33b1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_h0b1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|mcu_system_ram:ram|altsyncram:the_altsyncram|altsyncram_8jf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]    ;
+-------------------+-------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                   ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                   ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_b_module:mcu_system_cpu_cpu_register_bank_b ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_b_module:mcu_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                   ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                   ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                         ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                               ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                               ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                               ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                               ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                       ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                               ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                               ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                       ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                               ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                       ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                       ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c ;
+-----------------+-------+---------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                    ;
+-----------------+-------+---------------------------------------------------------+
; USE_AV_ST       ; 0     ; Signed Integer                                          ;
; FIFO_DEPTH      ; 4     ; Signed Integer                                          ;
; FIFO_DEPTH_LOG2 ; 2     ; Signed Integer                                          ;
+-----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr ;
+-----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------+
; USE_AV_ST       ; 0     ; Signed Integer                                                                      ;
; FIFO_DEPTH      ; 4     ; Signed Integer                                                                      ;
; FIFO_DEPTH_LOG2 ; 2     ; Signed Integer                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                                                                                  ;
; RX_CLK_LOAD    ; 001   ; Unsigned Binary                                                                                  ;
; RX_CLK_LOW     ; 010   ; Unsigned Binary                                                                                  ;
; RX_CLK_HIGH    ; 011   ; Unsigned Binary                                                                                  ;
; RX_HOLD        ; 100   ; Unsigned Binary                                                                                  ;
; RX_DONE        ; 101   ; Unsigned Binary                                                                                  ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; TX_IDLE        ; 000   ; Unsigned Binary                                                                                  ;
; TX_CLK_LOAD    ; 001   ; Unsigned Binary                                                                                  ;
; TX_CLK_LOW     ; 010   ; Unsigned Binary                                                                                  ;
; TX_CLK_HIGH    ; 011   ; Unsigned Binary                                                                                  ;
; TX_CLK_HOLD    ; 100   ; Unsigned Binary                                                                                  ;
; TX_DONE        ; 101   ; Unsigned Binary                                                                                  ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; BUS_IDLE       ; 00    ; Unsigned Binary                                                                                  ;
; BUS_BUSY       ; 01    ; Unsigned Binary                                                                                  ;
; BUS_LOAD_CNT   ; 10    ; Unsigned Binary                                                                                  ;
; BUS_COUNTING   ; 11    ; Unsigned Binary                                                                                  ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen ;
+-----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------+
; START_IDLE      ; 00    ; Unsigned Binary                                                                                 ;
; START_LOAD      ; 01    ; Unsigned Binary                                                                                 ;
; START_HOLD      ; 10    ; Unsigned Binary                                                                                 ;
; START_DONE      ; 11    ; Unsigned Binary                                                                                 ;
; RESTART_IDLE    ; 000   ; Unsigned Binary                                                                                 ;
; RESTART_LOAD    ; 001   ; Unsigned Binary                                                                                 ;
; RESTART_SCL_LOW ; 010   ; Unsigned Binary                                                                                 ;
; RESTART_SETUP   ; 011   ; Unsigned Binary                                                                                 ;
; RESTART_HOLD    ; 100   ; Unsigned Binary                                                                                 ;
; RESTART_DONE    ; 101   ; Unsigned Binary                                                                                 ;
; STOP_IDLE       ; 000   ; Unsigned Binary                                                                                 ;
; STOP_LOAD       ; 001   ; Unsigned Binary                                                                                 ;
; STOP_SCL_LOW    ; 010   ; Unsigned Binary                                                                                 ;
; STOP_SETUP      ; 011   ; Unsigned Binary                                                                                 ;
; STOP_DONE       ; 100   ; Unsigned Binary                                                                                 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo ;
+-----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------+
; DSIZE           ; 10    ; Signed Integer                                                                          ;
; FIFO_DEPTH      ; 4     ; Signed Integer                                                                          ;
; FIFO_DEPTH_LOG2 ; 2     ; Signed Integer                                                                          ;
; LATENCY         ; 2     ; Signed Integer                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_33b1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo ;
+-----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------+
; DSIZE           ; 8     ; Signed Integer                                                                          ;
; FIFO_DEPTH      ; 4     ; Signed Integer                                                                          ;
; FIFO_DEPTH_LOG2 ; 2     ; Signed Integer                                                                          ;
; LATENCY         ; 2     ; Signed Integer                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_h0b1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_ram:ram ;
+----------------+--------------------+------------------------------------------+
; Parameter Name ; Value              ; Type                                     ;
+----------------+--------------------+------------------------------------------+
; INIT_FILE      ; mcu_system_ram.hex ; String                                   ;
+----------------+--------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_ram:ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; mcu_system_ram.hex   ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 8192                 ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_8jf1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_csr_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 2     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_csr_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router:router|mcu_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_001:router_001|mcu_system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_002:router_002|mcu_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_003:router_003|mcu_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_002:router_004|mcu_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_002:router_005|mcu_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_b_module:mcu_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; mcu_system:cpu|mcu_system_ram:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                      ;
; Entity Instance            ; mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                           ;
;     -- lpm_width           ; 8                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                     ;
; Entity Instance            ; mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                           ;
;     -- lpm_width           ; 8                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                       ;
+----------------+-------+----------+-----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                  ;
+----------------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                        ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_003:router_003|mcu_system_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_002:router_002|mcu_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_001:router_001|mcu_system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router:router|mcu_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_csr_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_csr_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_ram:ram" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                      ;
+--------+-------+----------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic"                                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_jtag:jtag"                                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo" ;
+-------+--------+----------+----------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                              ;
+-------+--------+----------+----------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                               ;
+-------+--------+----------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det" ;
+---------------+--------+----------+----------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------+
; scl_edge_hl   ; Output ; Info     ; Explicitly unconnected                                               ;
; sda_edge_hl   ; Output ; Info     ; Explicitly unconnected                                               ;
; sda_edge_lh   ; Output ; Info     ; Explicitly unconnected                                               ;
; start_det     ; Output ; Info     ; Explicitly unconnected                                               ;
; start_det_dly ; Output ; Info     ; Explicitly unconnected                                               ;
; stop_det      ; Output ; Info     ; Explicitly unconnected                                               ;
+---------------+--------+----------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm" ;
+----------------+--------+----------+---------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                       ;
+----------------+--------+----------+---------------------------------------------------------------+
; gen_stop_state ; Output ; Info     ; Explicitly unconnected                                        ;
+----------------+--------+----------+---------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|altera_avalon_i2c:i2c" ;
+-----------+--------+----------+----------------------------------+
; Port      ; Type   ; Severity ; Details                          ;
+-----------+--------+----------+----------------------------------+
; src_data  ; Output ; Info     ; Explicitly unconnected           ;
; src_valid ; Output ; Info     ; Explicitly unconnected           ;
; src_ready ; Input  ; Info     ; Stuck at GND                     ;
; snk_data  ; Input  ; Info     ; Stuck at GND                     ;
; snk_valid ; Input  ; Info     ; Stuck at GND                     ;
; snk_ready ; Output ; Info     ; Explicitly unconnected           ;
+-----------+--------+----------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_pib:the_mcu_system_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo|mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_dtrace:the_mcu_system_cpu_cpu_nios2_oci_dtrace|mcu_system_cpu_cpu_nios2_oci_td_mode:mcu_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_itrace:the_mcu_system_cpu_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_dbrk:the_mcu_system_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_xbrk:the_mcu_system_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                   ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_test_bench:the_mcu_system_cpu_cpu_test_bench" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                        ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu|mcu_system_cpu:cpu" ;
+---------------+--------+----------+---------------------------+
; Port          ; Type   ; Severity ; Details                   ;
+---------------+--------+----------+---------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected    ;
+---------------+--------+----------+---------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "mcu_system:cpu"      ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 84                          ;
; cycloneiii_ff         ; 1086                        ;
;     CLR               ; 394                         ;
;     CLR SCLR          ; 17                          ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 76                          ;
;     ENA               ; 143                         ;
;     ENA CLR           ; 246                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 24                          ;
;     ENA SLD           ; 8                           ;
;     SLD               ; 10                          ;
;     plain             ; 118                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 1864                        ;
;     arith             ; 160                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 102                         ;
;         3 data inputs ; 57                          ;
;     normal            ; 1704                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 227                         ;
;         3 data inputs ; 460                         ;
;         4 data inputs ; 980                         ;
; cycloneiii_ram_block  ; 162                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.28                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 141                                      ;
; cycloneiii_ff         ; 85                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 151                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 143                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 28                                       ;
;         3 data inputs ; 37                                       ;
;         4 data inputs ; 71                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.09                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sun Jul 28 01:18:13 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone10GX_SoM_MAX10 -c Cyclone10GX_SoM_MAX10
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "mcu_system.qsys"
Info (12250): 2019.07.28.01:18:57 Progress: Loading Cyclone10GX_SoM_MAX10/mcu_system.qsys
Info (12250): 2019.07.28.01:18:58 Progress: Reading input file
Info (12250): 2019.07.28.01:18:58 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2019.07.28.01:18:59 Progress: Parameterizing module clk_0
Info (12250): 2019.07.28.01:18:59 Progress: Adding cpu [altera_nios2_gen2 18.1]
Info (12250): 2019.07.28.01:18:59 Progress: Parameterizing module cpu
Info (12250): 2019.07.28.01:18:59 Progress: Adding i2c [altera_avalon_i2c 18.1]
Info (12250): 2019.07.28.01:19:00 Progress: Parameterizing module i2c
Info (12250): 2019.07.28.01:19:00 Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Info (12250): 2019.07.28.01:19:00 Progress: Parameterizing module jtag
Info (12250): 2019.07.28.01:19:00 Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Info (12250): 2019.07.28.01:19:00 Progress: Parameterizing module ram
Info (12250): 2019.07.28.01:19:00 Progress: Building connections
Info (12250): 2019.07.28.01:19:00 Progress: Parameterizing connections
Info (12250): 2019.07.28.01:19:00 Progress: Validating
Info (12250): 2019.07.28.01:19:00 Progress: Done reading input file
Warning (12251): Mcu_system.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Mcu_system: Generating mcu_system "mcu_system" for QUARTUS_SYNTH
Info (12250): Cpu: "mcu_system" instantiated altera_nios2_gen2 "cpu"
Info (12250): I2c: "mcu_system" instantiated altera_avalon_i2c "i2c"
Info (12250): Jtag: Starting RTL generation for module 'mcu_system_jtag'
Info (12250): Jtag:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mcu_system_jtag --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0003_jtag_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0003_jtag_gen//mcu_system_jtag_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag: Done RTL generation for module 'mcu_system_jtag'
Info (12250): Jtag: "mcu_system" instantiated altera_avalon_jtag_uart "jtag"
Info (12250): Ram: Starting RTL generation for module 'mcu_system_ram'
Info (12250): Ram:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mcu_system_ram --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0004_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0004_ram_gen//mcu_system_ram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Ram: Done RTL generation for module 'mcu_system_ram'
Info (12250): Ram: "mcu_system" instantiated altera_avalon_onchip_memory2 "ram"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "mcu_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "mcu_system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "mcu_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'mcu_system_cpu_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=mcu_system_cpu_cpu --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_1131973769953850661.dir/0007_cpu_gen//mcu_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2019.07.28 01:19:11 (*) Starting Nios II generation
Info (12250): Cpu: # 2019.07.28 01:19:11 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2019.07.28 01:19:12 (*)   Plaintext license not found.
Info (12250): Cpu: # 2019.07.28 01:19:12 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2019.07.28 01:19:12 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2019.07.28 01:19:12 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2019.07.28 01:19:13 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2019.07.28 01:19:13 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2019.07.28 01:19:14 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'mcu_system_cpu_cpu'
Info (12250): Cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info (12250): Jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info (12250): Cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info (12250): Jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info (12250): Jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Mcu_system: Done "mcu_system" with 28 modules, 51 files
Info (12249): Finished elaborating Platform Designer system entity "mcu_system.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/mcu_system.v
    Info (12023): Found entity 1: mcu_system File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c.v
    Info (12023): Found entity 1: altera_avalon_i2c File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_clk_cnt.v
    Info (12023): Found entity 1: altera_avalon_i2c_clk_cnt File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_clk_cnt.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v
    Info (12023): Found entity 1: altera_avalon_i2c_condt_det File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v
    Info (12023): Found entity 1: altera_avalon_i2c_condt_gen File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v
    Info (12023): Found entity 1: altera_avalon_i2c_csr File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v
    Info (12023): Found entity 1: altera_avalon_i2c_fifo File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_mstfsm.v
    Info (12023): Found entity 1: altera_avalon_i2c_mstfsm File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_mstfsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v
    Info (12023): Found entity 1: altera_avalon_i2c_rxshifter File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v
    Info (12023): Found entity 1: altera_avalon_i2c_spksupp File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_txout.v
    Info (12023): Found entity 1: altera_avalon_i2c_txout File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_txout.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v
    Info (12023): Found entity 1: altera_avalon_i2c_txshifter File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu.v
    Info (12023): Found entity 1: mcu_system_cpu File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v
    Info (12023): Found entity 1: mcu_system_cpu_cpu_register_bank_a_module File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: mcu_system_cpu_cpu_register_bank_b_module File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 87
    Info (12023): Found entity 3: mcu_system_cpu_cpu_nios2_oci_debug File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 153
    Info (12023): Found entity 4: mcu_system_cpu_cpu_nios2_oci_break File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 295
    Info (12023): Found entity 5: mcu_system_cpu_cpu_nios2_oci_xbrk File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 588
    Info (12023): Found entity 6: mcu_system_cpu_cpu_nios2_oci_dbrk File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 795
    Info (12023): Found entity 7: mcu_system_cpu_cpu_nios2_oci_itrace File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 982
    Info (12023): Found entity 8: mcu_system_cpu_cpu_nios2_oci_td_mode File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 1115
    Info (12023): Found entity 9: mcu_system_cpu_cpu_nios2_oci_dtrace File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 1183
    Info (12023): Found entity 10: mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 1265
    Info (12023): Found entity 11: mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 1337
    Info (12023): Found entity 12: mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 1380
    Info (12023): Found entity 13: mcu_system_cpu_cpu_nios2_oci_fifo File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 1427
    Info (12023): Found entity 14: mcu_system_cpu_cpu_nios2_oci_pib File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 1913
    Info (12023): Found entity 15: mcu_system_cpu_cpu_nios2_oci_im File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 1936
    Info (12023): Found entity 16: mcu_system_cpu_cpu_nios2_performance_monitors File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2006
    Info (12023): Found entity 17: mcu_system_cpu_cpu_nios2_avalon_reg File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2023
    Info (12023): Found entity 18: mcu_system_cpu_cpu_ociram_sp_ram_module File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2116
    Info (12023): Found entity 19: mcu_system_cpu_cpu_nios2_ocimem File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2181
    Info (12023): Found entity 20: mcu_system_cpu_cpu_nios2_oci File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2362
    Info (12023): Found entity 21: mcu_system_cpu_cpu File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: mcu_system_cpu_cpu_debug_slave_sysclk File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: mcu_system_cpu_cpu_debug_slave_tck File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: mcu_system_cpu_cpu_debug_slave_wrapper File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: mcu_system_cpu_cpu_test_bench File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_irq_mapper.sv
    Info (12023): Found entity 1: mcu_system_irq_mapper File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/mcu_system/submodules/mcu_system_jtag.v
    Info (12023): Found entity 1: mcu_system_jtag_sim_scfifo_w File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v Line: 21
    Info (12023): Found entity 2: mcu_system_jtag_scfifo_w File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v Line: 78
    Info (12023): Found entity 3: mcu_system_jtag_sim_scfifo_r File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v Line: 164
    Info (12023): Found entity 4: mcu_system_jtag_scfifo_r File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v Line: 243
    Info (12023): Found entity 5: mcu_system_jtag File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v
    Info (12023): Found entity 1: mcu_system_mm_interconnect_0 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: mcu_system_mm_interconnect_0_avalon_st_adapter File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: mcu_system_mm_interconnect_0_cmd_demux File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: mcu_system_mm_interconnect_0_cmd_demux_001 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: mcu_system_mm_interconnect_0_cmd_mux File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: mcu_system_mm_interconnect_0_cmd_mux_001 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: mcu_system_mm_interconnect_0_router_default_decode File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: mcu_system_mm_interconnect_0_router File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: mcu_system_mm_interconnect_0_router_001_default_decode File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: mcu_system_mm_interconnect_0_router_001 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: mcu_system_mm_interconnect_0_router_002_default_decode File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: mcu_system_mm_interconnect_0_router_002 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: mcu_system_mm_interconnect_0_router_003_default_decode File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: mcu_system_mm_interconnect_0_router_003 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: mcu_system_mm_interconnect_0_rsp_demux File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: mcu_system_mm_interconnect_0_rsp_demux_001 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: mcu_system_mm_interconnect_0_rsp_mux File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: mcu_system_mm_interconnect_0_rsp_mux_001 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_ram.v
    Info (12023): Found entity 1: mcu_system_ram File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_ram.v Line: 21
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10030): Net "nSTATUS" at top.sv(28) has no driver or initial value, using a default initial value '0' File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv Line: 28
Warning (10034): Output port "LED2" at top.sv(22) has no driver File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv Line: 22
Info (12128): Elaborating entity "mcu_system" for hierarchy "mcu_system:cpu" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv Line: 110
Info (12128): Elaborating entity "mcu_system_cpu" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v Line: 88
Info (12128): Elaborating entity "mcu_system_cpu_cpu" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu.v Line: 65
Info (12128): Elaborating entity "mcu_system_cpu_cpu_test_bench" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_test_bench:the_mcu_system_cpu_cpu_test_bench" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 3545
Info (12128): Elaborating entity "mcu_system_cpu_cpu_register_bank_a_module" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 58
Info (12133): Instantiated megafunction "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mcu_system_cpu_cpu_register_bank_b_module" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_register_bank_b_module:mcu_system_cpu_cpu_register_bank_b" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 4079
Info (12128): Elaborating entity "mcu_system_cpu_cpu_nios2_oci" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 4575
Info (12128): Elaborating entity "mcu_system_cpu_cpu_nios2_oci_debug" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 220
Info (12133): Instantiated megafunction "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "mcu_system_cpu_cpu_nios2_oci_break" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_break:the_mcu_system_cpu_cpu_nios2_oci_break" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2561
Info (12128): Elaborating entity "mcu_system_cpu_cpu_nios2_oci_xbrk" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_xbrk:the_mcu_system_cpu_cpu_nios2_oci_xbrk" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2582
Info (12128): Elaborating entity "mcu_system_cpu_cpu_nios2_oci_dbrk" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_dbrk:the_mcu_system_cpu_cpu_nios2_oci_dbrk" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2608
Info (12128): Elaborating entity "mcu_system_cpu_cpu_nios2_oci_itrace" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_itrace:the_mcu_system_cpu_cpu_nios2_oci_itrace" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2624
Info (12128): Elaborating entity "mcu_system_cpu_cpu_nios2_oci_dtrace" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_dtrace:the_mcu_system_cpu_cpu_nios2_oci_dtrace" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2639
Info (12128): Elaborating entity "mcu_system_cpu_cpu_nios2_oci_td_mode" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_dtrace:the_mcu_system_cpu_cpu_nios2_oci_dtrace|mcu_system_cpu_cpu_nios2_oci_td_mode:mcu_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 1233
Info (12128): Elaborating entity "mcu_system_cpu_cpu_nios2_oci_fifo" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2654
Info (12128): Elaborating entity "mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo|mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 1546
Info (12128): Elaborating entity "mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo|mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 1555
Info (12128): Elaborating entity "mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo|mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 1564
Info (12128): Elaborating entity "mcu_system_cpu_cpu_nios2_oci_pib" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_pib:the_mcu_system_cpu_cpu_nios2_oci_pib" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2659
Info (12128): Elaborating entity "mcu_system_cpu_cpu_nios2_oci_im" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_oci_im:the_mcu_system_cpu_cpu_nios2_oci_im" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2673
Info (12128): Elaborating entity "mcu_system_cpu_cpu_nios2_avalon_reg" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2692
Info (12128): Elaborating entity "mcu_system_cpu_cpu_nios2_ocimem" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2712
Info (12128): Elaborating entity "mcu_system_cpu_cpu_ociram_sp_ram_module" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2156
Info (12133): Instantiated megafunction "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mcu_system_cpu_cpu_debug_slave_wrapper" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v Line: 2814
Info (12128): Elaborating entity "mcu_system_cpu_cpu_debug_slave_tck" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "mcu_system_cpu_cpu_debug_slave_sysclk" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy" with the following parameter: File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "mcu_system:cpu|mcu_system_cpu:cpu|mcu_system_cpu_cpu:cpu|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_avalon_i2c" for hierarchy "mcu_system:cpu|altera_avalon_i2c:i2c" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v Line: 113
Info (12128): Elaborating entity "altera_avalon_i2c_csr" for hierarchy "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v Line: 207
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3) File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v Line: 255
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3) File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v Line: 256
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3) File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v Line: 257
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3) File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v Line: 267
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3) File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v Line: 268
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3) File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v Line: 269
Info (12128): Elaborating entity "altera_avalon_i2c_mstfsm" for hierarchy "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_mstfsm:u_mstfsm" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v Line: 262
Info (12128): Elaborating entity "altera_avalon_i2c_rxshifter" for hierarchy "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_rxshifter:u_rxshifter" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v Line: 291
Info (12128): Elaborating entity "altera_avalon_i2c_txshifter" for hierarchy "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txshifter:u_txshifter" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v Line: 320
Info (12128): Elaborating entity "altera_avalon_i2c_spksupp" for hierarchy "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_spksupp:u_spksupp" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v Line: 331
Info (12128): Elaborating entity "altera_avalon_i2c_condt_det" for hierarchy "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_det:u_condt_det" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v Line: 359
Info (12128): Elaborating entity "altera_avalon_i2c_condt_gen" for hierarchy "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_condt_gen:u_condt_gen" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v Line: 397
Info (12128): Elaborating entity "altera_avalon_i2c_clk_cnt" for hierarchy "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_clk_cnt:u_clk_cnt" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v Line: 443
Info (12128): Elaborating entity "altera_avalon_i2c_txout" for hierarchy "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_txout:u_txout" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v Line: 466
Info (12128): Elaborating entity "altera_avalon_i2c_fifo" for hierarchy "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v Line: 491
Info (10264): Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12130): Elaborated megafunction instantiation "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12133): Instantiated megafunction "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" with the following parameter: File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v Line: 99
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf
    Info (12023): Found entity 1: altsyncram_33b1 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_33b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_33b1" for hierarchy "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_33b1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_avalon_i2c_fifo" for hierarchy "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v Line: 513
Info (10264): Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12130): Elaborated megafunction instantiation "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12133): Instantiated megafunction "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" with the following parameter: File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v Line: 99
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf
    Info (12023): Found entity 1: altsyncram_h0b1 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_h0b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_h0b1" for hierarchy "mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_h0b1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mcu_system_jtag" for hierarchy "mcu_system:cpu|mcu_system_jtag:jtag" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v Line: 126
Info (12128): Elaborating entity "mcu_system_jtag_scfifo_w" for hierarchy "mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v Line: 139
Info (12130): Elaborated megafunction instantiation "mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v Line: 139
Info (12133): Instantiated megafunction "mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "mcu_system_jtag_scfifo_r" for hierarchy "mcu_system:cpu|mcu_system_jtag:jtag|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v Line: 569
Info (12130): Elaborated megafunction instantiation "mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v Line: 569
Info (12133): Instantiated megafunction "mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic" with the following parameter: File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "mcu_system:cpu|mcu_system_jtag:jtag|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "mcu_system_ram" for hierarchy "mcu_system:cpu|mcu_system_ram:ram" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v Line: 140
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcu_system:cpu|mcu_system_ram:ram|altsyncram:the_altsyncram" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_ram.v Line: 69
Info (12130): Elaborated megafunction instantiation "mcu_system:cpu|mcu_system_ram:ram|altsyncram:the_altsyncram" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_ram.v Line: 69
Info (12133): Instantiated megafunction "mcu_system:cpu|mcu_system_ram:ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_ram.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "mcu_system_ram.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8jf1.tdf
    Info (12023): Found entity 1: altsyncram_8jf1 File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_8jf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8jf1" for hierarchy "mcu_system:cpu|mcu_system_ram:ram|altsyncram:the_altsyncram|altsyncram_8jf1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v Line: 184
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 432
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 492
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 556
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_csr_translator" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 620
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 684
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 748
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 829
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 910
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 994
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 1035
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 1160
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_router" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router:router" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 1426
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_router_default_decode" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router:router|mcu_system_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_router_001" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_001:router_001" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 1442
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_router_001_default_decode" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_001:router_001|mcu_system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_router_002" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_002:router_002" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 1458
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_router_002_default_decode" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_002:router_002|mcu_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_router_003" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_003:router_003" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 1474
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_router_003_default_decode" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_router_003:router_003|mcu_system_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_cmd_demux" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 1541
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_cmd_demux_001" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 1570
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_cmd_mux" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 1593
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_cmd_mux_001" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 1610
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_rsp_demux" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 1679
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_rsp_demux_001" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 1696
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_rsp_mux" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 1777
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_rsp_mux_001" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 1806
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v Line: 1835
Info (12128): Elaborating entity "mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "mcu_system:cpu|mcu_system_mm_interconnect_0:mm_interconnect_0|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "mcu_system_irq_mapper" for hierarchy "mcu_system:cpu|mcu_system_irq_mapper:irq_mapper" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v Line: 192
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "mcu_system:cpu|altera_reset_controller:rst_controller" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v Line: 255
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "mcu_system:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.07.28.01:19:32 Progress: Loading sld667b28e8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld667b28e8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 321
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DEVCLRn" is stuck at VCC File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv Line: 8
    Warning (13410): Pin "DIS_1" is stuck at GND File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv Line: 9
    Warning (13410): Pin "DIS_2" is stuck at GND File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv Line: 10
    Warning (13410): Pin "DIS_3" is stuck at GND File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv Line: 11
    Warning (13410): Pin "DIS_4" is stuck at GND File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv Line: 12
    Warning (13410): Pin "EN_0V9" is stuck at VCC File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv Line: 13
    Warning (13410): Pin "LED1" is stuck at GND File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv Line: 21
    Warning (13410): Pin "LED2" is stuck at GND File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv Line: 22
    Warning (13410): Pin "MSEL0" is stuck at VCC File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv Line: 25
    Warning (13410): Pin "MSEL1" is stuck at VCC File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv Line: 26
    Warning (13410): Pin "nSTATUS" is stuck at GND File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv Line: 28
    Warning (13410): Pin "PLL_RST" is stuck at VCC File: C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv Line: 32
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 35 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/output_files/Cyclone10GX_SoM_MAX10.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2572 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 2360 logic cells
    Info (21064): Implemented 162 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 820 megabytes
    Info: Processing ended: Sun Jul 28 01:19:47 2019
    Info: Elapsed time: 00:01:34
    Info: Total CPU time (on all processors): 00:02:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Developer/fpga/Cyclone10GX_SoM_MAX10/output_files/Cyclone10GX_SoM_MAX10.map.smsg.


