
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000618                       # Number of seconds simulated
sim_ticks                                   617670500                       # Number of ticks simulated
final_tick                                  617670500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  28016                       # Simulator instruction rate (inst/s)
host_op_rate                                    55942                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              290085672                       # Simulator tick rate (ticks/s)
host_mem_usage                                1430636                       # Number of bytes of host memory used
host_seconds                                     2.13                       # Real time elapsed on the host
sim_insts                                       59652                       # Number of instructions simulated
sim_ops                                        119114                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::dir_cntrl0         92864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              92864                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::dir_cntrl0           1451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1451                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::dir_cntrl0        150345532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             150345532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::dir_cntrl0       150345532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            150345532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1451                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1451                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  92864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   92864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     617458000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1451                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.342857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.364055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   179.401814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          198     40.41%     40.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          158     32.24%     72.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           72     14.69%     87.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           24      4.90%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      3.47%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      1.63%     97.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      1.43%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.41%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            4      0.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          490                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     30721250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                57927500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7255000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21172.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39922.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       150.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    150.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      957                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     425539.63                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2413320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1278915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6554520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         49785840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21984900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1439520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       222132990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        27077280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          3591720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              336259005                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            544.398019                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            565547500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1262000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      21078000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      8062250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     70529000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      29615250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    487124000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1113840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   580635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 3805620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         46098000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             15910980                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2044800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       164334420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        50911680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         24695220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              309495195                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            501.067833                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            576717750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3347000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      19560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     84490750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    132581750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      17305000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    360386000                       # Time in different power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::cpu0.inst       624496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::cpu0.data       107503                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::cpu1.CUs.ComputeUnit         5712                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total         737711                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::cpu0.inst       624496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::cpu1.CUs.ComputeUnit         3152                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total       627648                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::cpu0.data        71051                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::cpu1.CUs.ComputeUnit          512                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total        71563                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::cpu0.inst        78062                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::cpu0.data        15133                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::cpu1.CUs.ComputeUnit         1094                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total           94289                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::cpu0.data        10105                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::cpu1.CUs.ComputeUnit          512                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total          10617                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::cpu0.inst    1011050390                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::cpu0.data     174045871                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::cpu1.CUs.ComputeUnit      9247649                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total        1194343910                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::cpu0.inst   1011050390                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::cpu1.CUs.ComputeUnit      5103044                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total   1016153435                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::cpu0.data    115030587                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::cpu1.CUs.ComputeUnit       828921                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total        115859508                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::cpu0.inst   1011050390                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::cpu0.data    289076457                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::cpu1.CUs.ComputeUnit     10076570                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total       1310203418                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       103300                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      103300    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       103300                      
system.ruby.outstanding_req_hist_coalsr::bucket_size            1                      
system.ruby.outstanding_req_hist_coalsr::max_bucket            9                      
system.ruby.outstanding_req_hist_coalsr::samples           31                      
system.ruby.outstanding_req_hist_coalsr::mean     1.612903                      
system.ruby.outstanding_req_hist_coalsr::gmean     1.390847                      
system.ruby.outstanding_req_hist_coalsr::stdev     1.022331                      
system.ruby.outstanding_req_hist_coalsr  |           0      0.00%      0.00% |          21     67.74%     67.74% |           4     12.90%     80.65% |           3      9.68%     90.32% |           3      9.68%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_coalsr::total           31                      
system.ruby.latency_hist_seqr::bucket_size           64                      
system.ruby.latency_hist_seqr::max_bucket          639                      
system.ruby.latency_hist_seqr::samples         103300                      
system.ruby.latency_hist_seqr::mean          4.926167                      
system.ruby.latency_hist_seqr::gmean         2.136075                      
system.ruby.latency_hist_seqr::stdev        25.009857                      
system.ruby.latency_hist_seqr            |      101863     98.61%     98.61% |           0      0.00%     98.61% |           0      0.00%     98.61% |        1401      1.36%     99.97% |          13      0.01%     99.98% |          11      0.01%     99.99% |           2      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          10      0.01%    100.00%
system.ruby.latency_hist_seqr::total           103300                      
system.ruby.latency_hist_coalsr::bucket_size           32                      
system.ruby.latency_hist_coalsr::max_bucket          319                      
system.ruby.latency_hist_coalsr::samples           31                      
system.ruby.latency_hist_coalsr::mean       90.387097                      
system.ruby.latency_hist_coalsr::gmean       8.138154                      
system.ruby.latency_hist_coalsr::stdev     122.201112                      
system.ruby.latency_hist_coalsr          |          20     64.52%     64.52% |           0      0.00%     64.52% |           0      0.00%     64.52% |           0      0.00%     64.52% |           0      0.00%     64.52% |           0      0.00%     64.52% |           0      0.00%     64.52% |           8     25.81%     90.32% |           3      9.68%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_coalsr::total             31                      
system.ruby.hit_latency_hist_seqr::bucket_size           64                      
system.ruby.hit_latency_hist_seqr::max_bucket          639                      
system.ruby.hit_latency_hist_seqr::samples         1437                      
system.ruby.hit_latency_hist_seqr::mean    211.736256                      
system.ruby.hit_latency_hist_seqr::gmean   209.841883                      
system.ruby.hit_latency_hist_seqr::stdev    39.748540                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        1401     97.49%     97.49% |          13      0.90%     98.40% |          11      0.77%     99.16% |           2      0.14%     99.30% |           0      0.00%     99.30% |           0      0.00%     99.30% |          10      0.70%    100.00%
system.ruby.hit_latency_hist_seqr::total         1437                      
system.ruby.miss_latency_hist_seqr::bucket_size            4                      
system.ruby.miss_latency_hist_seqr::max_bucket           39                      
system.ruby.miss_latency_hist_seqr::samples       101863                      
system.ruby.miss_latency_hist_seqr::mean     2.008659                      
system.ruby.miss_latency_hist_seqr::gmean     2.002216                      
system.ruby.miss_latency_hist_seqr::stdev     0.394693                      
system.ruby.miss_latency_hist_seqr       |      101814     99.95%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |          49      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       101863                      
system.ruby.miss_latency_hist_coalsr::bucket_size           32                      
system.ruby.miss_latency_hist_coalsr::max_bucket          319                      
system.ruby.miss_latency_hist_coalsr::samples           31                      
system.ruby.miss_latency_hist_coalsr::mean    90.387097                      
system.ruby.miss_latency_hist_coalsr::gmean     8.138154                      
system.ruby.miss_latency_hist_coalsr::stdev   122.201112                      
system.ruby.miss_latency_hist_coalsr     |          20     64.52%     64.52% |           0      0.00%     64.52% |           0      0.00%     64.52% |           0      0.00%     64.52% |           0      0.00%     64.52% |           0      0.00%     64.52% |           0      0.00%     64.52% |           8     25.81%     90.32% |           3      9.68%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_coalsr::total           31                      
system.ruby.L1Cache.incomplete_times_seqr       101814                      
system.ruby.L2Cache.incomplete_times_seqr           49                      
system.cp_cntrl0.L1D0cache.demand_hits              0                       # Number of cache demand hits
system.cp_cntrl0.L1D0cache.demand_misses          489                       # Number of cache demand misses
system.cp_cntrl0.L1D0cache.demand_accesses          489                       # Number of cache demand accesses
system.cp_cntrl0.L1D0cache.num_data_array_reads        14664                       # number of data array reads
system.cp_cntrl0.L1D0cache.num_data_array_writes        11522                       # number of data array writes
system.cp_cntrl0.L1D0cache.num_tag_array_reads        25260                       # number of tag array reads
system.cp_cntrl0.L1D0cache.num_tag_array_writes         1478                       # number of tag array writes
system.cp_cntrl0.L1D1cache.demand_hits              0                       # Number of cache demand hits
system.cp_cntrl0.L1D1cache.demand_misses            0                       # Number of cache demand misses
system.cp_cntrl0.L1D1cache.demand_accesses            0                       # Number of cache demand accesses
system.cp_cntrl0.L1Icache.demand_hits               0                       # Number of cache demand hits
system.cp_cntrl0.L1Icache.demand_misses           997                       # Number of cache demand misses
system.cp_cntrl0.L1Icache.demand_accesses          997                       # Number of cache demand accesses
system.cp_cntrl0.L1Icache.num_data_array_reads        77065                       # number of data array reads
system.cp_cntrl0.L1Icache.num_data_array_writes           49                       # number of data array writes
system.cp_cntrl0.L1Icache.num_tag_array_reads        78573                       # number of tag array reads
system.cp_cntrl0.L1Icache.num_tag_array_writes           49                       # number of tag array writes
system.cp_cntrl0.L2cache.demand_hits                0                       # Number of cache demand hits
system.cp_cntrl0.L2cache.demand_misses           1437                       # Number of cache demand misses
system.cp_cntrl0.L2cache.demand_accesses         1437                       # Number of cache demand accesses
system.cp_cntrl0.L2cache.num_data_array_reads          100                       # number of data array reads
system.cp_cntrl0.L2cache.num_data_array_writes        11522                       # number of data array writes
system.cp_cntrl0.L2cache.num_tag_array_reads        11585                       # number of tag array reads
system.cp_cntrl0.L2cache.num_tag_array_writes         1538                       # number of tag array writes
system.cp_cntrl0.mandatoryQueue.avg_buf_msgs     0.418027                       # Average number of messages in buffer
system.cp_cntrl0.mandatoryQueue.avg_stall_time  1999.993524                       # Average number of cycles messages are stalled in this MB
system.cp_cntrl0.probeToCore.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.cp_cntrl0.probeToCore.avg_stall_time  4259.073451                       # Average number of cycles messages are stalled in this MB
system.cp_cntrl0.requestFromCore.avg_buf_msgs     0.034897                       # Average number of messages in buffer
system.cp_cntrl0.requestFromCore.avg_stall_time 14999.587159                       # Average number of cycles messages are stalled in this MB
system.cp_cntrl0.responseFromCore.avg_buf_msgs     0.000340                       # Average number of messages in buffer
system.cp_cntrl0.responseFromCore.avg_stall_time  1996.076408                       # Average number of cycles messages are stalled in this MB
system.cp_cntrl0.responseToCore.avg_buf_msgs     0.001163                       # Average number of messages in buffer
system.cp_cntrl0.responseToCore.avg_stall_time 31989.327643                       # Average number of cycles messages are stalled in this MB
system.cp_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.cp_cntrl0.sequencer1.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.cp_cntrl0.triggerQueue.avg_buf_msgs     0.001428                       # Average number of messages in buffer
system.cp_cntrl0.triggerQueue.avg_stall_time 10868.926081                       # Average number of cycles messages are stalled in this MB
system.cp_cntrl0.unblockFromCore.avg_buf_msgs     0.034883                       # Average number of messages in buffer
system.cp_cntrl0.unblockFromCore.avg_stall_time 14994.633061                       # Average number of cycles messages are stalled in this MB
system.cp_cntrl0.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.cpu0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu0.clk_domain.clock                      500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean         5218502                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      5218502                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      5218502                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON      612451998                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED      5218502                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                         1235341                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                      59652                       # Number of instructions committed
system.cpu0.committedOps                       119114                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses               117463                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  1331                       # Number of float alu accesses
system.cpu0.num_func_calls                       3025                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts        10587                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                      117463                       # number of integer instructions
system.cpu0.num_fp_insts                         1331                       # number of float instructions
system.cpu0.num_int_register_reads             225384                       # number of times the integer registers were read
system.cpu0.num_int_register_writes             93631                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2085                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               1031                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads               69125                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes              37306                       # number of times the CC registers were written
system.cpu0.num_mem_refs                        25331                       # number of memory refs
system.cpu0.num_load_insts                      15133                       # Number of load instructions
system.cpu0.num_store_insts                     10198                       # Number of store instructions
system.cpu0.num_idle_cycles              10437.005983                       # Number of idle cycles
system.cpu0.num_busy_cycles              1224903.994017                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.991551                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.008449                       # Percentage of idle cycles
system.cpu0.Branches                            14152                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                  879      0.74%      0.74% # Class of executed instruction
system.cpu0.op_class::IntAlu                    91763     77.04%     77.78% # Class of executed instruction
system.cpu0.op_class::IntMult                      11      0.01%     77.79% # Class of executed instruction
system.cpu0.op_class::IntDiv                      138      0.12%     77.90% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    992      0.83%     78.73% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     78.73% # Class of executed instruction
system.cpu0.op_class::MemRead                   14833     12.45%     91.19% # Class of executed instruction
system.cpu0.op_class::MemWrite                  10198      8.56%     99.75% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                300      0.25%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                    119114                       # Class of executed instruction
system.cpu1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu1.clk_domain.clock                     1000                       # Clock period in ticks
system.cpu1.CUs.localDataStore.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.cpu1.CUs.wavefronts00.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts00.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts00.timesBlockedDueRAWDependencies         1362                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts00.src_reg_operand_dist::samples           78                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts00.src_reg_operand_dist::mean     0.794872                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts00.src_reg_operand_dist::stdev     0.858252                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts00.src_reg_operand_dist::underflows            0      0.00%      0.00% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts00.src_reg_operand_dist::0-1           56     71.79%     71.79% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts00.src_reg_operand_dist::2-3           22     28.21%    100.00% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts00.src_reg_operand_dist::4            0      0.00%    100.00% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts00.src_reg_operand_dist::overflows            0      0.00%    100.00% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts00.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts00.src_reg_operand_dist::max_value            2                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts00.src_reg_operand_dist::total           78                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts00.dst_reg_operand_dist::samples           78                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts00.dst_reg_operand_dist::mean     0.589744                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts00.dst_reg_operand_dist::stdev     0.495064                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts00.dst_reg_operand_dist::underflows            0      0.00%      0.00% # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts00.dst_reg_operand_dist::0-1           78    100.00%    100.00% # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts00.dst_reg_operand_dist::2-3            0      0.00%    100.00% # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts00.dst_reg_operand_dist::overflows            0      0.00%    100.00% # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts00.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts00.dst_reg_operand_dist::max_value            1                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts00.dst_reg_operand_dist::total           78                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts01.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts01.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts01.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts01.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts01.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts01.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts01.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts01.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts01.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts01.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts01.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts01.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts01.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts01.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts01.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts01.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts01.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts01.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts01.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts01.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts01.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts01.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts01.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts01.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts02.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts02.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts02.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts02.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts02.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts02.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts02.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts02.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts02.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts02.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts02.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts02.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts02.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts02.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts02.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts02.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts02.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts02.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts02.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts02.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts02.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts02.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts02.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts02.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts03.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts03.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts03.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts03.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts03.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts03.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts03.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts03.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts03.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts03.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts03.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts03.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts03.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts03.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts03.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts03.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts03.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts03.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts03.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts03.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts03.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts03.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts03.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts03.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts04.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts04.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts04.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts04.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts04.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts04.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts04.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts04.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts04.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts04.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts04.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts04.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts04.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts04.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts04.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts04.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts04.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts04.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts04.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts04.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts04.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts04.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts04.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts04.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts05.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts05.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts05.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts05.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts05.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts05.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts05.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts05.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts05.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts05.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts05.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts05.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts05.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts05.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts05.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts05.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts05.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts05.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts05.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts05.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts05.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts05.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts05.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts05.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts06.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts06.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts06.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts06.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts06.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts06.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts06.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts06.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts06.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts06.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts06.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts06.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts06.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts06.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts06.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts06.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts06.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts06.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts06.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts06.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts06.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts06.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts06.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts06.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts07.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts07.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts07.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts07.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts07.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts07.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts07.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts07.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts07.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts07.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts07.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts07.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts07.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts07.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts07.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts07.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts07.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts07.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts07.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts07.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts07.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts07.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts07.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts07.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts08.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts08.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts08.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts08.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts08.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts08.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts08.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts08.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts08.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts08.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts08.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts08.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts08.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts08.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts08.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts08.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts08.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts08.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts08.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts08.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts08.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts08.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts08.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts08.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts09.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts09.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts09.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts09.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts09.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts09.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts09.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts09.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts09.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts09.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts09.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts09.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts09.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts09.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts09.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts09.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts09.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts09.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts09.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts09.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts09.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts09.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts09.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts09.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts10.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts10.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts10.timesBlockedDueRAWDependencies         1298                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts10.src_reg_operand_dist::samples           68                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts10.src_reg_operand_dist::mean     0.852941                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts10.src_reg_operand_dist::stdev     0.851070                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts10.src_reg_operand_dist::underflows            0      0.00%      0.00% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts10.src_reg_operand_dist::0-1           48     70.59%     70.59% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts10.src_reg_operand_dist::2-3           20     29.41%    100.00% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts10.src_reg_operand_dist::4            0      0.00%    100.00% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts10.src_reg_operand_dist::overflows            0      0.00%    100.00% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts10.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts10.src_reg_operand_dist::max_value            2                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts10.src_reg_operand_dist::total           68                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts10.dst_reg_operand_dist::samples           68                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts10.dst_reg_operand_dist::mean     0.617647                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts10.dst_reg_operand_dist::stdev     0.489575                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts10.dst_reg_operand_dist::underflows            0      0.00%      0.00% # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts10.dst_reg_operand_dist::0-1           68    100.00%    100.00% # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts10.dst_reg_operand_dist::2-3            0      0.00%    100.00% # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts10.dst_reg_operand_dist::overflows            0      0.00%    100.00% # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts10.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts10.dst_reg_operand_dist::max_value            1                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts10.dst_reg_operand_dist::total           68                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts11.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts11.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts11.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts11.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts11.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts11.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts11.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts11.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts11.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts11.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts11.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts11.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts11.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts11.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts11.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts11.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts11.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts11.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts11.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts11.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts11.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts11.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts11.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts11.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts12.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts12.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts12.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts12.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts12.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts12.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts12.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts12.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts12.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts12.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts12.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts12.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts12.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts12.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts12.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts12.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts12.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts12.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts12.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts12.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts12.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts12.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts12.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts12.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts13.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts13.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts13.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts13.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts13.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts13.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts13.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts13.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts13.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts13.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts13.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts13.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts13.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts13.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts13.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts13.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts13.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts13.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts13.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts13.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts13.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts13.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts13.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts13.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts14.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts14.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts14.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts14.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts14.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts14.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts14.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts14.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts14.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts14.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts14.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts14.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts14.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts14.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts14.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts14.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts14.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts14.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts14.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts14.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts14.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts14.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts14.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts14.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts15.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts15.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts15.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts15.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts15.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts15.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts15.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts15.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts15.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts15.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts15.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts15.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts15.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts15.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts15.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts15.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts15.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts15.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts15.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts15.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts15.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts15.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts15.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts15.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts16.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts16.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts16.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts16.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts16.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts16.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts16.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts16.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts16.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts16.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts16.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts16.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts16.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts16.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts16.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts16.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts16.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts16.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts16.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts16.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts16.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts16.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts16.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts16.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts17.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts17.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts17.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts17.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts17.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts17.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts17.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts17.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts17.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts17.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts17.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts17.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts17.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts17.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts17.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts17.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts17.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts17.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts17.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts17.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts17.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts17.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts17.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts17.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts18.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts18.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts18.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts18.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts18.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts18.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts18.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts18.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts18.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts18.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts18.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts18.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts18.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts18.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts18.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts18.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts18.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts18.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts18.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts18.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts18.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts18.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts18.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts18.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts19.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts19.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts19.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts19.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts19.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts19.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts19.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts19.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts19.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts19.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts19.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts19.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts19.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts19.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts19.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts19.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts19.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts19.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts19.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts19.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts19.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts19.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts19.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts19.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts20.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts20.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts20.timesBlockedDueRAWDependencies         1284                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts20.src_reg_operand_dist::samples           68                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts20.src_reg_operand_dist::mean     0.852941                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts20.src_reg_operand_dist::stdev     0.851070                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts20.src_reg_operand_dist::underflows            0      0.00%      0.00% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts20.src_reg_operand_dist::0-1           48     70.59%     70.59% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts20.src_reg_operand_dist::2-3           20     29.41%    100.00% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts20.src_reg_operand_dist::4            0      0.00%    100.00% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts20.src_reg_operand_dist::overflows            0      0.00%    100.00% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts20.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts20.src_reg_operand_dist::max_value            2                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts20.src_reg_operand_dist::total           68                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts20.dst_reg_operand_dist::samples           68                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts20.dst_reg_operand_dist::mean     0.617647                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts20.dst_reg_operand_dist::stdev     0.489575                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts20.dst_reg_operand_dist::underflows            0      0.00%      0.00% # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts20.dst_reg_operand_dist::0-1           68    100.00%    100.00% # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts20.dst_reg_operand_dist::2-3            0      0.00%    100.00% # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts20.dst_reg_operand_dist::overflows            0      0.00%    100.00% # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts20.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts20.dst_reg_operand_dist::max_value            1                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts20.dst_reg_operand_dist::total           68                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts21.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts21.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts21.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts21.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts21.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts21.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts21.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts21.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts21.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts21.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts21.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts21.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts21.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts21.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts21.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts21.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts21.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts21.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts21.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts21.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts21.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts21.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts21.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts21.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts22.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts22.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts22.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts22.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts22.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts22.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts22.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts22.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts22.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts22.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts22.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts22.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts22.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts22.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts22.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts22.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts22.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts22.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts22.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts22.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts22.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts22.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts22.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts22.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts23.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts23.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts23.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts23.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts23.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts23.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts23.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts23.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts23.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts23.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts23.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts23.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts23.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts23.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts23.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts23.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts23.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts23.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts23.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts23.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts23.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts23.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts23.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts23.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts24.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts24.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts24.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts24.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts24.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts24.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts24.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts24.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts24.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts24.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts24.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts24.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts24.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts24.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts24.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts24.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts24.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts24.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts24.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts24.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts24.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts24.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts24.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts24.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts25.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts25.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts25.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts25.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts25.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts25.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts25.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts25.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts25.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts25.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts25.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts25.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts25.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts25.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts25.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts25.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts25.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts25.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts25.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts25.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts25.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts25.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts25.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts25.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts26.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts26.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts26.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts26.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts26.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts26.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts26.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts26.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts26.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts26.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts26.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts26.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts26.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts26.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts26.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts26.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts26.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts26.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts26.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts26.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts26.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts26.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts26.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts26.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts27.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts27.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts27.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts27.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts27.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts27.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts27.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts27.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts27.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts27.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts27.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts27.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts27.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts27.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts27.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts27.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts27.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts27.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts27.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts27.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts27.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts27.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts27.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts27.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts28.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts28.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts28.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts28.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts28.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts28.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts28.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts28.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts28.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts28.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts28.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts28.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts28.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts28.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts28.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts28.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts28.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts28.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts28.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts28.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts28.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts28.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts28.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts28.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts29.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts29.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts29.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts29.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts29.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts29.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts29.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts29.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts29.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts29.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts29.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts29.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts29.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts29.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts29.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts29.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts29.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts29.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts29.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts29.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts29.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts29.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts29.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts29.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts30.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts30.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts30.timesBlockedDueRAWDependencies         1280                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts30.src_reg_operand_dist::samples           68                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts30.src_reg_operand_dist::mean     0.852941                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts30.src_reg_operand_dist::stdev     0.851070                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts30.src_reg_operand_dist::underflows            0      0.00%      0.00% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts30.src_reg_operand_dist::0-1           48     70.59%     70.59% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts30.src_reg_operand_dist::2-3           20     29.41%    100.00% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts30.src_reg_operand_dist::4            0      0.00%    100.00% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts30.src_reg_operand_dist::overflows            0      0.00%    100.00% # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts30.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts30.src_reg_operand_dist::max_value            2                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts30.src_reg_operand_dist::total           68                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts30.dst_reg_operand_dist::samples           68                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts30.dst_reg_operand_dist::mean     0.617647                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts30.dst_reg_operand_dist::stdev     0.489575                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts30.dst_reg_operand_dist::underflows            0      0.00%      0.00% # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts30.dst_reg_operand_dist::0-1           68    100.00%    100.00% # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts30.dst_reg_operand_dist::2-3            0      0.00%    100.00% # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts30.dst_reg_operand_dist::overflows            0      0.00%    100.00% # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts30.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts30.dst_reg_operand_dist::max_value            1                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts30.dst_reg_operand_dist::total           68                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts31.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts31.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts31.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts31.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts31.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts31.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts31.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts31.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts31.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts31.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts31.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts31.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts31.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts31.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts31.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts31.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts31.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts31.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts31.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts31.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts31.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts31.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts31.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts31.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts32.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts32.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts32.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts32.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts32.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts32.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts32.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts32.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts32.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts32.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts32.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts32.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts32.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts32.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts32.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts32.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts32.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts32.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts32.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts32.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts32.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts32.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts32.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts32.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts33.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts33.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts33.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts33.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts33.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts33.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts33.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts33.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts33.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts33.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts33.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts33.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts33.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts33.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts33.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts33.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts33.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts33.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts33.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts33.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts33.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts33.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts33.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts33.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts34.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts34.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts34.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts34.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts34.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts34.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts34.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts34.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts34.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts34.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts34.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts34.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts34.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts34.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts34.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts34.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts34.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts34.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts34.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts34.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts34.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts34.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts34.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts34.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts35.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts35.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts35.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts35.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts35.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts35.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts35.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts35.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts35.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts35.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts35.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts35.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts35.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts35.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts35.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts35.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts35.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts35.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts35.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts35.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts35.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts35.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts35.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts35.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts36.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts36.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts36.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts36.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts36.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts36.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts36.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts36.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts36.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts36.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts36.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts36.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts36.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts36.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts36.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts36.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts36.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts36.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts36.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts36.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts36.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts36.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts36.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts36.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts37.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts37.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts37.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts37.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts37.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts37.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts37.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts37.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts37.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts37.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts37.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts37.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts37.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts37.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts37.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts37.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts37.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts37.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts37.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts37.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts37.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts37.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts37.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts37.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts38.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts38.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts38.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts38.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts38.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts38.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts38.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts38.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts38.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts38.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts38.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts38.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts38.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts38.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts38.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts38.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts38.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts38.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts38.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts38.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts38.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts38.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts38.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts38.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts39.timesBlockedDueVrfPortAvail            0                       # number of times instructions are blocked due to VRF port availability
system.cpu1.CUs.wavefronts39.timesBlockedDueWAXDependencies            0                       # number of times the wf's instructions are blocked due to WAW or WAR dependencies
system.cpu1.CUs.wavefronts39.timesBlockedDueRAWDependencies            0                       # number of times the wf's instructions are blocked due to RAW dependencies
system.cpu1.CUs.wavefronts39.src_reg_operand_dist::samples            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts39.src_reg_operand_dist::mean          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts39.src_reg_operand_dist::stdev          nan                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts39.src_reg_operand_dist::underflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts39.src_reg_operand_dist::0-1            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts39.src_reg_operand_dist::2-3            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts39.src_reg_operand_dist::4            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts39.src_reg_operand_dist::overflows            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts39.src_reg_operand_dist::min_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts39.src_reg_operand_dist::max_value            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts39.src_reg_operand_dist::total            0                       # number of executed instructions with N source register operands
system.cpu1.CUs.wavefronts39.dst_reg_operand_dist::samples            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts39.dst_reg_operand_dist::mean          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts39.dst_reg_operand_dist::stdev          nan                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts39.dst_reg_operand_dist::underflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts39.dst_reg_operand_dist::0-1            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts39.dst_reg_operand_dist::2-3            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts39.dst_reg_operand_dist::overflows            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts39.dst_reg_operand_dist::min_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts39.dst_reg_operand_dist::max_value            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.wavefronts39.dst_reg_operand_dist::total            0                       # number of executed instructions with N destination register operands
system.cpu1.CUs.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::samples           70                       # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::mean    11.257143                       # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::stdev     5.555219                       # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::underflows            0      0.00%      0.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::1            0      0.00%      0.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::2            8     11.43%     11.43% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::3            8     11.43%     22.86% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::4            2      2.86%     25.71% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::5            0      0.00%     25.71% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::6            0      0.00%     25.71% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::7            0      0.00%     25.71% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::8            0      0.00%     25.71% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::9            0      0.00%     25.71% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::10            8     11.43%     37.14% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::11            8     11.43%     48.57% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::12            0      0.00%     48.57% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::13            0      0.00%     48.57% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::14            2      2.86%     51.43% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::15            0      0.00%     51.43% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::16           34     48.57%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::17            0      0.00%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::18            0      0.00%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::19            0      0.00%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::20            0      0.00%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::21            0      0.00%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::22            0      0.00%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::23            0      0.00%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::24            0      0.00%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::25            0      0.00%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::26            0      0.00%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::27            0      0.00%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::28            0      0.00%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::29            0      0.00%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::30            0      0.00%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::31            0      0.00%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::32            0      0.00%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::overflows            0      0.00%    100.00% # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::min_value            2                       # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::max_value           16                       # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.FetchStage.inst_fetch_instr_returned::total           70                       # For each instruction fetch request recieved record how many instructions you got from it
system.cpu1.CUs.ExecStage.num_cycles_with_no_issue         5549                       # number of cycles the CU issues nothing
system.cpu1.CUs.ExecStage.num_cycles_with_instr_issued          200                       # number of cycles the CU issued at least one instruction
system.cpu1.CUs.ExecStage.num_cycles_with_instrtype_issue::ALU0           60                       # Number of cycles at least one instruction of specific type issued
system.cpu1.CUs.ExecStage.num_cycles_with_instrtype_issue::ALU1           58                       # Number of cycles at least one instruction of specific type issued
system.cpu1.CUs.ExecStage.num_cycles_with_instrtype_issue::ALU2           58                       # Number of cycles at least one instruction of specific type issued
system.cpu1.CUs.ExecStage.num_cycles_with_instrtype_issue::ALU3           58                       # Number of cycles at least one instruction of specific type issued
system.cpu1.CUs.ExecStage.num_cycles_with_instrtype_issue::GM           36                       # Number of cycles at least one instruction of specific type issued
system.cpu1.CUs.ExecStage.num_cycles_with_instrtype_issue::LM           12                       # Number of cycles at least one instruction of specific type issued
system.cpu1.CUs.ExecStage.num_cycles_with_instr_type_no_issue::ALU0         2809                       # Number of cycles no instruction of specific type issued
system.cpu1.CUs.ExecStage.num_cycles_with_instr_type_no_issue::ALU1         1480                       # Number of cycles no instruction of specific type issued
system.cpu1.CUs.ExecStage.num_cycles_with_instr_type_no_issue::ALU2         1422                       # Number of cycles no instruction of specific type issued
system.cpu1.CUs.ExecStage.num_cycles_with_instr_type_no_issue::ALU3         1395                       # Number of cycles no instruction of specific type issued
system.cpu1.CUs.ExecStage.num_cycles_with_instr_type_no_issue::GM          546                       # Number of cycles no instruction of specific type issued
system.cpu1.CUs.ExecStage.num_cycles_with_instr_type_no_issue::LM           44                       # Number of cycles no instruction of specific type issued
system.cpu1.CUs.ExecStage.spc::samples           5749                       # Execution units active per cycle (Exec unit=SIMD,MemPipe)
system.cpu1.CUs.ExecStage.spc::mean          0.049052                       # Execution units active per cycle (Exec unit=SIMD,MemPipe)
system.cpu1.CUs.ExecStage.spc::stdev         0.275466                       # Execution units active per cycle (Exec unit=SIMD,MemPipe)
system.cpu1.CUs.ExecStage.spc::underflows            0      0.00%      0.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe)
system.cpu1.CUs.ExecStage.spc::0                 5549     96.52%     96.52% # Execution units active per cycle (Exec unit=SIMD,MemPipe)
system.cpu1.CUs.ExecStage.spc::1                  120      2.09%     98.61% # Execution units active per cycle (Exec unit=SIMD,MemPipe)
system.cpu1.CUs.ExecStage.spc::2                   78      1.36%     99.97% # Execution units active per cycle (Exec unit=SIMD,MemPipe)
system.cpu1.CUs.ExecStage.spc::3                    2      0.03%    100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe)
system.cpu1.CUs.ExecStage.spc::4                    0      0.00%    100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe)
system.cpu1.CUs.ExecStage.spc::5                    0      0.00%    100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe)
system.cpu1.CUs.ExecStage.spc::6                    0      0.00%    100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe)
system.cpu1.CUs.ExecStage.spc::overflows            0      0.00%    100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe)
system.cpu1.CUs.ExecStage.spc::min_value            0                       # Execution units active per cycle (Exec unit=SIMD,MemPipe)
system.cpu1.CUs.ExecStage.spc::max_value            3                       # Execution units active per cycle (Exec unit=SIMD,MemPipe)
system.cpu1.CUs.ExecStage.spc::total             5749                       # Execution units active per cycle (Exec unit=SIMD,MemPipe)
system.cpu1.CUs.ExecStage.num_transitions_active_to_idle          179                       # number of CU transitions from active to idle
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::samples          179                       # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::mean    30.949721                       # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::stdev   189.362036                       # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::underflows            0      0.00%      0.00% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::0-4          151     84.36%     84.36% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::5-9           13      7.26%     91.62% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::10-14            1      0.56%     92.18% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::15-19            3      1.68%     93.85% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::20-24            2      1.12%     94.97% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::25-29            2      1.12%     96.09% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::30-34            0      0.00%     96.09% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::35-39            0      0.00%     96.09% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::40-44            0      0.00%     96.09% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::45-49            0      0.00%     96.09% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::50-54            0      0.00%     96.09% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::55-59            0      0.00%     96.09% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::60-64            0      0.00%     96.09% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::65-69            1      0.56%     96.65% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::70-74            0      0.00%     96.65% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::75            0      0.00%     96.65% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::overflows            6      3.35%    100.00% # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::min_value            1                       # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::max_value         1801                       # duration of idle periods in cycles
system.cpu1.CUs.ExecStage.idle_duration_in_cycles::total          179                       # duration of idle periods in cycles
system.cpu1.CUs.GlobalMemPipeline.load_vrf_bank_conflict_cycles            0                       # total number of cycles GM data are delayed before updating the VRF
system.cpu1.CUs.LocalMemPipeline.load_vrf_bank_conflict_cycles            0                       # total number of cycles LDS data are delayed before updating the VRF
system.cpu1.CUs.valu_insts                        136                       # Number of vector ALU insts issued.
system.cpu1.CUs.valu_insts_per_wf                  17                       # The avg. number of vector ALU insts issued per-wavefront.
system.cpu1.CUs.salu_insts                          0                       # Number of scalar ALU insts issued.
system.cpu1.CUs.salu_insts_per_wf                   0                       # The avg. number of scalar ALU insts issued per-wavefront.
system.cpu1.CUs.inst_cycles_valu                  136                       # Number of cycles needed to execute VALU insts.
system.cpu1.CUs.inst_cycles_salu                    0                       # Number of cycles needed to execute SALU insts.
system.cpu1.CUs.thread_cycles_valu               6147                       # Number of thread cycles used to execute vector ALU ops. Similar to instCyclesVALU but multiplied by the number of active threads.
system.cpu1.CUs.valu_utilization            70.622702                       # Percentage of active vector ALU threads in a wave.
system.cpu1.CUs.lds_no_flat_insts                  12                       # Number of LDS insts issued, not including FLAT accesses that resolve to LDS.
system.cpu1.CUs.lds_no_flat_insts_per_wf     1.500000                       # The avg. number of LDS insts (not including FLAT accesses that resolve to LDS) per-wavefront.
system.cpu1.CUs.flat_vmem_insts                     0                       # The number of FLAT insts that resolve to vmem issued.
system.cpu1.CUs.flat_vmem_insts_per_wf              0                       # The average number of FLAT insts that resolve to vmem issued per-wavefront.
system.cpu1.CUs.flat_lds_insts                      0                       # The number of FLAT insts that resolve to LDS issued.
system.cpu1.CUs.flat_lds_insts_per_wf               0                       # The average number of FLAT insts that resolve to LDS issued per-wavefront.
system.cpu1.CUs.vector_mem_writes                  16                       # Number of vector mem write insts (excluding FLAT insts).
system.cpu1.CUs.vector_mem_writes_per_wf            2                       # The average number of vector mem write insts (excluding FLAT insts) per-wavefront.
system.cpu1.CUs.vector_mem_reads                   58                       # Number of vector mem read insts (excluding FLAT insts).
system.cpu1.CUs.vector_mem_reads_per_wf      7.250000                       # The avg. number of vector mem read insts (excluding FLAT insts) per-wavefront.
system.cpu1.CUs.scalar_mem_writes                   0                       # Number of scalar mem write insts.
system.cpu1.CUs.scalar_mem_writes_per_wf            0                       # The average number of scalar mem write insts per-wavefront.
system.cpu1.CUs.scalar_mem_reads                    0                       # Number of scalar mem read insts.
system.cpu1.CUs.scalar_mem_reads_per_wf             0                       # The average number of scalar mem read insts per-wavefront.
system.cpu1.CUs.tlb_requests                     1538                       # number of uncoalesced requests
system.cpu1.CUs.tlb_cycles                  311953000                       # total number of cycles for all uncoalesced requests
system.cpu1.CUs.avg_translation_latency  202830.299090                       # Avg. translation latency for data translations
system.cpu1.CUs.TLB_hits_distribution::page_table           65                       # TLB hits distribution (0 for page table, x for Lx-TLB
system.cpu1.CUs.TLB_hits_distribution::L1_TLB         1473                       # TLB hits distribution (0 for page table, x for Lx-TLB
system.cpu1.CUs.TLB_hits_distribution::L2_TLB            0                       # TLB hits distribution (0 for page table, x for Lx-TLB
system.cpu1.CUs.TLB_hits_distribution::L3_TLB            0                       # TLB hits distribution (0 for page table, x for Lx-TLB
system.cpu1.CUs.lds_bank_access_cnt               107                       # Total number of LDS bank accesses
system.cpu1.CUs.lds_bank_conflicts::samples           12                       # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::mean     7.916667                       # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::stdev     5.853644                       # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::underflows            0      0.00%      0.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::0-1             4     33.33%     33.33% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::2-3             0      0.00%     33.33% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::4-5             0      0.00%     33.33% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::6-7             0      0.00%     33.33% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::8-9             0      0.00%     33.33% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::10-11            1      8.33%     41.67% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::12-13            7     58.33%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::14-15            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::16-17            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::18-19            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::20-21            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::22-23            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::24-25            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::26-27            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::28-29            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::30-31            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::32-33            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::34-35            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::36-37            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::38-39            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::40-41            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::42-43            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::44-45            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::46-47            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::48-49            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::50-51            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::52-53            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::54-55            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::56-57            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::58-59            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::60-61            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::62-63            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::64              0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::overflows            0      0.00%    100.00% # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::min_value            0                       # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::max_value           12                       # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.lds_bank_conflicts::total           12                       # Number of bank conflicts per LDS memory packet
system.cpu1.CUs.page_divergence_dist::samples           34                       # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::mean            1                       # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::stdev            0                       # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::underflows            0      0.00%      0.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::1-4           34    100.00%    100.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::5-8            0      0.00%    100.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::9-12            0      0.00%    100.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::13-16            0      0.00%    100.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::17-20            0      0.00%    100.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::21-24            0      0.00%    100.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::25-28            0      0.00%    100.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::29-32            0      0.00%    100.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::33-36            0      0.00%    100.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::37-40            0      0.00%    100.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::41-44            0      0.00%    100.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::45-48            0      0.00%    100.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::49-52            0      0.00%    100.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::53-56            0      0.00%    100.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::57-60            0      0.00%    100.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::61-64            0      0.00%    100.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::overflows            0      0.00%    100.00% # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::min_value            1                       # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::max_value            1                       # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.page_divergence_dist::total           34                       # pages touched per wf (over all mem. instr.)
system.cpu1.CUs.global_mem_instr_cnt               34                       # dynamic global memory instructions count
system.cpu1.CUs.local_mem_instr_cnt                12                       # dynamic local memory intruction count
system.cpu1.CUs.wg_blocked_due_lds_alloc            0                       # Workgroup blocked due to LDS capacity
system.cpu1.CUs.num_instr_executed                282                       # number of instructions executed
system.cpu1.CUs.inst_exec_rate::samples           282                       # Instruction Execution Rate: Number of executed vector instructions per cycle
system.cpu1.CUs.inst_exec_rate::mean        80.382979                       # Instruction Execution Rate: Number of executed vector instructions per cycle
system.cpu1.CUs.inst_exec_rate::stdev      299.008460                       # Instruction Execution Rate: Number of executed vector instructions per cycle
system.cpu1.CUs.inst_exec_rate::underflows            0      0.00%      0.00% # Instruction Execution Rate: Number of executed vector instructions per cycle
system.cpu1.CUs.inst_exec_rate::0-1                 0      0.00%      0.00% # Instruction Execution Rate: Number of executed vector instructions per cycle
system.cpu1.CUs.inst_exec_rate::2-3                26      9.22%      9.22% # Instruction Execution Rate: Number of executed vector instructions per cycle
system.cpu1.CUs.inst_exec_rate::4-5               115     40.78%     50.00% # Instruction Execution Rate: Number of executed vector instructions per cycle
system.cpu1.CUs.inst_exec_rate::6-7                72     25.53%     75.53% # Instruction Execution Rate: Number of executed vector instructions per cycle
system.cpu1.CUs.inst_exec_rate::8-9                 8      2.84%     78.37% # Instruction Execution Rate: Number of executed vector instructions per cycle
system.cpu1.CUs.inst_exec_rate::10                  5      1.77%     80.14% # Instruction Execution Rate: Number of executed vector instructions per cycle
system.cpu1.CUs.inst_exec_rate::overflows           56     19.86%    100.00% # Instruction Execution Rate: Number of executed vector instructions per cycle
system.cpu1.CUs.inst_exec_rate::min_value            2                       # Instruction Execution Rate: Number of executed vector instructions per cycle
system.cpu1.CUs.inst_exec_rate::max_value         1807                       # Instruction Execution Rate: Number of executed vector instructions per cycle
system.cpu1.CUs.inst_exec_rate::total             282                       # Instruction Execution Rate: Number of executed vector instructions per cycle
system.cpu1.CUs.num_vec_ops_executed            13531                       # number of vec ops executed (e.g. WF size/inst)
system.cpu1.CUs.num_total_cycles                 5749                       # number of cycles the CU ran for
system.cpu1.CUs.vpc                          2.353627                       # Vector Operations per cycle (this CU only)
system.cpu1.CUs.ipc                          0.049052                       # Instructions per cycle (this CU only)
system.cpu1.CUs.warp_execution_dist::samples          282                       # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::mean    47.982270                       # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::stdev    23.726714                       # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::underflows            0      0.00%      0.00% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::1-4           10      3.55%      3.55% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::5-8            0      0.00%      3.55% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::9-12            9      3.19%      6.74% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::13-16           63     22.34%     29.08% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::17-20            0      0.00%     29.08% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::21-24            0      0.00%     29.08% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::25-28            0      0.00%     29.08% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::29-32            0      0.00%     29.08% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::33-36            0      0.00%     29.08% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::37-40            0      0.00%     29.08% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::41-44            0      0.00%     29.08% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::45-48            0      0.00%     29.08% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::49-52           16      5.67%     34.75% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::53-56            0      0.00%     34.75% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::57-60            0      0.00%     34.75% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::61-64          184     65.25%    100.00% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::overflows            0      0.00%    100.00% # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::min_value            1                       # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::max_value           64                       # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.warp_execution_dist::total          282                       # number of lanes active per instruction (oval all instructions)
system.cpu1.CUs.gmem_lanes_execution_dist::samples           36                       # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::mean    37.777778                       # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::stdev    26.729450                       # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::underflows            0      0.00%      0.00% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::1-4            2      5.56%      5.56% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::5-8            0      0.00%      5.56% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::9-12            2      5.56%     11.11% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::13-16           14     38.89%     50.00% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::17-20            0      0.00%     50.00% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::21-24            0      0.00%     50.00% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::25-28            0      0.00%     50.00% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::29-32            0      0.00%     50.00% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::33-36            0      0.00%     50.00% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::37-40            0      0.00%     50.00% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::41-44            0      0.00%     50.00% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::45-48            0      0.00%     50.00% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::49-52            0      0.00%     50.00% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::53-56            0      0.00%     50.00% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::57-60            0      0.00%     50.00% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::61-64           18     50.00%    100.00% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::overflows            0      0.00%    100.00% # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::min_value            1                       # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::max_value           64                       # number of active lanes per global memory instruction
system.cpu1.CUs.gmem_lanes_execution_dist::total           36                       # number of active lanes per global memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::samples           12                       # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::mean    19.416667                       # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::stdev    21.313497                       # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::underflows            0      0.00%      0.00% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::1-4            2     16.67%     16.67% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::5-8            0      0.00%     16.67% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::9-12            1      8.33%     25.00% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::13-16            7     58.33%     83.33% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::17-20            0      0.00%     83.33% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::21-24            0      0.00%     83.33% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::25-28            0      0.00%     83.33% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::29-32            0      0.00%     83.33% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::33-36            0      0.00%     83.33% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::37-40            0      0.00%     83.33% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::41-44            0      0.00%     83.33% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::45-48            0      0.00%     83.33% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::49-52            0      0.00%     83.33% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::53-56            0      0.00%     83.33% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::57-60            0      0.00%     83.33% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::61-64            2     16.67%    100.00% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::overflows            0      0.00%    100.00% # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::min_value            1                       # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::max_value           64                       # number of active lanes per local memory instruction
system.cpu1.CUs.lmem_lanes_execution_dist::total           12                       # number of active lanes per local memory instruction
system.cpu1.CUs.num_alu_insts_executed            236                       # Number of dynamic non-GM memory insts executed
system.cpu1.CUs.times_wg_blocked_due_vgpr_alloc            4                       # Number of times WGs are blocked due to VGPR allocation per SIMD
system.cpu1.CUs.num_CAS_ops                         0                       # number of compare and swap operations
system.cpu1.CUs.num_failed_CAS_ops                  0                       # number of compare and swap operations that failed
system.cpu1.CUs.num_completed_wfs                   8                       # number of completed wavefronts
system.cpu1.CUs.ldsBus.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.cpu2.num_kernel_launched                     1                       # number of kernel launched
system.dir_cntrl0.L3CacheMemory.demand_hits            0                       # Number of cache demand hits
system.dir_cntrl0.L3CacheMemory.demand_misses            0                       # Number of cache demand misses
system.dir_cntrl0.L3CacheMemory.demand_accesses            0                       # Number of cache demand accesses
system.dir_cntrl0.L3CacheMemory.num_data_array_writes         1451                       # number of data array writes
system.dir_cntrl0.L3CacheMemory.num_tag_array_reads         1451                       # number of tag array reads
system.dir_cntrl0.L3CacheMemory.num_tag_array_writes         1451                       # number of tag array writes
system.dir_cntrl0.probeToCore.avg_buf_msgs     0.070474                       # Average number of messages in buffer
system.dir_cntrl0.probeToCore.avg_stall_time 29997.620090                       # Average number of cycles messages are stalled in this MB
system.dir_cntrl0.requestFromCores.avg_buf_msgs     0.001175                       # Average number of messages in buffer
system.dir_cntrl0.requestFromCores.avg_stall_time 17783.487311                       # Average number of cycles messages are stalled in this MB
system.dir_cntrl0.responseFromCores.avg_buf_msgs     0.001175                       # Average number of messages in buffer
system.dir_cntrl0.responseFromCores.avg_stall_time 121163.970112                       # Average number of cycles messages are stalled in this MB
system.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.003171                       # Average number of messages in buffer
system.dir_cntrl0.responseFromMemory.avg_stall_time   999.880195                       # Average number of cycles messages are stalled in this MB
system.dir_cntrl0.responseToCore.avg_buf_msgs     0.070474                       # Average number of messages in buffer
system.dir_cntrl0.responseToCore.avg_stall_time 29990.091805                       # Average number of cycles messages are stalled in this MB
system.dir_cntrl0.triggerQueue.avg_buf_msgs     0.002349                       # Average number of messages in buffer
system.dir_cntrl0.triggerQueue.avg_stall_time   999.718296                       # Average number of cycles messages are stalled in this MB
system.dir_cntrl0.unblockFromCores.avg_buf_msgs     0.001174                       # Average number of messages in buffer
system.dir_cntrl0.unblockFromCores.avg_stall_time 17672.816654                       # Average number of cycles messages are stalled in this MB
system.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.dispatcher_coalescer.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dispatcher_coalescer.clk_domain.clock         1000                       # Clock period in ticks
system.dispatcher_coalescer.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.dispatcher_coalescer.uncoalesced_accesses            0                       # Number of uncoalesced TLB accesses
system.dispatcher_coalescer.coalesced_accesses            0                       # Number of coalesced TLB accesses
system.dispatcher_coalescer.queuing_cycles            0                       # Number of cycles spent in queue
system.dispatcher_coalescer.local_queuing_cycles            0                       # Number of cycles spent in queue for all incoming reqs
system.dispatcher_coalescer.local_latency          nan                       # Avg. latency over all incoming pkts
system.dispatcher_tlb.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dispatcher_tlb.clk_domain.clock           1000                       # Clock period in ticks
system.dispatcher_tlb.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.dispatcher_tlb.local_TLB_accesses            0                       # Number of TLB accesses
system.dispatcher_tlb.local_TLB_hits                0                       # Number of TLB hits
system.dispatcher_tlb.local_TLB_misses              0                       # Number of TLB misses
system.dispatcher_tlb.local_TLB_miss_rate          nan                       # TLB miss rate
system.dispatcher_tlb.global_TLB_accesses            0                       # Number of TLB accesses
system.dispatcher_tlb.global_TLB_hits               0                       # Number of TLB hits
system.dispatcher_tlb.global_TLB_misses             0                       # Number of TLB misses
system.dispatcher_tlb.global_TLB_miss_rate          nan                       # TLB miss rate
system.dispatcher_tlb.access_cycles                 0                       # Cycles spent accessing this TLB level
system.dispatcher_tlb.page_table_cycles             0                       # Cycles spent accessing the page table
system.dispatcher_tlb.unique_pages                  0                       # Number of unique pages touched
system.dispatcher_tlb.local_cycles                  0                       # Number of cycles spent in queue for all incoming reqs
system.dispatcher_tlb.local_latency               nan                       # Avg. latency over incoming coalesced reqs
system.dispatcher_tlb.avg_reuse_distance            0                       # avg. reuse distance over all pages (in ticks)
system.l1_coalescer.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l1_coalescer.clk_domain.clock             1000                       # Clock period in ticks
system.l1_coalescer.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.l1_coalescer.uncoalesced_accesses         1547                       # Number of uncoalesced TLB accesses
system.l1_coalescer.coalesced_accesses             34                       # Number of coalesced TLB accesses
system.l1_coalescer.queuing_cycles          247170000                       # Number of cycles spent in queue
system.l1_coalescer.local_queuing_cycles    247170000                       # Number of cycles spent in queue for all incoming reqs
system.l1_coalescer.local_latency        159773.755656                       # Avg. latency over all incoming pkts
system.l1_tlb.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l1_tlb.clk_domain.clock                   1000                       # Clock period in ticks
system.l1_tlb.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.l1_tlb.local_TLB_accesses                   43                       # Number of TLB accesses
system.l1_tlb.local_TLB_hits                       39                       # Number of TLB hits
system.l1_tlb.local_TLB_misses                      4                       # Number of TLB misses
system.l1_tlb.local_TLB_miss_rate            9.302326                       # TLB miss rate
system.l1_tlb.global_TLB_accesses                1547                       # Number of TLB accesses
system.l1_tlb.global_TLB_hits                    1480                       # Number of TLB hits
system.l1_tlb.global_TLB_misses                    67                       # Number of TLB misses
system.l1_tlb.global_TLB_miss_rate           4.330963                       # TLB miss rate
system.l1_tlb.access_cycles                   1538065                       # Cycles spent accessing this TLB level
system.l1_tlb.page_table_cycles                     0                       # Cycles spent accessing the page table
system.l1_tlb.unique_pages                          4                       # Number of unique pages touched
system.l1_tlb.local_cycles                      34002                       # Number of cycles spent in queue for all incoming reqs
system.l1_tlb.local_latency                790.744186                       # Avg. latency over incoming coalesced reqs
system.l1_tlb.avg_reuse_distance                    0                       # avg. reuse distance over all pages (in ticks)
system.l2_coalescer.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l2_coalescer.clk_domain.clock             1000                       # Clock period in ticks
system.l2_coalescer.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.l2_coalescer.uncoalesced_accesses            5                       # Number of uncoalesced TLB accesses
system.l2_coalescer.coalesced_accesses              3                       # Number of coalesced TLB accesses
system.l2_coalescer.queuing_cycles              69000                       # Number of cycles spent in queue
system.l2_coalescer.local_queuing_cycles         3000                       # Number of cycles spent in queue for all incoming reqs
system.l2_coalescer.local_latency                 600                       # Avg. latency over all incoming pkts
system.l2_tlb.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l2_tlb.clk_domain.clock                   1000                       # Clock period in ticks
system.l2_tlb.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.l2_tlb.local_TLB_accesses                    5                       # Number of TLB accesses
system.l2_tlb.local_TLB_hits                        0                       # Number of TLB hits
system.l2_tlb.local_TLB_misses                      5                       # Number of TLB misses
system.l2_tlb.local_TLB_miss_rate                 100                       # TLB miss rate
system.l2_tlb.global_TLB_accesses                  71                       # Number of TLB accesses
system.l2_tlb.global_TLB_hits                       0                       # Number of TLB hits
system.l2_tlb.global_TLB_misses                    71                       # Number of TLB misses
system.l2_tlb.global_TLB_miss_rate                100                       # TLB miss rate
system.l2_tlb.access_cycles                   4761069                       # Cycles spent accessing this TLB level
system.l2_tlb.page_table_cycles                     0                       # Cycles spent accessing the page table
system.l2_tlb.unique_pages                          5                       # Number of unique pages touched
system.l2_tlb.local_cycles                     207003                       # Number of cycles spent in queue for all incoming reqs
system.l2_tlb.local_latency              41400.600000                       # Avg. latency over incoming coalesced reqs
system.l2_tlb.avg_reuse_distance                    0                       # avg. reuse distance over all pages (in ticks)
system.l3_coalescer.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3_coalescer.clk_domain.clock             1000                       # Clock period in ticks
system.l3_coalescer.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.l3_coalescer.uncoalesced_accesses            5                       # Number of uncoalesced TLB accesses
system.l3_coalescer.coalesced_accesses              3                       # Number of coalesced TLB accesses
system.l3_coalescer.queuing_cycles              69000                       # Number of cycles spent in queue
system.l3_coalescer.local_queuing_cycles         3000                       # Number of cycles spent in queue for all incoming reqs
system.l3_coalescer.local_latency                 600                       # Avg. latency over all incoming pkts
system.l3_tlb.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3_tlb.clk_domain.clock                   1000                       # Clock period in ticks
system.l3_tlb.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.l3_tlb.local_TLB_accesses                    5                       # Number of TLB accesses
system.l3_tlb.local_TLB_hits                        0                       # Number of TLB hits
system.l3_tlb.local_TLB_misses                      5                       # Number of TLB misses
system.l3_tlb.local_TLB_miss_rate                 100                       # TLB miss rate
system.l3_tlb.global_TLB_accesses                  71                       # Number of TLB accesses
system.l3_tlb.global_TLB_hits                       0                       # Number of TLB hits
system.l3_tlb.global_TLB_misses                    71                       # Number of TLB misses
system.l3_tlb.global_TLB_miss_rate                100                       # TLB miss rate
system.l3_tlb.access_cycles                  10350000                       # Cycles spent accessing this TLB level
system.l3_tlb.page_table_cycles              51750000                       # Cycles spent accessing the page table
system.l3_tlb.unique_pages                          5                       # Number of unique pages touched
system.l3_tlb.local_cycles                     450000                       # Number of cycles spent in queue for all incoming reqs
system.l3_tlb.local_latency                     90000                       # Avg. latency over incoming coalesced reqs
system.l3_tlb.avg_reuse_distance                    0                       # avg. reuse distance over all pages (in ticks)
system.piobus.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::WriteReq                 93                       # Transaction distribution
system.piobus.trans_dist::WriteResp                93                       # Transaction distribution
system.piobus.pkt_count_system.cp_cntrl0.sequencer.mem-master-port::system.cpu2.pio          186                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.cp_cntrl0.sequencer.mem-master-port::total          186                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                    186                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.cp_cntrl0.sequencer.mem-master-port::system.cpu2.pio          740                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.cp_cntrl0.sequencer.mem-master-port::total          740                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                     740                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer2.occupancy              186000                       # Layer occupancy (ticks)
system.piobus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.piobus.respLayer0.occupancy              93000                       # Layer occupancy (ticks)
system.piobus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.ruby.network.ext_links0.int_node.port_buffers00.avg_buf_msgs     0.001175                       # Average number of messages in buffer
system.ruby.network.ext_links0.int_node.port_buffers00.avg_stall_time 17283.516048                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links0.int_node.port_buffers02.avg_buf_msgs     0.001175                       # Average number of messages in buffer
system.ruby.network.ext_links0.int_node.port_buffers02.avg_stall_time 120664.208507                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links0.int_node.port_buffers04.avg_buf_msgs     0.001174                       # Average number of messages in buffer
system.ruby.network.ext_links0.int_node.port_buffers04.avg_stall_time 17173.010528                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links0.int_node.port_buffers05.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.network.ext_links0.int_node.port_buffers05.avg_stall_time  4059.503451                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links0.int_node.port_buffers07.avg_buf_msgs     0.001163                       # Average number of messages in buffer
system.ruby.network.ext_links0.int_node.port_buffers07.avg_stall_time 30489.901978                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links0.int_node.port_buffers15.avg_buf_msgs     0.001163                       # Average number of messages in buffer
system.ruby.network.ext_links0.int_node.port_buffers15.avg_stall_time 30497.555736                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links0.int_node.port_buffers17.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.network.ext_links0.int_node.port_buffers17.avg_stall_time  4030.616690                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links0.int_node.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.int_node.percent_links_utilized     0.007993                      
system.ruby.network.ext_links0.int_node.msg_count.Control::0         1451                      
system.ruby.network.ext_links0.int_node.msg_count.Request_Control::0         1451                      
system.ruby.network.ext_links0.int_node.msg_count.Response_Data::2         1463                      
system.ruby.network.ext_links0.int_node.msg_count.Response_Control::2         1439                      
system.ruby.network.ext_links0.int_node.msg_count.Unblock_Control::4         1450                      
system.ruby.network.ext_links0.int_node.msg_bytes.Control::0        11608                      
system.ruby.network.ext_links0.int_node.msg_bytes.Request_Control::0        11608                      
system.ruby.network.ext_links0.int_node.msg_bytes.Response_Data::2       105336                      
system.ruby.network.ext_links0.int_node.msg_bytes.Response_Control::2        11512                      
system.ruby.network.ext_links0.int_node.msg_bytes.Unblock_Control::4        11600                      
system.ruby.network.ext_links1.int_node.port_buffers00.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.network.ext_links1.int_node.port_buffers00.avg_stall_time  4192.550927                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links1.int_node.port_buffers02.avg_buf_msgs     0.001163                       # Average number of messages in buffer
system.ruby.network.ext_links1.int_node.port_buffers02.avg_stall_time 31489.519898                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links1.int_node.port_buffers03.avg_buf_msgs     0.001163                       # Average number of messages in buffer
system.ruby.network.ext_links1.int_node.port_buffers03.avg_stall_time 15499.560850                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links1.int_node.port_buffers05.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.network.ext_links1.int_node.port_buffers05.avg_stall_time  2062.599741                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links1.int_node.port_buffers07.avg_buf_msgs     0.001162                       # Average number of messages in buffer
system.ruby.network.ext_links1.int_node.port_buffers07.avg_stall_time 15494.441616                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links1.int_node.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.int_node.percent_links_utilized     0.010024                      
system.ruby.network.ext_links1.int_node.msg_count.Control::0           14                      
system.ruby.network.ext_links1.int_node.msg_count.Request_Control::0         1437                      
system.ruby.network.ext_links1.int_node.msg_count.Response_Data::2         1439                      
system.ruby.network.ext_links1.int_node.msg_count.Response_Control::2           12                      
system.ruby.network.ext_links1.int_node.msg_count.Unblock_Control::4         1436                      
system.ruby.network.ext_links1.int_node.msg_bytes.Control::0          112                      
system.ruby.network.ext_links1.int_node.msg_bytes.Request_Control::0        11496                      
system.ruby.network.ext_links1.int_node.msg_bytes.Response_Data::2       103608                      
system.ruby.network.ext_links1.int_node.msg_bytes.Response_Control::2           96                      
system.ruby.network.ext_links1.int_node.msg_bytes.Unblock_Control::4        11488                      
system.tcp_cntrl0.L1cache.demand_hits               0                       # Number of cache demand hits
system.tcp_cntrl0.L1cache.demand_misses             0                       # Number of cache demand misses
system.tcp_cntrl0.L1cache.demand_accesses            0                       # Number of cache demand accesses
system.tcp_cntrl0.L1cache.num_data_array_reads           20                       # number of data array reads
system.tcp_cntrl0.L1cache.num_data_array_writes           20                       # number of data array writes
system.tcp_cntrl0.L1cache.num_tag_array_reads           50                       # number of tag array reads
system.tcp_cntrl0.L1cache.num_tag_array_writes           30                       # number of tag array writes
system.tcp_cntrl0.L1cache.num_data_array_stalls            6                       # number of stalls caused by data array
system.tcp_cntrl0.coalescer.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.tcp_cntrl0.coalescer.gpu_tcp_ld_hits           11                       # loads that hit in the TCP
system.tcp_cntrl0.coalescer.gpu_tcp_ld_transfers            0                       # TCP to TCP load transfers
system.tcp_cntrl0.coalescer.gpu_tcc_ld_hits            0                       # loads that hit in the TCC
system.tcp_cntrl0.coalescer.gpu_ld_misses            2                       # loads that miss in the GPU
system.tcp_cntrl0.coalescer.gpu_tcp_st_hits            9                       # stores that hit in the TCP
system.tcp_cntrl0.coalescer.gpu_tcp_st_transfers            0                       # TCP to TCP store transfers
system.tcp_cntrl0.coalescer.gpu_tcc_st_hits            0                       # stores that hit in the TCC
system.tcp_cntrl0.coalescer.gpu_st_misses            9                       # stores that miss in the GPU
system.tcp_cntrl0.coalescer.cp_tcp_ld_hits            0                       # loads that hit in the TCP
system.tcp_cntrl0.coalescer.cp_tcp_ld_transfers            0                       # TCP to TCP load transfers
system.tcp_cntrl0.coalescer.cp_tcc_ld_hits            0                       # loads that hit in the TCC
system.tcp_cntrl0.coalescer.cp_ld_misses            0                       # loads that miss in the GPU
system.tcp_cntrl0.coalescer.cp_tcp_st_hits            0                       # stores that hit in the TCP
system.tcp_cntrl0.coalescer.cp_tcp_st_transfers            0                       # TCP to TCP store transfers
system.tcp_cntrl0.coalescer.cp_tcc_st_hits            0                       # stores that hit in the TCC
system.tcp_cntrl0.coalescer.cp_st_misses            0                       # stores that miss in the GPU
system.tcp_cntrl0.mandatoryQueue.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.tcp_cntrl0.mandatoryQueue.avg_stall_time     2.843588                       # Average number of cycles messages are stalled in this MB
system.tcp_cntrl0.probeToTCP.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.tcp_cntrl0.probeToTCP.avg_stall_time   676.754038                       # Average number of cycles messages are stalled in this MB
system.tcp_cntrl0.requestFromTCP.avg_buf_msgs     0.000730                       # Average number of messages in buffer
system.tcp_cntrl0.requestFromTCP.avg_stall_time  5257.916696                       # Average number of cycles messages are stalled in this MB
system.tcp_cntrl0.responseFromTCP.avg_buf_msgs     0.000648                       # Average number of messages in buffer
system.tcp_cntrl0.responseFromTCP.avg_stall_time  4509.103212                       # Average number of cycles messages are stalled in this MB
system.tcp_cntrl0.responseToTCP.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.tcp_cntrl0.responseToTCP.avg_stall_time   262.189957                       # Average number of cycles messages are stalled in this MB
system.tcp_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.tcp_cntrl0.unblockFromCore.avg_buf_msgs     0.000712                       # Average number of messages in buffer
system.tcp_cntrl0.unblockFromCore.avg_stall_time  5241.208759                       # Average number of cycles messages are stalled in this MB
system.tcp_cntrl0.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.int_node.port_buffers01.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.network.ext_links2.int_node.port_buffers01.avg_stall_time   620.362321                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links2.int_node.port_buffers03.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.network.ext_links2.int_node.port_buffers03.avg_stall_time   196.643682                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links2.int_node.port_buffers08.avg_buf_msgs     0.001163                       # Average number of messages in buffer
system.ruby.network.ext_links2.int_node.port_buffers08.avg_stall_time 31497.424598                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links2.int_node.port_buffers09.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.network.ext_links2.int_node.port_buffers09.avg_stall_time  5476.742106                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links2.int_node.port_buffers10.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.network.ext_links2.int_node.port_buffers10.avg_stall_time  4162.717059                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links2.int_node.port_buffers11.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.network.ext_links2.int_node.port_buffers11.avg_stall_time  4565.434218                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links2.int_node.port_buffers13.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.network.ext_links2.int_node.port_buffers13.avg_stall_time  5475.947184                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links2.int_node.port_buffers17.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.network.ext_links2.int_node.port_buffers17.avg_stall_time   198.219765                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links2.int_node.port_buffers18.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.network.ext_links2.int_node.port_buffers18.avg_stall_time 16044.608905                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links2.int_node.port_buffers20.avg_buf_msgs     0.001163                       # Average number of messages in buffer
system.ruby.network.ext_links2.int_node.port_buffers20.avg_stall_time 120466.542437                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links2.int_node.port_buffers22.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.network.ext_links2.int_node.port_buffers22.avg_stall_time 15884.246705                       # Average number of cycles messages are stalled in this MB
system.ruby.network.ext_links2.int_node.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.int_node.percent_links_utilized     0.000850                      
system.ruby.network.ext_links2.int_node.msg_count.Control::0         1437                      
system.ruby.network.ext_links2.int_node.msg_count.Control::1           10                      
system.ruby.network.ext_links2.int_node.msg_count.Request_Control::0           14                      
system.ruby.network.ext_links2.int_node.msg_count.Request_Control::1           14                      
system.ruby.network.ext_links2.int_node.msg_count.Response_Data::2           24                      
system.ruby.network.ext_links2.int_node.msg_count.Response_Data::3           24                      
system.ruby.network.ext_links2.int_node.msg_count.Response_Control::2         1427                      
system.ruby.network.ext_links2.int_node.msg_count.Unblock_Control::4           14                      
system.ruby.network.ext_links2.int_node.msg_count.Unblock_Control::5           14                      
system.ruby.network.ext_links2.int_node.msg_bytes.Control::0        11496                      
system.ruby.network.ext_links2.int_node.msg_bytes.Control::1           80                      
system.ruby.network.ext_links2.int_node.msg_bytes.Request_Control::0          112                      
system.ruby.network.ext_links2.int_node.msg_bytes.Request_Control::1          112                      
system.ruby.network.ext_links2.int_node.msg_bytes.Response_Data::2         1728                      
system.ruby.network.ext_links2.int_node.msg_bytes.Response_Data::3         1728                      
system.ruby.network.ext_links2.int_node.msg_bytes.Response_Control::2        11416                      
system.ruby.network.ext_links2.int_node.msg_bytes.Unblock_Control::4          112                      
system.ruby.network.ext_links2.int_node.msg_bytes.Unblock_Control::5          112                      
system.sqc_cntrl0.L1cache.demand_hits               0                       # Number of cache demand hits
system.sqc_cntrl0.L1cache.demand_misses             0                       # Number of cache demand misses
system.sqc_cntrl0.L1cache.demand_accesses            0                       # Number of cache demand accesses
system.sqc_cntrl0.L1cache.num_data_array_reads           70                       # number of data array reads
system.sqc_cntrl0.L1cache.num_data_array_writes            3                       # number of data array writes
system.sqc_cntrl0.L1cache.num_tag_array_reads           70                       # number of tag array reads
system.sqc_cntrl0.L1cache.num_tag_array_writes            3                       # number of tag array writes
system.sqc_cntrl0.L1cache.num_data_array_stalls           16                       # number of stalls caused by data array
system.sqc_cntrl0.mandatoryQueue.avg_buf_msgs     0.000189                       # Average number of messages in buffer
system.sqc_cntrl0.mandatoryQueue.avg_stall_time   133.774401                       # Average number of cycles messages are stalled in this MB
system.sqc_cntrl0.requestFromSQC.avg_buf_msgs     0.000389                       # Average number of messages in buffer
system.sqc_cntrl0.requestFromSQC.avg_stall_time 10667.759055                       # Average number of cycles messages are stalled in this MB
system.sqc_cntrl0.responseToSQC.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.sqc_cntrl0.responseToSQC.avg_stall_time   264.291401                       # Average number of cycles messages are stalled in this MB
system.sqc_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.sqc_cntrl0.sequencer.load_waiting_on_load           28                       # Number of times a load aliased with a pending load
system.sqc_cntrl0.unblockFromCore.avg_buf_msgs     0.000389                       # Average number of messages in buffer
system.sqc_cntrl0.unblockFromCore.avg_stall_time 10561.294524                       # Average number of cycles messages are stalled in this MB
system.sqc_cntrl0.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.tcc_cntrl0.L2cache.demand_hits               0                       # Number of cache demand hits
system.tcc_cntrl0.L2cache.demand_misses             0                       # Number of cache demand misses
system.tcc_cntrl0.L2cache.demand_accesses            0                       # Number of cache demand accesses
system.tcc_cntrl0.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.tccdir_cntrl0.directory.demand_hits            0                       # Number of cache demand hits
system.tccdir_cntrl0.directory.demand_misses            0                       # Number of cache demand misses
system.tccdir_cntrl0.directory.demand_accesses            0                       # Number of cache demand accesses
system.tccdir_cntrl0.directory.num_tag_array_reads         1451                       # number of tag array reads
system.tccdir_cntrl0.directory.num_tag_array_writes           24                       # number of tag array writes
system.tccdir_cntrl0.probeFromNB.avg_buf_msgs     0.001163                       # Average number of messages in buffer
system.tccdir_cntrl0.probeFromNB.avg_stall_time 31997.357815                       # Average number of cycles messages are stalled in this MB
system.tccdir_cntrl0.probeToCore.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.tccdir_cntrl0.probeToCore.avg_stall_time   563.969794                       # Average number of cycles messages are stalled in this MB
system.tccdir_cntrl0.requestFromTCP.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.tccdir_cntrl0.requestFromTCP.avg_stall_time  5543.382006                       # Average number of cycles messages are stalled in this MB
system.tccdir_cntrl0.requestToNB.avg_buf_msgs     0.002720                       # Average number of messages in buffer
system.tccdir_cntrl0.requestToNB.avg_stall_time 15978.130903                       # Average number of cycles messages are stalled in this MB
system.tccdir_cntrl0.responseFromNB.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.tccdir_cntrl0.responseFromNB.avg_stall_time  4228.766029                       # Average number of cycles messages are stalled in this MB
system.tccdir_cntrl0.responseFromTCP.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.tccdir_cntrl0.responseFromTCP.avg_stall_time  4621.764414                       # Average number of cycles messages are stalled in this MB
system.tccdir_cntrl0.responseToCore.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.tccdir_cntrl0.responseToCore.avg_stall_time   132.147319                       # Average number of cycles messages are stalled in this MB
system.tccdir_cntrl0.responseToNB.avg_buf_msgs     0.279178                       # Average number of messages in buffer
system.tccdir_cntrl0.responseToNB.avg_stall_time 119966.778404                       # Average number of cycles messages are stalled in this MB
system.tccdir_cntrl0.triggerQueue.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.tccdir_cntrl0.triggerQueue.avg_stall_time   112.724342                       # Average number of cycles messages are stalled in this MB
system.tccdir_cntrl0.unblockFromTCP.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.tccdir_cntrl0.unblockFromTCP.avg_stall_time  5541.921681                       # Average number of cycles messages are stalled in this MB
system.tccdir_cntrl0.unblockToNB.avg_buf_msgs     0.002720                       # Average number of messages in buffer
system.tccdir_cntrl0.unblockToNB.avg_stall_time 15818.434107                       # Average number of cycles messages are stalled in this MB
system.tccdir_cntrl0.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  4126.027594                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.001163                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time 30989.711343                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_buf_msgs     0.001163                       # Average number of messages in buffer
system.ruby.network.int_link_buffers10.avg_stall_time 30997.490571                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.network.int_link_buffers12.avg_stall_time  4096.667280                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_buf_msgs     0.001163                       # Average number of messages in buffer
system.ruby.network.int_link_buffers20.avg_stall_time 15999.533732                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers22.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.network.int_link_buffers22.avg_stall_time  2129.122265                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers24.avg_buf_msgs     0.001162                       # Average number of messages in buffer
system.ruby.network.int_link_buffers24.avg_stall_time 15994.249361                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers30.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.network.int_link_buffers30.avg_stall_time 16111.086097                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers32.avg_buf_msgs     0.001163                       # Average number of messages in buffer
system.ruby.network.int_link_buffers32.avg_stall_time 120966.305660                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers34.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.network.int_link_buffers34.avg_stall_time 15950.058494                       # Average number of cycles messages are stalled in this MB
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.ruby.network.msg_count.Control            2912                      
system.ruby.network.msg_count.Request_Control         2916                      
system.ruby.network.msg_count.Response_Data         2950                      
system.ruby.network.msg_count.Response_Control         2878                      
system.ruby.network.msg_count.Unblock_Control         2914                      
system.ruby.network.msg_byte.Control            23296                      
system.ruby.network.msg_byte.Request_Control        23328                      
system.ruby.network.msg_byte.Response_Data       212400                      
system.ruby.network.msg_byte.Response_Control        23024                      
system.ruby.network.msg_byte.Unblock_Control        23312                      
system.sqc_coalescer.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.sqc_coalescer.clk_domain.clock            1000                       # Clock period in ticks
system.sqc_coalescer.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.sqc_coalescer.uncoalesced_accesses           70                       # Number of uncoalesced TLB accesses
system.sqc_coalescer.coalesced_accesses            55                       # Number of coalesced TLB accesses
system.sqc_coalescer.queuing_cycles             91000                       # Number of cycles spent in queue
system.sqc_coalescer.local_queuing_cycles        91000                       # Number of cycles spent in queue for all incoming reqs
system.sqc_coalescer.local_latency               1300                       # Avg. latency over all incoming pkts
system.sqc_tlb.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.sqc_tlb.clk_domain.clock                  1000                       # Clock period in ticks
system.sqc_tlb.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.sqc_tlb.local_TLB_accesses                  55                       # Number of TLB accesses
system.sqc_tlb.local_TLB_hits                      54                       # Number of TLB hits
system.sqc_tlb.local_TLB_misses                     1                       # Number of TLB misses
system.sqc_tlb.local_TLB_miss_rate           1.818182                       # TLB miss rate
system.sqc_tlb.global_TLB_accesses                 70                       # Number of TLB accesses
system.sqc_tlb.global_TLB_hits                     66                       # Number of TLB hits
system.sqc_tlb.global_TLB_misses                    4                       # Number of TLB misses
system.sqc_tlb.global_TLB_miss_rate          5.714286                       # TLB miss rate
system.sqc_tlb.access_cycles                    70004                       # Cycles spent accessing this TLB level
system.sqc_tlb.page_table_cycles                    0                       # Cycles spent accessing the page table
system.sqc_tlb.unique_pages                         1                       # Number of unique pages touched
system.sqc_tlb.local_cycles                     55001                       # Number of cycles spent in queue for all incoming reqs
system.sqc_tlb.local_latency              1000.018182                       # Avg. latency over incoming coalesced reqs
system.sqc_tlb.avg_reuse_distance                   0                       # avg. reuse distance over all pages (in ticks)
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    617670500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.int_node.throttle0.link_utilization     0.005626                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Request_Control::0         1451                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Response_Data::2           12                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Response_Control::2         1439                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Unblock_Control::4         1450                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Request_Control::0        11608                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Response_Data::2          864                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Response_Control::2        11512                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Unblock_Control::4        11600                      
system.ruby.network.ext_links0.int_node.throttle1.link_utilization     0.016376                      
system.ruby.network.ext_links0.int_node.throttle1.msg_count.Control::0           14                      
system.ruby.network.ext_links0.int_node.throttle1.msg_count.Response_Data::2         1437                      
system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Control::0          112                      
system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Response_Data::2       103464                      
system.ruby.network.ext_links0.int_node.throttle2.link_utilization     0.001977                      
system.ruby.network.ext_links0.int_node.throttle2.msg_count.Control::0         1437                      
system.ruby.network.ext_links0.int_node.throttle2.msg_count.Response_Data::2           14                      
system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Control::0        11496                      
system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Response_Data::2         1008                      
system.ruby.network.ext_links1.int_node.throttle0.link_utilization     0.016376                      
system.ruby.network.ext_links1.int_node.throttle0.msg_count.Control::0           14                      
system.ruby.network.ext_links1.int_node.throttle0.msg_count.Response_Data::2         1437                      
system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Control::0          112                      
system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Response_Data::2       103464                      
system.ruby.network.ext_links1.int_node.throttle1.link_utilization     0.003672                      
system.ruby.network.ext_links1.int_node.throttle1.msg_count.Request_Control::0         1437                      
system.ruby.network.ext_links1.int_node.throttle1.msg_count.Response_Data::2            2                      
system.ruby.network.ext_links1.int_node.throttle1.msg_count.Response_Control::2           12                      
system.ruby.network.ext_links1.int_node.throttle1.msg_count.Unblock_Control::4         1436                      
system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Request_Control::0        11496                      
system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Response_Data::2          144                      
system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Response_Control::2           96                      
system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Unblock_Control::4        11488                      
system.ruby.network.ext_links2.int_node.throttle0.link_utilization     0.000138                      
system.ruby.network.ext_links2.int_node.throttle0.msg_count.Control::1           10                      
system.ruby.network.ext_links2.int_node.throttle0.msg_count.Response_Data::3           11                      
system.ruby.network.ext_links2.int_node.throttle0.msg_bytes.Control::1           80                      
system.ruby.network.ext_links2.int_node.throttle0.msg_bytes.Response_Data::3          792                      
system.ruby.network.ext_links2.int_node.throttle1.link_utilization            0                      
system.ruby.network.ext_links2.int_node.throttle2.link_utilization     0.002126                      
system.ruby.network.ext_links2.int_node.throttle2.msg_count.Control::0         1437                      
system.ruby.network.ext_links2.int_node.throttle2.msg_count.Request_Control::1           14                      
system.ruby.network.ext_links2.int_node.throttle2.msg_count.Response_Data::2           14                      
system.ruby.network.ext_links2.int_node.throttle2.msg_count.Response_Data::3           10                      
system.ruby.network.ext_links2.int_node.throttle2.msg_count.Unblock_Control::5           14                      
system.ruby.network.ext_links2.int_node.throttle2.msg_bytes.Control::0        11496                      
system.ruby.network.ext_links2.int_node.throttle2.msg_bytes.Request_Control::1          112                      
system.ruby.network.ext_links2.int_node.throttle2.msg_bytes.Response_Data::2         1008                      
system.ruby.network.ext_links2.int_node.throttle2.msg_bytes.Response_Data::3          720                      
system.ruby.network.ext_links2.int_node.throttle2.msg_bytes.Unblock_Control::5          112                      
system.ruby.network.ext_links2.int_node.throttle3.link_utilization     0.000034                      
system.ruby.network.ext_links2.int_node.throttle3.msg_count.Response_Data::3            3                      
system.ruby.network.ext_links2.int_node.throttle3.msg_bytes.Response_Data::3          216                      
system.ruby.network.ext_links2.int_node.throttle4.link_utilization     0.001954                      
system.ruby.network.ext_links2.int_node.throttle4.msg_count.Request_Control::0           14                      
system.ruby.network.ext_links2.int_node.throttle4.msg_count.Response_Data::2           10                      
system.ruby.network.ext_links2.int_node.throttle4.msg_count.Response_Control::2         1427                      
system.ruby.network.ext_links2.int_node.throttle4.msg_count.Unblock_Control::4           14                      
system.ruby.network.ext_links2.int_node.throttle4.msg_bytes.Request_Control::0          112                      
system.ruby.network.ext_links2.int_node.throttle4.msg_bytes.Response_Data::2          720                      
system.ruby.network.ext_links2.int_node.throttle4.msg_bytes.Response_Control::2        11416                      
system.ruby.network.ext_links2.int_node.throttle4.msg_bytes.Unblock_Control::4          112                      
system.ruby.CorePair_Controller.C0_Load_L1miss          188      0.00%      0.00%
system.ruby.CorePair_Controller.C0_Load_L1hit        14664      0.00%      0.00%
system.ruby.CorePair_Controller.Ifetch0_L1hit        77065      0.00%      0.00%
system.ruby.CorePair_Controller.Ifetch0_L1miss          997      0.00%      0.00%
system.ruby.CorePair_Controller.C0_Store_L1miss          300      0.00%      0.00%
system.ruby.CorePair_Controller.C0_Store_L1hit        10086      0.00%      0.00%
system.ruby.CorePair_Controller.NB_AckS           957      0.00%      0.00%
system.ruby.CorePair_Controller.NB_AckM           301      0.00%      0.00%
system.ruby.CorePair_Controller.NB_AckE           179      0.00%      0.00%
system.ruby.CorePair_Controller.L1I_Repl          511      0.00%      0.00%
system.ruby.CorePair_Controller.L1D0_Repl           22      0.00%      0.00%
system.ruby.CorePair_Controller.L2_to_L1I           49      0.00%      0.00%
system.ruby.CorePair_Controller.PrbInvData            9      0.00%      0.00%
system.ruby.CorePair_Controller.PrbShrData            5      0.00%      0.00%
system.ruby.CorePair_Controller.I.C0_Load_L1miss          188      0.00%      0.00%
system.ruby.CorePair_Controller.I.Ifetch0_L1miss          947      0.00%      0.00%
system.ruby.CorePair_Controller.I.C0_Store_L1miss          300      0.00%      0.00%
system.ruby.CorePair_Controller.I.PrbInvData            8      0.00%      0.00%
system.ruby.CorePair_Controller.I.PrbShrData            3      0.00%      0.00%
system.ruby.CorePair_Controller.S.C0_Load_L1hit          635      0.00%      0.00%
system.ruby.CorePair_Controller.S.Ifetch0_L1hit        77065      0.00%      0.00%
system.ruby.CorePair_Controller.S.Ifetch0_L1miss           49      0.00%      0.00%
system.ruby.CorePair_Controller.S.L1I_Repl          511      0.00%      0.00%
system.ruby.CorePair_Controller.E0.C0_Load_L1hit         2875      0.00%      0.00%
system.ruby.CorePair_Controller.E0.Ifetch0_L1miss            1      0.00%      0.00%
system.ruby.CorePair_Controller.E0.C0_Store_L1hit           41      0.00%      0.00%
system.ruby.CorePair_Controller.E0.L1D0_Repl           12      0.00%      0.00%
system.ruby.CorePair_Controller.E0.PrbShrData            1      0.00%      0.00%
system.ruby.CorePair_Controller.O.C0_Load_L1hit            3      0.00%      0.00%
system.ruby.CorePair_Controller.O.C0_Store_L1hit            1      0.00%      0.00%
system.ruby.CorePair_Controller.M0.C0_Load_L1hit        11151      0.00%      0.00%
system.ruby.CorePair_Controller.M0.C0_Store_L1hit        10044      0.00%      0.00%
system.ruby.CorePair_Controller.M0.L1D0_Repl           10      0.00%      0.00%
system.ruby.CorePair_Controller.M0.PrbInvData            1      0.00%      0.00%
system.ruby.CorePair_Controller.M0.PrbShrData            1      0.00%      0.00%
system.ruby.CorePair_Controller.I_M0.NB_AckM          300      0.00%      0.00%
system.ruby.CorePair_Controller.I_E0S.NB_AckS            9      0.00%      0.00%
system.ruby.CorePair_Controller.I_E0S.NB_AckE          179      0.00%      0.00%
system.ruby.CorePair_Controller.Si_F0.L2_to_L1I           49      0.00%      0.00%
system.ruby.CorePair_Controller.O_M0.NB_AckM            1      0.00%      0.00%
system.ruby.CorePair_Controller.S0.NB_AckS          948      0.00%      0.00%
system.ruby.Directory_Controller.RdBlkS           951      0.00%      0.00%
system.ruby.Directory_Controller.RdBlkM           310      0.00%      0.00%
system.ruby.Directory_Controller.RdBlk            190      0.00%      0.00%
system.ruby.Directory_Controller.CPUPrbResp         1451      0.00%      0.00%
system.ruby.Directory_Controller.ProbeAcksComplete         1451      0.00%      0.00%
system.ruby.Directory_Controller.MemData         1451      0.00%      0.00%
system.ruby.Directory_Controller.CoreUnblock         1450      0.00%      0.00%
system.ruby.Directory_Controller.U.RdBlkS          951      0.00%      0.00%
system.ruby.Directory_Controller.U.RdBlkM          310      0.00%      0.00%
system.ruby.Directory_Controller.U.RdBlk          190      0.00%      0.00%
system.ruby.Directory_Controller.BS_M.MemData           29      0.00%      0.00%
system.ruby.Directory_Controller.BM_M.MemData           13      0.00%      0.00%
system.ruby.Directory_Controller.B_M.MemData           10      0.00%      0.00%
system.ruby.Directory_Controller.BS_PM.CPUPrbResp           29      0.00%      0.00%
system.ruby.Directory_Controller.BS_PM.ProbeAcksComplete           29      0.00%      0.00%
system.ruby.Directory_Controller.BS_PM.MemData          922      0.00%      0.00%
system.ruby.Directory_Controller.BM_PM.CPUPrbResp           13      0.00%      0.00%
system.ruby.Directory_Controller.BM_PM.ProbeAcksComplete           13      0.00%      0.00%
system.ruby.Directory_Controller.BM_PM.MemData          297      0.00%      0.00%
system.ruby.Directory_Controller.B_PM.CPUPrbResp           10      0.00%      0.00%
system.ruby.Directory_Controller.B_PM.ProbeAcksComplete           10      0.00%      0.00%
system.ruby.Directory_Controller.B_PM.MemData          180      0.00%      0.00%
system.ruby.Directory_Controller.BS_Pm.CPUPrbResp          922      0.00%      0.00%
system.ruby.Directory_Controller.BS_Pm.ProbeAcksComplete          922      0.00%      0.00%
system.ruby.Directory_Controller.BM_Pm.CPUPrbResp          297      0.00%      0.00%
system.ruby.Directory_Controller.BM_Pm.ProbeAcksComplete          297      0.00%      0.00%
system.ruby.Directory_Controller.B_Pm.CPUPrbResp          180      0.00%      0.00%
system.ruby.Directory_Controller.B_Pm.ProbeAcksComplete          180      0.00%      0.00%
system.ruby.Directory_Controller.B.CoreUnblock         1450      0.00%      0.00%
system.ruby.LD.latency_hist_seqr::bucket_size           64                      
system.ruby.LD.latency_hist_seqr::max_bucket          639                      
system.ruby.LD.latency_hist_seqr::samples        14852                      
system.ruby.LD.latency_hist_seqr::mean       4.741988                      
system.ruby.LD.latency_hist_seqr::gmean      2.121889                      
system.ruby.LD.latency_hist_seqr::stdev     25.234572                      
system.ruby.LD.latency_hist_seqr         |       14664     98.73%     98.73% |           0      0.00%     98.73% |           0      0.00%     98.73% |         182      1.23%     99.96% |           2      0.01%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           4      0.03%    100.00%
system.ruby.LD.latency_hist_seqr::total         14852                      
system.ruby.LD.latency_hist_coalsr::bucket_size           32                      
system.ruby.LD.latency_hist_coalsr::max_bucket          319                      
system.ruby.LD.latency_hist_coalsr::samples           13                      
system.ruby.LD.latency_hist_coalsr::mean    40.846154                      
system.ruby.LD.latency_hist_coalsr::gmean     2.615708                      
system.ruby.LD.latency_hist_coalsr::stdev    96.820148                      
system.ruby.LD.latency_hist_coalsr       |          11     84.62%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           2     15.38%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_coalsr::total           13                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size           64                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket          639                      
system.ruby.LD.hit_latency_hist_seqr::samples          188                      
system.ruby.LD.hit_latency_hist_seqr::mean   218.617021                      
system.ruby.LD.hit_latency_hist_seqr::gmean   214.164933                      
system.ruby.LD.hit_latency_hist_seqr::stdev    63.204381                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     96.81%     96.81% |           2      1.06%     97.87% |           0      0.00%     97.87% |           0      0.00%     97.87% |           0      0.00%     97.87% |           0      0.00%     97.87% |           4      2.13%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          188                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples        14664                      
system.ruby.LD.miss_latency_hist_seqr::mean            2                      
system.ruby.LD.miss_latency_hist_seqr::gmean     2.000000                      
system.ruby.LD.miss_latency_hist_seqr    |           0      0.00%      0.00% |           0      0.00%      0.00% |       14664    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total        14664                      
system.ruby.LD.miss_latency_hist_coalsr::bucket_size           32                      
system.ruby.LD.miss_latency_hist_coalsr::max_bucket          319                      
system.ruby.LD.miss_latency_hist_coalsr::samples           13                      
system.ruby.LD.miss_latency_hist_coalsr::mean    40.846154                      
system.ruby.LD.miss_latency_hist_coalsr::gmean     2.615708                      
system.ruby.LD.miss_latency_hist_coalsr::stdev    96.820148                      
system.ruby.LD.miss_latency_hist_coalsr  |          11     84.62%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           2     15.38%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_coalsr::total           13                      
system.ruby.ST.latency_hist_seqr::bucket_size           64                      
system.ruby.ST.latency_hist_seqr::max_bucket          639                      
system.ruby.ST.latency_hist_seqr::samples        10095                      
system.ruby.ST.latency_hist_seqr::mean       8.214859                      
system.ruby.ST.latency_hist_seqr::gmean      2.295570                      
system.ruby.ST.latency_hist_seqr::stdev     36.220084                      
system.ruby.ST.latency_hist_seqr         |        9796     97.04%     97.04% |           0      0.00%     97.04% |           0      0.00%     97.04% |         291      2.88%     99.92% |           3      0.03%     99.95% |           3      0.03%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           2      0.02%    100.00%
system.ruby.ST.latency_hist_seqr::total         10095                      
system.ruby.ST.latency_hist_coalsr::bucket_size           32                      
system.ruby.ST.latency_hist_coalsr::max_bucket          319                      
system.ruby.ST.latency_hist_coalsr::samples           16                      
system.ruby.ST.latency_hist_coalsr::mean   124.812500                      
system.ruby.ST.latency_hist_coalsr::gmean    18.732363                      
system.ruby.ST.latency_hist_coalsr::stdev   127.357355                      
system.ruby.ST.latency_hist_coalsr       |           8     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           8     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_coalsr::total           16                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size           64                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket          639                      
system.ruby.ST.hit_latency_hist_seqr::samples          299                      
system.ruby.ST.hit_latency_hist_seqr::mean   211.829431                      
system.ruby.ST.hit_latency_hist_seqr::gmean   209.930484                      
system.ruby.ST.hit_latency_hist_seqr::stdev    39.615954                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         291     97.32%     97.32% |           3      1.00%     98.33% |           3      1.00%     99.33% |           0      0.00%     99.33% |           0      0.00%     99.33% |           0      0.00%     99.33% |           2      0.67%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          299                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples         9796                      
system.ruby.ST.miss_latency_hist_seqr::mean            2                      
system.ruby.ST.miss_latency_hist_seqr::gmean     2.000000                      
system.ruby.ST.miss_latency_hist_seqr    |           0      0.00%      0.00% |           0      0.00%      0.00% |        9796    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         9796                      
system.ruby.ST.miss_latency_hist_coalsr::bucket_size           32                      
system.ruby.ST.miss_latency_hist_coalsr::max_bucket          319                      
system.ruby.ST.miss_latency_hist_coalsr::samples           16                      
system.ruby.ST.miss_latency_hist_coalsr::mean   124.812500                      
system.ruby.ST.miss_latency_hist_coalsr::gmean    18.732363                      
system.ruby.ST.miss_latency_hist_coalsr::stdev   127.357355                      
system.ruby.ST.miss_latency_hist_coalsr  |           8     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           8     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_coalsr::total           16                      
system.ruby.ATOMIC.latency_hist_coalsr::bucket_size           32                      
system.ruby.ATOMIC.latency_hist_coalsr::max_bucket          319                      
system.ruby.ATOMIC.latency_hist_coalsr::samples            2                      
system.ruby.ATOMIC.latency_hist_coalsr::mean          137                      
system.ruby.ATOMIC.latency_hist_coalsr::gmean    16.522712                      
system.ruby.ATOMIC.latency_hist_coalsr::stdev   192.333044                      
system.ruby.ATOMIC.latency_hist_coalsr   |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.ATOMIC.latency_hist_coalsr::total            2                      
system.ruby.ATOMIC.miss_latency_hist_coalsr::bucket_size           32                      
system.ruby.ATOMIC.miss_latency_hist_coalsr::max_bucket          319                      
system.ruby.ATOMIC.miss_latency_hist_coalsr::samples            2                      
system.ruby.ATOMIC.miss_latency_hist_coalsr::mean          137                      
system.ruby.ATOMIC.miss_latency_hist_coalsr::gmean    16.522712                      
system.ruby.ATOMIC.miss_latency_hist_coalsr::stdev   192.333044                      
system.ruby.ATOMIC.miss_latency_hist_coalsr |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.ATOMIC.miss_latency_hist_coalsr::total            2                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size           64                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket          639                      
system.ruby.IFETCH.latency_hist_seqr::samples        78062                      
system.ruby.IFETCH.latency_hist_seqr::mean     4.541595                      
system.ruby.IFETCH.latency_hist_seqr::gmean     2.119228                      
system.ruby.IFETCH.latency_hist_seqr::stdev    23.115236                      
system.ruby.IFETCH.latency_hist_seqr     |       77114     98.79%     98.79% |           0      0.00%     98.79% |           0      0.00%     98.79% |         926      1.19%     99.97% |           8      0.01%     99.98% |           8      0.01%     99.99% |           2      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           4      0.01%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total        78062                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size           64                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket          639                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          948                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean   210.354430                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean   208.975316                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev    33.191851                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         926     97.68%     97.68% |           8      0.84%     98.52% |           8      0.84%     99.37% |           2      0.21%     99.58% |           0      0.00%     99.58% |           0      0.00%     99.58% |           4      0.42%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          948                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            4                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket           39                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        77114                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean     2.011438                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean     2.002928                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev     0.453595                      
system.ruby.IFETCH.miss_latency_hist_seqr |       77065     99.94%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |          49      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        77114                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size           32                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket          319                      
system.ruby.RMW_Read.latency_hist_seqr::samples          271                      
system.ruby.RMW_Read.latency_hist_seqr::mean     3.505535                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     2.069593                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    17.492617                      
system.ruby.RMW_Read.latency_hist_seqr   |         269     99.26%     99.26% |           0      0.00%     99.26% |           0      0.00%     99.26% |           0      0.00%     99.26% |           0      0.00%     99.26% |           0      0.00%     99.26% |           2      0.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          271                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size           32                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket          319                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            2                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean          206                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean   206.000000                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            2                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples          269                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean            2                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean     2.000000                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |         269    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total          269                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           10                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean            2                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean            2                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           10                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples           10                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean            2                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean            2                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total           10                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           10                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            2                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            2                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           10                      
system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::samples           10                      
system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::mean            2                      
system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::gmean            2                      
system.ruby.Locked_RMW_Write.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::total           10                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::samples       101814                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::mean            2                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::gmean     2.000000                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |      101814    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist_seqr::total       101814                      
system.ruby.L2Cache.miss_mach_latency_hist_seqr::bucket_size            4                      
system.ruby.L2Cache.miss_mach_latency_hist_seqr::max_bucket           39                      
system.ruby.L2Cache.miss_mach_latency_hist_seqr::samples           49                      
system.ruby.L2Cache.miss_mach_latency_hist_seqr::mean           20                      
system.ruby.L2Cache.miss_mach_latency_hist_seqr::gmean    20.000000                      
system.ruby.L2Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.miss_mach_latency_hist_seqr::total           49                      
system.ruby.Directory.hit_mach_latency_hist_seqr::bucket_size           64                      
system.ruby.Directory.hit_mach_latency_hist_seqr::max_bucket          639                      
system.ruby.Directory.hit_mach_latency_hist_seqr::samples         1437                      
system.ruby.Directory.hit_mach_latency_hist_seqr::mean   211.736256                      
system.ruby.Directory.hit_mach_latency_hist_seqr::gmean   209.841883                      
system.ruby.Directory.hit_mach_latency_hist_seqr::stdev    39.748540                      
system.ruby.Directory.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        1401     97.49%     97.49% |          13      0.90%     98.40% |          11      0.77%     99.16% |           2      0.14%     99.30% |           0      0.00%     99.30% |           0      0.00%     99.30% |          10      0.70%    100.00%
system.ruby.Directory.hit_mach_latency_hist_seqr::total         1437                      
system.ruby.TCP.miss_mach_latency_hist_coalsr::bucket_size            1                      
system.ruby.TCP.miss_mach_latency_hist_coalsr::max_bucket            9                      
system.ruby.TCP.miss_mach_latency_hist_coalsr::samples           20                      
system.ruby.TCP.miss_mach_latency_hist_coalsr::mean     1.300000                      
system.ruby.TCP.miss_mach_latency_hist_coalsr::gmean     1.231144                      
system.ruby.TCP.miss_mach_latency_hist_coalsr::stdev     0.470162                      
system.ruby.TCP.miss_mach_latency_hist_coalsr |           0      0.00%      0.00% |          14     70.00%     70.00% |           6     30.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.TCP.miss_mach_latency_hist_coalsr::total           20                      
system.ruby.TCCdir.miss_mach_latency_hist_coalsr::bucket_size           32                      
system.ruby.TCCdir.miss_mach_latency_hist_coalsr::max_bucket          319                      
system.ruby.TCCdir.miss_mach_latency_hist_coalsr::samples           11                      
system.ruby.TCCdir.miss_mach_latency_hist_coalsr::mean   252.363636                      
system.ruby.TCCdir.miss_mach_latency_hist_coalsr::gmean   252.248963                      
system.ruby.TCCdir.miss_mach_latency_hist_coalsr::stdev     8.115081                      
system.ruby.TCCdir.miss_mach_latency_hist_coalsr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     72.73%     72.73% |           3     27.27%    100.00% |           0      0.00%    100.00%
system.ruby.TCCdir.miss_mach_latency_hist_coalsr::total           11                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples        14664                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean            2                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean     2.000000                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |       14664    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::total        14664                      
system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::bucket_size           64                      
system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::max_bucket          639                      
system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::samples          188                      
system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::mean   218.617021                      
system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::gmean   214.164933                      
system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::stdev    63.204381                      
system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     96.81%     96.81% |           2      1.06%     97.87% |           0      0.00%     97.87% |           0      0.00%     97.87% |           0      0.00%     97.87% |           0      0.00%     97.87% |           4      2.13%    100.00%
system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::total          188                      
system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::bucket_size            1                      
system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::max_bucket            9                      
system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::samples           11                      
system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::mean     1.181818                      
system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::gmean     1.134313                      
system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::stdev     0.404520                      
system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr |           0      0.00%      0.00% |           9     81.82%     81.82% |           2     18.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::total           11                      
system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::bucket_size           32                      
system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::max_bucket          319                      
system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::samples            2                      
system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::mean          259                      
system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::gmean   259.000000                      
system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::total            2                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples         9796                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean            2                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean     2.000000                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |        9796    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::total         9796                      
system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::bucket_size           64                      
system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::max_bucket          639                      
system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::samples          299                      
system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::mean   211.829431                      
system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::gmean   209.930484                      
system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::stdev    39.615954                      
system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         291     97.32%     97.32% |           3      1.00%     98.33% |           3      1.00%     99.33% |           0      0.00%     99.33% |           0      0.00%     99.33% |           0      0.00%     99.33% |           2      0.67%    100.00%
system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::total          299                      
system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::bucket_size            1                      
system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::max_bucket            9                      
system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::samples            8                      
system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::mean     1.500000                      
system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::gmean     1.414214                      
system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::stdev     0.534522                      
system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr |           0      0.00%      0.00% |           4     50.00%     50.00% |           4     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::total            8                      
system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::bucket_size           32                      
system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::max_bucket          319                      
system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::samples            8                      
system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::mean   248.125000                      
system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::gmean   248.124780                      
system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::stdev     0.353553                      
system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::total            8                      
system.ruby.ATOMIC.TCP.miss_type_mach_latency_hist_coalsr::bucket_size            1                      
system.ruby.ATOMIC.TCP.miss_type_mach_latency_hist_coalsr::max_bucket            9                      
system.ruby.ATOMIC.TCP.miss_type_mach_latency_hist_coalsr::samples            1                      
system.ruby.ATOMIC.TCP.miss_type_mach_latency_hist_coalsr::mean            1                      
system.ruby.ATOMIC.TCP.miss_type_mach_latency_hist_coalsr::gmean            1                      
system.ruby.ATOMIC.TCP.miss_type_mach_latency_hist_coalsr::stdev          nan                      
system.ruby.ATOMIC.TCP.miss_type_mach_latency_hist_coalsr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ATOMIC.TCP.miss_type_mach_latency_hist_coalsr::total            1                      
system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::bucket_size           32                      
system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::max_bucket          319                      
system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::samples            1                      
system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::mean          273                      
system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::gmean          273                      
system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::stdev          nan                      
system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::total            1                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::samples        77065                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::mean            2                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::gmean     2.000000                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |       77065    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::total        77065                      
system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                      
system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                      
system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::samples           49                      
system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::mean           20                      
system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::gmean    20.000000                      
system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::total           49                      
system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::bucket_size           64                      
system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::max_bucket          639                      
system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::samples          948                      
system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::mean   210.354430                      
system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::gmean   208.975316                      
system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::stdev    33.191851                      
system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         926     97.68%     97.68% |           8      0.84%     98.52% |           8      0.84%     99.37% |           2      0.21%     99.58% |           0      0.00%     99.58% |           0      0.00%     99.58% |           4      0.42%    100.00%
system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::total          948                      
system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples          269                      
system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean            2                      
system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean     2.000000                      
system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |         269    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total          269                      
system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::bucket_size           32                      
system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::max_bucket          319                      
system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::samples            2                      
system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::mean          206                      
system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::gmean   206.000000                      
system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples           10                      
system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean            2                      
system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean            2                      
system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total           10                      
system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::samples           10                      
system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::mean            2                      
system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::gmean            2                      
system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::total           10                      
system.ruby.SQC_Controller.Fetch                   70      0.00%      0.00%
system.ruby.SQC_Controller.TCC_AckS                 3      0.00%      0.00%
system.ruby.SQC_Controller.I.Fetch                  3      0.00%      0.00%
system.ruby.SQC_Controller.S.Fetch                 67      0.00%      0.00%
system.ruby.SQC_Controller.I_S.TCC_AckS             3      0.00%      0.00%
system.ruby.TCCdir_Controller.RdBlk                 2      0.00%      0.00%
system.ruby.TCCdir_Controller.RdBlkM                9      0.00%      0.00%
system.ruby.TCCdir_Controller.RdBlkS                3      0.00%      0.00%
system.ruby.TCCdir_Controller.CPUPrbResp           10      0.00%      0.00%
system.ruby.TCCdir_Controller.ProbeAcksComplete           10      0.00%      0.00%
system.ruby.TCCdir_Controller.CoreUnblock           14      0.00%      0.00%
system.ruby.TCCdir_Controller.NB_AckS               5      0.00%      0.00%
system.ruby.TCCdir_Controller.NB_AckM               9      0.00%      0.00%
system.ruby.TCCdir_Controller.PrbInvData          301      0.00%      0.00%
system.ruby.TCCdir_Controller.PrbShrData         1136      0.00%      0.00%
system.ruby.TCCdir_Controller.I.RdBlk               2      0.00%      0.00%
system.ruby.TCCdir_Controller.I.RdBlkM              9      0.00%      0.00%
system.ruby.TCCdir_Controller.I.RdBlkS              3      0.00%      0.00%
system.ruby.TCCdir_Controller.I.PrbInvData          300      0.00%      0.00%
system.ruby.TCCdir_Controller.I.PrbShrData         1127      0.00%      0.00%
system.ruby.TCCdir_Controller.S.PrbInvData            1      0.00%      0.00%
system.ruby.TCCdir_Controller.M.PrbShrData            9      0.00%      0.00%
system.ruby.TCCdir_Controller.CP_I.CPUPrbResp            1      0.00%      0.00%
system.ruby.TCCdir_Controller.CP_I.ProbeAcksComplete            1      0.00%      0.00%
system.ruby.TCCdir_Controller.CP_O.CPUPrbResp            9      0.00%      0.00%
system.ruby.TCCdir_Controller.CP_O.ProbeAcksComplete            9      0.00%      0.00%
system.ruby.TCCdir_Controller.I_M.NB_AckM            9      0.00%      0.00%
system.ruby.TCCdir_Controller.I_ES.NB_AckS            2      0.00%      0.00%
system.ruby.TCCdir_Controller.I_S.NB_AckS            3      0.00%      0.00%
system.ruby.TCCdir_Controller.BBB_S.CoreUnblock            5      0.00%      0.00%
system.ruby.TCCdir_Controller.BBB_M.CoreUnblock            9      0.00%      0.00%
system.ruby.TCP_Controller.Load                    13      0.00%      0.00%
system.ruby.TCP_Controller.Store                   18      0.00%      0.00%
system.ruby.TCP_Controller.TCC_AckS                 2      0.00%      0.00%
system.ruby.TCP_Controller.TCC_AckM                 9      0.00%      0.00%
system.ruby.TCP_Controller.PrbInvData               1      0.00%      0.00%
system.ruby.TCP_Controller.PrbShrData               9      0.00%      0.00%
system.ruby.TCP_Controller.I.Load                   2      0.00%      0.00%
system.ruby.TCP_Controller.I.Store                  9      0.00%      0.00%
system.ruby.TCP_Controller.S.Load                  11      0.00%      0.00%
system.ruby.TCP_Controller.S.PrbInvData             1      0.00%      0.00%
system.ruby.TCP_Controller.M.Store                  9      0.00%      0.00%
system.ruby.TCP_Controller.M.PrbShrData             9      0.00%      0.00%
system.ruby.TCP_Controller.I_M.TCC_AckM             9      0.00%      0.00%
system.ruby.TCP_Controller.I_ES.TCC_AckS            2      0.00%      0.00%

---------- End Simulation Statistics   ----------
