Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Thu Oct 19 03:11:19 2023
| Host              : ubuntu2004 running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/xilinx_project/soc_lab3_ZCU106/soc_lab3_ZCU106.runs/synth_1/timing_report.txt
| Design            : fir
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.306        0.000                      0                  368        5.725        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            1.306        0.000                      0                  285        5.725        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------  
**async_default**  axis_clk           axis_clk                12.465        0.000                      0                   83  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.306ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 rready
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata[10]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 1.641ns (61.713%)  route 1.018ns (38.287%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rready (IN)
                         net (fo=0)                   0.000     4.000    rready_IBUF_inst/I
                                                                      r  rready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     4.582 r  rready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     4.582    rready_IBUF_inst/OUT
                                                                      r  rready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.582 r  rready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=36, unplaced)        0.465     5.047    rready_IBUF
                                                                      r  rdata_OBUF[10]_inst_i_1/I1
                         LUT4 (Prop_LUT4_I1_O)        0.100     5.147 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.700    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.659 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.659    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 rready
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata[11]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 1.641ns (61.713%)  route 1.018ns (38.287%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rready (IN)
                         net (fo=0)                   0.000     4.000    rready_IBUF_inst/I
                                                                      r  rready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     4.582 r  rready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     4.582    rready_IBUF_inst/OUT
                                                                      r  rready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.582 r  rready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=36, unplaced)        0.465     5.047    rready_IBUF
                                                                      r  rdata_OBUF[11]_inst_i_1/I1
                         LUT4 (Prop_LUT4_I1_O)        0.100     5.147 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.700    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.659 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.659    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 rready
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata[12]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 1.641ns (61.713%)  route 1.018ns (38.287%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rready (IN)
                         net (fo=0)                   0.000     4.000    rready_IBUF_inst/I
                                                                      r  rready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     4.582 r  rready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     4.582    rready_IBUF_inst/OUT
                                                                      r  rready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.582 r  rready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=36, unplaced)        0.465     5.047    rready_IBUF
                                                                      r  rdata_OBUF[12]_inst_i_1/I1
                         LUT4 (Prop_LUT4_I1_O)        0.100     5.147 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.700    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.659 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.659    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 rready
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata[13]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 1.641ns (61.713%)  route 1.018ns (38.287%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rready (IN)
                         net (fo=0)                   0.000     4.000    rready_IBUF_inst/I
                                                                      r  rready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     4.582 r  rready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     4.582    rready_IBUF_inst/OUT
                                                                      r  rready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.582 r  rready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=36, unplaced)        0.465     5.047    rready_IBUF
                                                                      r  rdata_OBUF[13]_inst_i_1/I1
                         LUT4 (Prop_LUT4_I1_O)        0.100     5.147 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.700    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.659 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.659    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 rready
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata[14]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 1.641ns (61.713%)  route 1.018ns (38.287%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rready (IN)
                         net (fo=0)                   0.000     4.000    rready_IBUF_inst/I
                                                                      r  rready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     4.582 r  rready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     4.582    rready_IBUF_inst/OUT
                                                                      r  rready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.582 r  rready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=36, unplaced)        0.465     5.047    rready_IBUF
                                                                      r  rdata_OBUF[14]_inst_i_1/I1
                         LUT4 (Prop_LUT4_I1_O)        0.100     5.147 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.700    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.659 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.659    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 rready
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata[15]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 1.641ns (61.713%)  route 1.018ns (38.287%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rready (IN)
                         net (fo=0)                   0.000     4.000    rready_IBUF_inst/I
                                                                      r  rready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     4.582 r  rready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     4.582    rready_IBUF_inst/OUT
                                                                      r  rready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.582 r  rready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=36, unplaced)        0.465     5.047    rready_IBUF
                                                                      r  rdata_OBUF[15]_inst_i_1/I1
                         LUT4 (Prop_LUT4_I1_O)        0.100     5.147 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.700    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.659 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.659    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 rready
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata[16]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 1.641ns (61.713%)  route 1.018ns (38.287%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rready (IN)
                         net (fo=0)                   0.000     4.000    rready_IBUF_inst/I
                                                                      r  rready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     4.582 r  rready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     4.582    rready_IBUF_inst/OUT
                                                                      r  rready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.582 r  rready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=36, unplaced)        0.465     5.047    rready_IBUF
                                                                      r  rdata_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_LUT4_I1_O)        0.100     5.147 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.700    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.659 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.659    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 rready
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata[17]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 1.641ns (61.713%)  route 1.018ns (38.287%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rready (IN)
                         net (fo=0)                   0.000     4.000    rready_IBUF_inst/I
                                                                      r  rready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     4.582 r  rready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     4.582    rready_IBUF_inst/OUT
                                                                      r  rready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.582 r  rready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=36, unplaced)        0.465     5.047    rready_IBUF
                                                                      r  rdata_OBUF[17]_inst_i_1/I1
                         LUT4 (Prop_LUT4_I1_O)        0.100     5.147 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.700    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.659 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.659    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 rready
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata[18]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 1.641ns (61.713%)  route 1.018ns (38.287%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rready (IN)
                         net (fo=0)                   0.000     4.000    rready_IBUF_inst/I
                                                                      r  rready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     4.582 r  rready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     4.582    rready_IBUF_inst/OUT
                                                                      r  rready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.582 r  rready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=36, unplaced)        0.465     5.047    rready_IBUF
                                                                      r  rdata_OBUF[18]_inst_i_1/I1
                         LUT4 (Prop_LUT4_I1_O)        0.100     5.147 r  rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.700    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.659 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     6.659    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 rready
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rdata[19]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 1.641ns (61.713%)  route 1.018ns (38.287%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rready (IN)
                         net (fo=0)                   0.000     4.000    rready_IBUF_inst/I
                                                                      r  rready_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     4.582 r  rready_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     4.582    rready_IBUF_inst/OUT
                                                                      r  rready_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.582 r  rready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=36, unplaced)        0.465     5.047    rready_IBUF
                                                                      r  rdata_OBUF[19]_inst_i_1/I1
                         LUT4 (Prop_LUT4_I1_O)        0.100     5.147 r  rdata_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.700    rdata_OBUF[19]
                                                                      r  rdata_OBUF[19]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.659 r  rdata_OBUF[19]_inst/O
                         net (fo=0)                   0.000     6.659    rdata[19]
                                                                      r  rdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  1.306    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         12.000      10.710               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C    n/a            0.550         12.000      11.450               FSM_onehot_axilr_c_state_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         12.000      11.450               FSM_onehot_axilr_c_state_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         12.000      11.450               FSM_onehot_axilr_c_state_reg[2]/C
Min Period        n/a     FDPE/C    n/a            0.550         12.000      11.450               FSM_onehot_axilw_c_state_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         12.000      11.450               FSM_onehot_axilw_c_state_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         12.000      11.450               FSM_onehot_axilw_c_state_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         12.000      11.450               addrTap_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         12.000      11.450               addrTap_reg[10]/C
Min Period        n/a     FDCE/C    n/a            0.550         12.000      11.450               addrTap_reg[11]/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilr_c_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilr_c_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilr_c_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilr_c_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilr_c_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilr_c_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilw_c_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilw_c_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilw_c_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilw_c_state_reg[1]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilr_c_state_reg[0]/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilr_c_state_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilr_c_state_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilr_c_state_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilr_c_state_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilr_c_state_reg[2]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilw_c_state_reg[0]/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilw_c_state_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilw_c_state_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         6.000       5.725                FSM_onehot_axilw_c_state_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.465ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FSM_onehot_axilr_c_state_reg[0]/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.423ns (48.674%)  route 0.446ns (51.326%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 13.413 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.303     0.705    axis_rst_n_IBUF
                                                                      r  FSM_onehot_axilw_c_state[2]_i_2/I0
                         LUT1 (Prop_LUT1_I0_O)        0.021     0.726 f  FSM_onehot_axilw_c_state[2]_i_2/O
                         net (fo=83, unplaced)        0.143     0.869    FSM_onehot_axilw_c_state[2]_i_2_n_0
                         FDPE                                         f  FSM_onehot_axilr_c_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216    12.216 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    12.216    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    12.216 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066    12.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    12.299 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        1.114    13.413    axis_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_axilr_c_state_reg[0]/C
                         clock pessimism              0.000    13.413    
                         clock uncertainty           -0.035    13.378    
                         FDPE (Recov_FDPE_C_PRE)     -0.044    13.334    FSM_onehot_axilr_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FSM_onehot_axilr_c_state_reg[1]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.423ns (48.674%)  route 0.446ns (51.326%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 13.413 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.303     0.705    axis_rst_n_IBUF
                                                                      r  FSM_onehot_axilw_c_state[2]_i_2/I0
                         LUT1 (Prop_LUT1_I0_O)        0.021     0.726 f  FSM_onehot_axilw_c_state[2]_i_2/O
                         net (fo=83, unplaced)        0.143     0.869    FSM_onehot_axilw_c_state[2]_i_2_n_0
                         FDCE                                         f  FSM_onehot_axilr_c_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216    12.216 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    12.216    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    12.216 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066    12.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    12.299 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        1.114    13.413    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_axilr_c_state_reg[1]/C
                         clock pessimism              0.000    13.413    
                         clock uncertainty           -0.035    13.378    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    13.334    FSM_onehot_axilr_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FSM_onehot_axilr_c_state_reg[2]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.423ns (48.674%)  route 0.446ns (51.326%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 13.413 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.303     0.705    axis_rst_n_IBUF
                                                                      r  FSM_onehot_axilw_c_state[2]_i_2/I0
                         LUT1 (Prop_LUT1_I0_O)        0.021     0.726 f  FSM_onehot_axilw_c_state[2]_i_2/O
                         net (fo=83, unplaced)        0.143     0.869    FSM_onehot_axilw_c_state[2]_i_2_n_0
                         FDCE                                         f  FSM_onehot_axilr_c_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216    12.216 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    12.216    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    12.216 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066    12.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    12.299 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        1.114    13.413    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_axilr_c_state_reg[2]/C
                         clock pessimism              0.000    13.413    
                         clock uncertainty           -0.035    13.378    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    13.334    FSM_onehot_axilr_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FSM_onehot_axilw_c_state_reg[0]/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.423ns (48.674%)  route 0.446ns (51.326%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 13.413 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.303     0.705    axis_rst_n_IBUF
                                                                      r  FSM_onehot_axilw_c_state[2]_i_2/I0
                         LUT1 (Prop_LUT1_I0_O)        0.021     0.726 f  FSM_onehot_axilw_c_state[2]_i_2/O
                         net (fo=83, unplaced)        0.143     0.869    FSM_onehot_axilw_c_state[2]_i_2_n_0
                         FDPE                                         f  FSM_onehot_axilw_c_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216    12.216 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    12.216    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    12.216 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066    12.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    12.299 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        1.114    13.413    axis_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_axilw_c_state_reg[0]/C
                         clock pessimism              0.000    13.413    
                         clock uncertainty           -0.035    13.378    
                         FDPE (Recov_FDPE_C_PRE)     -0.044    13.334    FSM_onehot_axilw_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FSM_onehot_axilw_c_state_reg[1]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.423ns (48.674%)  route 0.446ns (51.326%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 13.413 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.303     0.705    axis_rst_n_IBUF
                                                                      r  FSM_onehot_axilw_c_state[2]_i_2/I0
                         LUT1 (Prop_LUT1_I0_O)        0.021     0.726 f  FSM_onehot_axilw_c_state[2]_i_2/O
                         net (fo=83, unplaced)        0.143     0.869    FSM_onehot_axilw_c_state[2]_i_2_n_0
                         FDCE                                         f  FSM_onehot_axilw_c_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216    12.216 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    12.216    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    12.216 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066    12.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    12.299 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        1.114    13.413    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_axilw_c_state_reg[1]/C
                         clock pessimism              0.000    13.413    
                         clock uncertainty           -0.035    13.378    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    13.334    FSM_onehot_axilw_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FSM_onehot_axilw_c_state_reg[2]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.423ns (48.674%)  route 0.446ns (51.326%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 13.413 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.303     0.705    axis_rst_n_IBUF
                                                                      r  FSM_onehot_axilw_c_state[2]_i_2/I0
                         LUT1 (Prop_LUT1_I0_O)        0.021     0.726 f  FSM_onehot_axilw_c_state[2]_i_2/O
                         net (fo=83, unplaced)        0.143     0.869    FSM_onehot_axilw_c_state[2]_i_2_n_0
                         FDCE                                         f  FSM_onehot_axilw_c_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216    12.216 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    12.216    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    12.216 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066    12.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    12.299 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        1.114    13.413    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_axilw_c_state_reg[2]/C
                         clock pessimism              0.000    13.413    
                         clock uncertainty           -0.035    13.378    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    13.334    FSM_onehot_axilw_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            addrTap_reg[0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.423ns (48.674%)  route 0.446ns (51.326%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 13.413 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.303     0.705    axis_rst_n_IBUF
                                                                      r  FSM_onehot_axilw_c_state[2]_i_2/I0
                         LUT1 (Prop_LUT1_I0_O)        0.021     0.726 f  FSM_onehot_axilw_c_state[2]_i_2/O
                         net (fo=83, unplaced)        0.143     0.869    FSM_onehot_axilw_c_state[2]_i_2_n_0
                         FDCE                                         f  addrTap_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216    12.216 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    12.216    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    12.216 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066    12.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    12.299 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        1.114    13.413    axis_clk_IBUF_BUFG
                         FDCE                                         r  addrTap_reg[0]/C
                         clock pessimism              0.000    13.413    
                         clock uncertainty           -0.035    13.378    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    13.334    addrTap_reg[0]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            addrTap_reg[10]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.423ns (48.674%)  route 0.446ns (51.326%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 13.413 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.303     0.705    axis_rst_n_IBUF
                                                                      r  FSM_onehot_axilw_c_state[2]_i_2/I0
                         LUT1 (Prop_LUT1_I0_O)        0.021     0.726 f  FSM_onehot_axilw_c_state[2]_i_2/O
                         net (fo=83, unplaced)        0.143     0.869    FSM_onehot_axilw_c_state[2]_i_2_n_0
                         FDCE                                         f  addrTap_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216    12.216 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    12.216    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    12.216 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066    12.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    12.299 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        1.114    13.413    axis_clk_IBUF_BUFG
                         FDCE                                         r  addrTap_reg[10]/C
                         clock pessimism              0.000    13.413    
                         clock uncertainty           -0.035    13.378    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    13.334    addrTap_reg[10]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            addrTap_reg[11]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.423ns (48.674%)  route 0.446ns (51.326%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 13.413 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.303     0.705    axis_rst_n_IBUF
                                                                      r  FSM_onehot_axilw_c_state[2]_i_2/I0
                         LUT1 (Prop_LUT1_I0_O)        0.021     0.726 f  FSM_onehot_axilw_c_state[2]_i_2/O
                         net (fo=83, unplaced)        0.143     0.869    FSM_onehot_axilw_c_state[2]_i_2_n_0
                         FDCE                                         f  addrTap_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216    12.216 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    12.216    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    12.216 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066    12.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    12.299 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        1.114    13.413    axis_clk_IBUF_BUFG
                         FDCE                                         r  addrTap_reg[11]/C
                         clock pessimism              0.000    13.413    
                         clock uncertainty           -0.035    13.378    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    13.334    addrTap_reg[11]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            addrTap_reg[1]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.423ns (48.674%)  route 0.446ns (51.326%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 13.413 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.303     0.705    axis_rst_n_IBUF
                                                                      r  FSM_onehot_axilw_c_state[2]_i_2/I0
                         LUT1 (Prop_LUT1_I0_O)        0.021     0.726 f  FSM_onehot_axilw_c_state[2]_i_2/O
                         net (fo=83, unplaced)        0.143     0.869    FSM_onehot_axilw_c_state[2]_i_2_n_0
                         FDCE                                         f  addrTap_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216    12.216 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    12.216    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    12.216 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066    12.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    12.299 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        1.114    13.413    axis_clk_IBUF_BUFG
                         FDCE                                         r  addrTap_reg[1]/C
                         clock pessimism              0.000    13.413    
                         clock uncertainty           -0.035    13.378    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    13.334    addrTap_reg[1]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 12.465    





