INFO-FLOW: Workspace C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1 opened at Sat Nov 04 17:16:28 +1100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck24-ubva530-2LV-c 
Execute       create_platform xck24-ubva530-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
Command       create_platform done; 0.507 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.61 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/bcevans/Desktop 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/bcevans/Desktop
Execute     config_export -output=C:/Users/bcevans/Desktop 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.723 sec.
Execute   set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
Execute     create_platform xck24-ubva530-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.103 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/bcevans/Desktop -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/bcevans/Desktop -rtl verilog 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 92.285 MB.
Execute       set_directive_top srcnn -name=srcnn 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv1.cpp as C++
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv1.cpp -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.841 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.235 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv2.cpp as C++
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv2.cpp -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.669 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.672 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.2 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv3.cpp as C++
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv3.cpp -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.671 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.714 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.218 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/srcnn.cpp as C++
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/srcnn.cpp -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.013 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.164 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 22.014 seconds; current allocated memory: 93.000 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.g.bc" "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.g.bc" "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.g.bc" "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.g.bc C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.g.bc C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.g.bc C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.27 sec.
Execute       run_link_or_opt -opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.278 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.467 sec.
Execute       run_link_or_opt -opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.721 sec.
Execute       run_link_or_opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.108 sec.
Execute       run_link_or_opt -opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.108 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=srcnn -mllvm -hls-db-dir -mllvm C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-291] Loop 'KR1' is marked as complete unroll implied by the pipeline pragma (src/conv3.cpp:46:7)
INFO: [HLS 214-291] Loop 'KC1' is marked as complete unroll implied by the pipeline pragma (src/conv3.cpp:52:7)
INFO: [HLS 214-291] Loop 'PAD' is marked as complete unroll implied by the pipeline pragma (src/conv3.cpp:97:8)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (src/conv3.cpp:108:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (src/conv2.cpp:79:2)
INFO: [HLS 214-291] Loop 'KR1' is marked as complete unroll implied by the pipeline pragma (src/conv1.cpp:43:7)
INFO: [HLS 214-291] Loop 'KC1' is marked as complete unroll implied by the pipeline pragma (src/conv1.cpp:49:13)
INFO: [HLS 214-188] Unrolling loop 'COL' (src/conv3.cpp:43:11) in function 'conv3' partially with a factor of 3 (src/conv3.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'KR1' (src/conv3.cpp:46:7) in function 'conv3' completely with a factor of 5 (src/conv3.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'KC1' (src/conv3.cpp:52:7) in function 'conv3' completely with a factor of 5 (src/conv3.cpp:14:0)
INFO: [HLS 214-188] Unrolling loop 'EXPORTH' (src/conv3.cpp:136:11) in function 'export_output_buffer_c3' partially with a factor of 2 (src/conv3.cpp:133:0)
INFO: [HLS 214-188] Unrolling loop 'CLEARH' (src/conv3.cpp:72:10) in function 'clear_buffer_c3' partially with a factor of 3 (src/conv3.cpp:70:0)
INFO: [HLS 214-186] Unrolling loop 'PAD' (src/conv3.cpp:97:8) in function 'load_input_buffer_c3' completely with a factor of 2 (src/conv3.cpp:86:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (src/conv3.cpp:108:3) in function 'load_input_buffer_c3' completely with a factor of 255 (src/conv3.cpp:86:0)
INFO: [HLS 214-188] Unrolling loop 'COL' (src/conv2.cpp:44:10) in function 'conv2' partially with a factor of 15 (src/conv2.cpp:13:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv2.cpp:106:6) in function 'export_output_buffer_c2' partially with a factor of 2 (src/conv2.cpp:103:0)
INFO: [HLS 214-359] Unrolling loop 'BH' (src/conv2.cpp:60:6) in function 'clear_buffer_c2': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (src/conv2.cpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'BH' (src/conv2.cpp:60:6) in function 'clear_buffer_c2' completely with a factor of 3 (src/conv2.cpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (src/conv2.cpp:79:2) in function 'load_input_buffer_c2' completely with a factor of 255 (src/conv2.cpp:74:0)
INFO: [HLS 214-188] Unrolling loop 'COL' (src/conv1.cpp:40:11) in function 'conv1' partially with a factor of 3 (src/conv1.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'KR1' (src/conv1.cpp:43:7) in function 'conv1' completely with a factor of 9 (src/conv1.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'KC1' (src/conv1.cpp:49:13) in function 'conv1' completely with a factor of 9 (src/conv1.cpp:13:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv1.cpp:134:6) in function 'export_output_buffer_c1' partially with a factor of 2 (src/conv1.cpp:131:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv1.cpp:71:6) in function 'clear_buffer_c1' partially with a factor of 2 (src/conv1.cpp:69:0)
INFO: [HLS 214-188] Unrolling loop 'K' (src/conv1.cpp:116:5) in function 'load_weight_buffer_c1' partially with a factor of 2 (src/conv1.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'clamp(int, int, int)' into 'load_input_buffer_c1(float (*) [23][263], float (*) [255][255], int, int)' (src/conv1.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'clear_buffer_c1(float (*) [15][255])' into 'export_output_buffer_c1(float (*) [15][255], float (*) [255][255], float*, int, int)' (src/conv1.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'load_input_buffer_c1(float (*) [23][263], float (*) [255][255], int, int)' into 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])' (src/conv1.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'load_weight_buffer_c1(float (*) [1][9][9], float (*) [1][9][9], int, int)' into 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])' (src/conv1.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'export_output_buffer_c1(float (*) [15][255], float (*) [255][255], float*, int, int)' into 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])' (src/conv1.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'clear_buffer_c2(float (*) [3][255])' into 'export_output_buffer_c2(float (*) [3][255], float (*) [255][255], float*, int, int)' (src/conv2.cpp:103:0)
INFO: [HLS 214-178] Inlining function 'load_weight_buffer_c2(float (*) [64][1][1], float (*) [64][1][1], int, int)' into 'conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])' (src/conv2.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'export_output_buffer_c2(float (*) [3][255], float (*) [255][255], float*, int, int)' into 'conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])' (src/conv2.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'clamp(int, int, int)' into 'load_input_buffer_c3(float (*) [9][259], float (*) [255][255], int, int)' (src/conv3.cpp:86:0)
INFO: [HLS 214-178] Inlining function 'clear_buffer_c3(float (*) [5][255])' into 'export_output_buffer_c3(float (*) [5][255], float (*) [255][255], float*, int, int)' (src/conv3.cpp:133:0)
INFO: [HLS 214-178] Inlining function 'load_weight_buffer_c3(float (*) [32][5][5], float (*) [32][5][5], int, int)' into 'conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])' (src/conv3.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'export_output_buffer_c3(float (*) [5][255], float (*) [255][255], float*, int, int)' into 'conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])' (src/conv3.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E15input_fm_buffer': Block partitioning with factor 2 on dimension 3. (src/conv3.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E16output_fm_buffer': Block partitioning with factor 2 on dimension 3. (src/conv3.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer': Cyclic partitioning with factor 2 on dimension 2. Block partitioning with factor 15 on dimension 3. (src/conv2.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer': Block partitioning with factor 15 on dimension 3. (src/conv2.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/conv1.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer': Block partitioning with factor 3 on dimension 3. (src/conv1.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E16output_fm_buffer': Block partitioning with factor 2 on dimension 3. (src/conv1.cpp:15:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv1.cpp:87:6) in function 'conv1' partially with a factor of 2 (src/conv1.cpp:13:0)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'anonymous'(src/conv1.cpp:104:3) has been inferred on bundle 'i1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:104:3)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'TILE_OUT'(src/conv1.cpp:32:13) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:32:13)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 in loop 'anonymous'(src/conv1.cpp:120:2) has been inferred on bundle 'w1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:120:2)
INFO: [HLS 214-115] Multiple burst writes of length 255 and bit width 32 in loop 'anonymous'(src/conv1.cpp:149:3) has been inferred on bundle 'i2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:149:3)
INFO: [HLS 214-115] Multiple burst reads of length 765 and bit width 32 in loop 'BH'(src/conv2.cpp:76:6) has been inferred on bundle 'i2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv2.cpp:76:6)
INFO: [HLS 214-115] Multiple burst reads of length 2048 and bit width 32 in loop 'TILE_OUT'(src/conv2.cpp:34:13) has been inferred on bundle 'w2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv2.cpp:34:13)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 in loop 'TILE_OUT'(src/conv2.cpp:34:13) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv2.cpp:34:13)
INFO: [HLS 214-115] Multiple burst writes of length 255 and bit width 32 in loop 'anonymous'(src/conv2.cpp:119:3) has been inferred on bundle 'i3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv2.cpp:119:3)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 has been inferred on bundle 'i3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv3.cpp:93:19)
INFO: [HLS 214-115] Multiple burst reads of length 800 and bit width 32 in loop 'WEIGHTI'(src/conv3.cpp:119:11) has been inferred on bundle 'w3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv3.cpp:119:11)
INFO: [HLS 214-115] Multiple burst writes of length 255 and bit width 32 in loop 'anonymous'(src/conv3.cpp:149:3) has been inferred on bundle 'o'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv3.cpp:149:3)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 15.992 seconds; current allocated memory: 93.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 93.000 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top srcnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.0.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 403.383 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 402 seconds. CPU system time: 0 seconds. Elapsed time: 403.399 seconds; current allocated memory: 93.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 450.016 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 450 seconds. CPU system time: 0 seconds. Elapsed time: 450.065 seconds; current allocated memory: 93.000 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.1.bc to C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.1' in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.3.2' in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.3.4' in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CLEARW' (src/conv3.cpp:74) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CLEARW' (src/conv3.cpp:74) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CLEARW' (src/conv3.cpp:74) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.1' in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.3.1.2' in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.3.1.4' in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv2.cpp:62) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv2.cpp:62) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv2.cpp:62) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2.3.1.2' in function 'conv1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2.3.1.4' in function 'conv1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv1.cpp:73) in function 'conv1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv1.cpp:73) in function 'conv1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buffer' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])input_fm_buffer.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])input_fm_buffer.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])input_fm_buffer' in dimension 1 automatically.
Command         transform done; 410.248 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 1.162 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 410 seconds. CPU system time: 0 seconds. Elapsed time: 411.417 seconds; current allocated memory: 93.000 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'LOADI' (src/conv3.cpp:87:9) in function 'load_input_buffer_c3'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_INPUT' (src/conv2.cpp:75:14) in function 'load_input_buffer_c2'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHTK' (src/conv3.cpp:120:11) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHTI' (src/conv3.cpp:119:11) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (src/conv3.cpp:41:10) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'IN' (src/conv3.cpp:39:8) in function 'conv3'.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPORTH' (src/conv3.cpp:136:11) in function 'conv3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'CLEARH' (src/conv3.cpp:72:10) in function 'conv3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (src/conv3.cpp:32:12) in function 'conv3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_WEIGHTS' (src/conv2.cpp:90:16) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv2.cpp:106:6) in function 'conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPORT' (src/conv2.cpp:105:10) in function 'conv2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'CLEAR' (src/conv2.cpp:59:9) in function 'conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_OUT' (src/conv2.cpp:34:13) in function 'conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (src/conv2.cpp:30:12) in function 'conv2' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (src/conv1.cpp:39:10) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT' (src/conv1.cpp:36:9) in function 'conv1'.
WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv1.cpp:134:6) in function 'conv1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPORT' (src/conv1.cpp:133:10) in function 'conv1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv1.cpp:71:6) in function 'conv1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'CLEAR' (src/conv1.cpp:70:9) in function 'conv1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_OUT' (src/conv1.cpp:32:13) in function 'conv1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (src/conv1.cpp:28:12) in function 'conv1' more than one sub loop.
Execute           auto_get_db
Command         transform done; 41.837 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 42 seconds. CPU system time: 0 seconds. Elapsed time: 41.839 seconds; current allocated memory: 315.965 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1306.73 sec.
Command     elaborate done; 1344.88 sec.
Execute     ap_eval exec zip -j C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.612 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
Execute       ap_set_top_model srcnn 
Execute       get_model_list srcnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model srcnn 
Execute       preproc_iomode -model conv3 
Execute       preproc_iomode -model conv3_Pipeline_CLEARW3 
Execute       preproc_iomode -model conv3_Pipeline_CLEARW2 
Execute       preproc_iomode -model conv3_Pipeline_CLEARW 
Execute       preproc_iomode -model conv3_Pipeline_6 
Execute       preproc_iomode -model conv3_Pipeline_RELU1 
Execute       preproc_iomode -model conv3_Pipeline_4 
Execute       preproc_iomode -model conv3_Pipeline_RELU 
Execute       preproc_iomode -model conv3_Pipeline_IN_ROW_COL 
Execute       preproc_iomode -model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       preproc_iomode -model load_input_buffer_c3 
Execute       preproc_iomode -model conv2 
Execute       preproc_iomode -model conv2_Pipeline_BW6 
Execute       preproc_iomode -model conv2_Pipeline_BW5 
Execute       preproc_iomode -model conv2_Pipeline_BW 
Execute       preproc_iomode -model conv2_Pipeline_5 
Execute       preproc_iomode -model conv2_Pipeline_RELU4 
Execute       preproc_iomode -model conv2_Pipeline_3 
Execute       preproc_iomode -model conv2_Pipeline_RELU 
Execute       preproc_iomode -model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       preproc_iomode -model load_input_buffer_c2 
Execute       preproc_iomode -model load_input_buffer_c2_Pipeline_BH 
Execute       preproc_iomode -model conv1 
Execute       preproc_iomode -model conv1_Pipeline_BW8 
Execute       preproc_iomode -model conv1_Pipeline_BW 
Execute       preproc_iomode -model conv1_Pipeline_5 
Execute       preproc_iomode -model conv1_Pipeline_RELU7 
Execute       preproc_iomode -model conv1_Pipeline_3 
Execute       preproc_iomode -model conv1_Pipeline_RELU 
Execute       preproc_iomode -model conv1_Pipeline_OUT_ROW_COL 
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv1_Pipeline_OUT_ROW_COL conv1_Pipeline_RELU conv1_Pipeline_3 conv1_Pipeline_RELU7 conv1_Pipeline_5 conv1_Pipeline_BW conv1_Pipeline_BW8 conv1 load_input_buffer_c2_Pipeline_BH load_input_buffer_c2 conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_RELU conv2_Pipeline_3 conv2_Pipeline_RELU4 conv2_Pipeline_5 conv2_Pipeline_BW conv2_Pipeline_BW5 conv2_Pipeline_BW6 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_IN_ROW_COL conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU1 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW2 conv3_Pipeline_CLEARW3 conv3 srcnn
INFO-FLOW: Configuring Module : conv1_Pipeline_OUT_ROW_COL ...
Execute       set_default_model conv1_Pipeline_OUT_ROW_COL 
Execute       apply_spec_resource_limit conv1_Pipeline_OUT_ROW_COL 
INFO-FLOW: Configuring Module : conv1_Pipeline_RELU ...
Execute       set_default_model conv1_Pipeline_RELU 
Execute       apply_spec_resource_limit conv1_Pipeline_RELU 
INFO-FLOW: Configuring Module : conv1_Pipeline_3 ...
Execute       set_default_model conv1_Pipeline_3 
Execute       apply_spec_resource_limit conv1_Pipeline_3 
INFO-FLOW: Configuring Module : conv1_Pipeline_RELU7 ...
Execute       set_default_model conv1_Pipeline_RELU7 
Execute       apply_spec_resource_limit conv1_Pipeline_RELU7 
INFO-FLOW: Configuring Module : conv1_Pipeline_5 ...
Execute       set_default_model conv1_Pipeline_5 
Execute       apply_spec_resource_limit conv1_Pipeline_5 
INFO-FLOW: Configuring Module : conv1_Pipeline_BW ...
Execute       set_default_model conv1_Pipeline_BW 
Execute       apply_spec_resource_limit conv1_Pipeline_BW 
INFO-FLOW: Configuring Module : conv1_Pipeline_BW8 ...
Execute       set_default_model conv1_Pipeline_BW8 
Execute       apply_spec_resource_limit conv1_Pipeline_BW8 
INFO-FLOW: Configuring Module : conv1 ...
Execute       set_default_model conv1 
Execute       apply_spec_resource_limit conv1 
INFO-FLOW: Configuring Module : load_input_buffer_c2_Pipeline_BH ...
Execute       set_default_model load_input_buffer_c2_Pipeline_BH 
Execute       apply_spec_resource_limit load_input_buffer_c2_Pipeline_BH 
INFO-FLOW: Configuring Module : load_input_buffer_c2 ...
Execute       set_default_model load_input_buffer_c2 
Execute       apply_spec_resource_limit load_input_buffer_c2 
INFO-FLOW: Configuring Module : conv2_Pipeline_LOAD_WEIGHTS_L ...
Execute       set_default_model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       apply_spec_resource_limit conv2_Pipeline_LOAD_WEIGHTS_L 
INFO-FLOW: Configuring Module : conv2_Pipeline_RELU ...
Execute       set_default_model conv2_Pipeline_RELU 
Execute       apply_spec_resource_limit conv2_Pipeline_RELU 
INFO-FLOW: Configuring Module : conv2_Pipeline_3 ...
Execute       set_default_model conv2_Pipeline_3 
Execute       apply_spec_resource_limit conv2_Pipeline_3 
INFO-FLOW: Configuring Module : conv2_Pipeline_RELU4 ...
Execute       set_default_model conv2_Pipeline_RELU4 
Execute       apply_spec_resource_limit conv2_Pipeline_RELU4 
INFO-FLOW: Configuring Module : conv2_Pipeline_5 ...
Execute       set_default_model conv2_Pipeline_5 
Execute       apply_spec_resource_limit conv2_Pipeline_5 
INFO-FLOW: Configuring Module : conv2_Pipeline_BW ...
Execute       set_default_model conv2_Pipeline_BW 
Execute       apply_spec_resource_limit conv2_Pipeline_BW 
INFO-FLOW: Configuring Module : conv2_Pipeline_BW5 ...
Execute       set_default_model conv2_Pipeline_BW5 
Execute       apply_spec_resource_limit conv2_Pipeline_BW5 
INFO-FLOW: Configuring Module : conv2_Pipeline_BW6 ...
Execute       set_default_model conv2_Pipeline_BW6 
Execute       apply_spec_resource_limit conv2_Pipeline_BW6 
INFO-FLOW: Configuring Module : conv2 ...
Execute       set_default_model conv2 
Execute       apply_spec_resource_limit conv2 
INFO-FLOW: Configuring Module : load_input_buffer_c3 ...
Execute       set_default_model load_input_buffer_c3 
Execute       apply_spec_resource_limit load_input_buffer_c3 
INFO-FLOW: Configuring Module : conv3_Pipeline_WEIGHTI_WEIGHTK_L ...
Execute       set_default_model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       apply_spec_resource_limit conv3_Pipeline_WEIGHTI_WEIGHTK_L 
INFO-FLOW: Configuring Module : conv3_Pipeline_IN_ROW_COL ...
Execute       set_default_model conv3_Pipeline_IN_ROW_COL 
Execute       apply_spec_resource_limit conv3_Pipeline_IN_ROW_COL 
INFO-FLOW: Configuring Module : conv3_Pipeline_RELU ...
Execute       set_default_model conv3_Pipeline_RELU 
Execute       apply_spec_resource_limit conv3_Pipeline_RELU 
INFO-FLOW: Configuring Module : conv3_Pipeline_4 ...
Execute       set_default_model conv3_Pipeline_4 
Execute       apply_spec_resource_limit conv3_Pipeline_4 
INFO-FLOW: Configuring Module : conv3_Pipeline_RELU1 ...
Execute       set_default_model conv3_Pipeline_RELU1 
Execute       apply_spec_resource_limit conv3_Pipeline_RELU1 
INFO-FLOW: Configuring Module : conv3_Pipeline_6 ...
Execute       set_default_model conv3_Pipeline_6 
Execute       apply_spec_resource_limit conv3_Pipeline_6 
INFO-FLOW: Configuring Module : conv3_Pipeline_CLEARW ...
Execute       set_default_model conv3_Pipeline_CLEARW 
Execute       apply_spec_resource_limit conv3_Pipeline_CLEARW 
INFO-FLOW: Configuring Module : conv3_Pipeline_CLEARW2 ...
Execute       set_default_model conv3_Pipeline_CLEARW2 
Execute       apply_spec_resource_limit conv3_Pipeline_CLEARW2 
INFO-FLOW: Configuring Module : conv3_Pipeline_CLEARW3 ...
Execute       set_default_model conv3_Pipeline_CLEARW3 
Execute       apply_spec_resource_limit conv3_Pipeline_CLEARW3 
INFO-FLOW: Configuring Module : conv3 ...
Execute       set_default_model conv3 
Execute       apply_spec_resource_limit conv3 
INFO-FLOW: Configuring Module : srcnn ...
Execute       set_default_model srcnn 
Execute       apply_spec_resource_limit srcnn 
INFO-FLOW: Model list for preprocess: conv1_Pipeline_OUT_ROW_COL conv1_Pipeline_RELU conv1_Pipeline_3 conv1_Pipeline_RELU7 conv1_Pipeline_5 conv1_Pipeline_BW conv1_Pipeline_BW8 conv1 load_input_buffer_c2_Pipeline_BH load_input_buffer_c2 conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_RELU conv2_Pipeline_3 conv2_Pipeline_RELU4 conv2_Pipeline_5 conv2_Pipeline_BW conv2_Pipeline_BW5 conv2_Pipeline_BW6 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_IN_ROW_COL conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU1 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW2 conv3_Pipeline_CLEARW3 conv3 srcnn
INFO-FLOW: Preprocessing Module: conv1_Pipeline_OUT_ROW_COL ...
Execute       set_default_model conv1_Pipeline_OUT_ROW_COL 
Execute       cdfg_preprocess -model conv1_Pipeline_OUT_ROW_COL 
Execute       rtl_gen_preprocess conv1_Pipeline_OUT_ROW_COL 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_RELU ...
Execute       set_default_model conv1_Pipeline_RELU 
Execute       cdfg_preprocess -model conv1_Pipeline_RELU 
Execute       rtl_gen_preprocess conv1_Pipeline_RELU 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_3 ...
Execute       set_default_model conv1_Pipeline_3 
Execute       cdfg_preprocess -model conv1_Pipeline_3 
Execute       rtl_gen_preprocess conv1_Pipeline_3 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_RELU7 ...
Execute       set_default_model conv1_Pipeline_RELU7 
Execute       cdfg_preprocess -model conv1_Pipeline_RELU7 
Execute       rtl_gen_preprocess conv1_Pipeline_RELU7 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_5 ...
Execute       set_default_model conv1_Pipeline_5 
Execute       cdfg_preprocess -model conv1_Pipeline_5 
Execute       rtl_gen_preprocess conv1_Pipeline_5 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_BW ...
Execute       set_default_model conv1_Pipeline_BW 
Execute       cdfg_preprocess -model conv1_Pipeline_BW 
Execute       rtl_gen_preprocess conv1_Pipeline_BW 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_BW8 ...
Execute       set_default_model conv1_Pipeline_BW8 
Execute       cdfg_preprocess -model conv1_Pipeline_BW8 
Execute       rtl_gen_preprocess conv1_Pipeline_BW8 
INFO-FLOW: Preprocessing Module: conv1 ...
Execute       set_default_model conv1 
Execute       cdfg_preprocess -model conv1 
Execute       rtl_gen_preprocess conv1 
INFO-FLOW: Preprocessing Module: load_input_buffer_c2_Pipeline_BH ...
Execute       set_default_model load_input_buffer_c2_Pipeline_BH 
Execute       cdfg_preprocess -model load_input_buffer_c2_Pipeline_BH 
Execute       rtl_gen_preprocess load_input_buffer_c2_Pipeline_BH 
INFO-FLOW: Preprocessing Module: load_input_buffer_c2 ...
Execute       set_default_model load_input_buffer_c2 
Execute       cdfg_preprocess -model load_input_buffer_c2 
Execute       rtl_gen_preprocess load_input_buffer_c2 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_LOAD_WEIGHTS_L ...
Execute       set_default_model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       cdfg_preprocess -model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       rtl_gen_preprocess conv2_Pipeline_LOAD_WEIGHTS_L 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_RELU ...
Execute       set_default_model conv2_Pipeline_RELU 
Execute       cdfg_preprocess -model conv2_Pipeline_RELU 
Execute       rtl_gen_preprocess conv2_Pipeline_RELU 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_3 ...
Execute       set_default_model conv2_Pipeline_3 
Execute       cdfg_preprocess -model conv2_Pipeline_3 
Execute       rtl_gen_preprocess conv2_Pipeline_3 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_RELU4 ...
Execute       set_default_model conv2_Pipeline_RELU4 
Execute       cdfg_preprocess -model conv2_Pipeline_RELU4 
Execute       rtl_gen_preprocess conv2_Pipeline_RELU4 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_5 ...
Execute       set_default_model conv2_Pipeline_5 
Execute       cdfg_preprocess -model conv2_Pipeline_5 
Execute       rtl_gen_preprocess conv2_Pipeline_5 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_BW ...
Execute       set_default_model conv2_Pipeline_BW 
Execute       cdfg_preprocess -model conv2_Pipeline_BW 
Execute       rtl_gen_preprocess conv2_Pipeline_BW 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_BW5 ...
Execute       set_default_model conv2_Pipeline_BW5 
Execute       cdfg_preprocess -model conv2_Pipeline_BW5 
Execute       rtl_gen_preprocess conv2_Pipeline_BW5 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_BW6 ...
Execute       set_default_model conv2_Pipeline_BW6 
Execute       cdfg_preprocess -model conv2_Pipeline_BW6 
Execute       rtl_gen_preprocess conv2_Pipeline_BW6 
INFO-FLOW: Preprocessing Module: conv2 ...
Execute       set_default_model conv2 
Execute       cdfg_preprocess -model conv2 
Command       cdfg_preprocess done; 1.154 sec.
Execute       rtl_gen_preprocess conv2 
INFO-FLOW: Preprocessing Module: load_input_buffer_c3 ...
Execute       set_default_model load_input_buffer_c3 
Execute       cdfg_preprocess -model load_input_buffer_c3 
Execute       rtl_gen_preprocess load_input_buffer_c3 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_WEIGHTI_WEIGHTK_L ...
Execute       set_default_model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       cdfg_preprocess -model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       rtl_gen_preprocess conv3_Pipeline_WEIGHTI_WEIGHTK_L 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_IN_ROW_COL ...
Execute       set_default_model conv3_Pipeline_IN_ROW_COL 
Execute       cdfg_preprocess -model conv3_Pipeline_IN_ROW_COL 
Execute       rtl_gen_preprocess conv3_Pipeline_IN_ROW_COL 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_RELU ...
Execute       set_default_model conv3_Pipeline_RELU 
Execute       cdfg_preprocess -model conv3_Pipeline_RELU 
Execute       rtl_gen_preprocess conv3_Pipeline_RELU 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_4 ...
Execute       set_default_model conv3_Pipeline_4 
Execute       cdfg_preprocess -model conv3_Pipeline_4 
Execute       rtl_gen_preprocess conv3_Pipeline_4 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_RELU1 ...
Execute       set_default_model conv3_Pipeline_RELU1 
Execute       cdfg_preprocess -model conv3_Pipeline_RELU1 
Execute       rtl_gen_preprocess conv3_Pipeline_RELU1 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_6 ...
Execute       set_default_model conv3_Pipeline_6 
Execute       cdfg_preprocess -model conv3_Pipeline_6 
Execute       rtl_gen_preprocess conv3_Pipeline_6 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_CLEARW ...
Execute       set_default_model conv3_Pipeline_CLEARW 
Execute       cdfg_preprocess -model conv3_Pipeline_CLEARW 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_CLEARW2 ...
Execute       set_default_model conv3_Pipeline_CLEARW2 
Execute       cdfg_preprocess -model conv3_Pipeline_CLEARW2 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW2 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_CLEARW3 ...
Execute       set_default_model conv3_Pipeline_CLEARW3 
Execute       cdfg_preprocess -model conv3_Pipeline_CLEARW3 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW3 
INFO-FLOW: Preprocessing Module: conv3 ...
Execute       set_default_model conv3 
Execute       cdfg_preprocess -model conv3 
Execute       rtl_gen_preprocess conv3 
INFO-FLOW: Preprocessing Module: srcnn ...
Execute       set_default_model srcnn 
Execute       cdfg_preprocess -model srcnn 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for synthesis: conv1_Pipeline_OUT_ROW_COL conv1_Pipeline_RELU conv1_Pipeline_3 conv1_Pipeline_RELU7 conv1_Pipeline_5 conv1_Pipeline_BW conv1_Pipeline_BW8 conv1 load_input_buffer_c2_Pipeline_BH load_input_buffer_c2 conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_RELU conv2_Pipeline_3 conv2_Pipeline_RELU4 conv2_Pipeline_5 conv2_Pipeline_BW conv2_Pipeline_BW5 conv2_Pipeline_BW6 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_IN_ROW_COL conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU1 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW2 conv3_Pipeline_CLEARW3 conv3 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_OUT_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_OUT_ROW_COL 
Execute       schedule -model conv1_Pipeline_OUT_ROW_COL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 51, Final II = 51, Depth = 94, loop 'OUT_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 21.363 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23 seconds. CPU system time: 0 seconds. Elapsed time: 23.459 seconds; current allocated memory: 386.816 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.76 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.sched.adb -f 
Command       db_write done; 0.375 sec.
INFO-FLOW: Finish scheduling conv1_Pipeline_OUT_ROW_COL.
Execute       set_default_model conv1_Pipeline_OUT_ROW_COL 
Execute       bind -model conv1_Pipeline_OUT_ROW_COL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.904 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.039 seconds; current allocated memory: 394.344 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.385 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.bind.adb -f 
Command       db_write done; 0.498 sec.
INFO-FLOW: Finish binding conv1_Pipeline_OUT_ROW_COL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_RELU 
Execute       schedule -model conv1_Pipeline_RELU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.284 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.18 seconds; current allocated memory: 394.344 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_RELU.
Execute       set_default_model conv1_Pipeline_RELU 
Execute       bind -model conv1_Pipeline_RELU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 394.344 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_RELU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_3 
Execute       schedule -model conv1_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 394.344 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_3.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_3.
Execute       set_default_model conv1_Pipeline_3 
Execute       bind -model conv1_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 394.344 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_3.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_RELU7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_RELU7 
Execute       schedule -model conv1_Pipeline_RELU7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.284 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.324 seconds; current allocated memory: 394.344 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU7.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU7.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_RELU7.
Execute       set_default_model conv1_Pipeline_RELU7 
Execute       bind -model conv1_Pipeline_RELU7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 394.344 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU7.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU7.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_RELU7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_5 
Execute       schedule -model conv1_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 394.344 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_5.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_5.
Execute       set_default_model conv1_Pipeline_5 
Execute       bind -model conv1_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 394.344 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_5.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_BW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_BW 
Execute       schedule -model conv1_Pipeline_BW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 394.344 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_BW.
Execute       set_default_model conv1_Pipeline_BW 
Execute       bind -model conv1_Pipeline_BW 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 394.344 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_BW.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_BW8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_BW8 
Execute       schedule -model conv1_Pipeline_BW8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 394.344 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW8.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW8.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_BW8.
Execute       set_default_model conv1_Pipeline_BW8 
Execute       bind -model conv1_Pipeline_BW8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 394.344 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW8.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW8.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_BW8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1 
Execute       schedule -model conv1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.562 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 394.344 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.932 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.sched.adb -f 
INFO-FLOW: Finish scheduling conv1.
Execute       set_default_model conv1 
Execute       bind -model conv1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.619 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.612 seconds; current allocated memory: 394.344 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.31 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.bind.adb -f 
INFO-FLOW: Finish binding conv1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_buffer_c2_Pipeline_BH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_input_buffer_c2_Pipeline_BH 
Execute       schedule -model load_input_buffer_c2_Pipeline_BH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_INPUT_BH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 265, loop 'LOAD_INPUT_BH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.288 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.694 seconds; current allocated memory: 412.941 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2_Pipeline_BH.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 1.704 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2_Pipeline_BH.sched.adb -f 
Command       db_write done; 0.209 sec.
INFO-FLOW: Finish scheduling load_input_buffer_c2_Pipeline_BH.
Execute       set_default_model load_input_buffer_c2_Pipeline_BH 
Execute       bind -model load_input_buffer_c2_Pipeline_BH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.063 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.976 seconds; current allocated memory: 413.105 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2_Pipeline_BH.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.449 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2_Pipeline_BH.bind.adb -f 
Command       db_write done; 0.257 sec.
INFO-FLOW: Finish binding load_input_buffer_c2_Pipeline_BH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_buffer_c2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_input_buffer_c2 
Execute       schedule -model load_input_buffer_c2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 413.109 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2.sched.adb -f 
INFO-FLOW: Finish scheduling load_input_buffer_c2.
Execute       set_default_model load_input_buffer_c2 
Execute       bind -model load_input_buffer_c2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 413.109 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2.bind.adb -f 
INFO-FLOW: Finish binding load_input_buffer_c2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_LOAD_WEIGHTS_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       schedule -model conv2_Pipeline_LOAD_WEIGHTS_L 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_WEIGHTS_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'LOAD_WEIGHTS_L'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 413.125 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_LOAD_WEIGHTS_L.
Execute       set_default_model conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       bind -model conv2_Pipeline_LOAD_WEIGHTS_L 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 413.125 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_LOAD_WEIGHTS_L.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_RELU 
Execute       schedule -model conv2_Pipeline_RELU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.381 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.425 seconds; current allocated memory: 413.156 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_RELU.
Execute       set_default_model conv2_Pipeline_RELU 
Execute       bind -model conv2_Pipeline_RELU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 413.156 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_RELU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_3 
Execute       schedule -model conv2_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 413.156 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_3.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_3.
Execute       set_default_model conv2_Pipeline_3 
Execute       bind -model conv2_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 413.164 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_3.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_RELU4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_RELU4 
Execute       schedule -model conv2_Pipeline_RELU4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.333 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.388 seconds; current allocated memory: 413.207 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_RELU4.
Execute       set_default_model conv2_Pipeline_RELU4 
Execute       bind -model conv2_Pipeline_RELU4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 413.211 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_RELU4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_5 
Execute       schedule -model conv2_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 413.227 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_5.
Execute       set_default_model conv2_Pipeline_5 
Execute       bind -model conv2_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 413.250 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_BW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_BW 
Execute       schedule -model conv2_Pipeline_BW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.102 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 413.262 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_BW.
Execute       set_default_model conv2_Pipeline_BW 
Execute       bind -model conv2_Pipeline_BW 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 413.262 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_BW.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_BW5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_BW5 
Execute       schedule -model conv2_Pipeline_BW5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.102 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 413.285 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_BW5.
Execute       set_default_model conv2_Pipeline_BW5 
Execute       bind -model conv2_Pipeline_BW5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 413.285 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_BW5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_BW6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_BW6 
Execute       schedule -model conv2_Pipeline_BW6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.103 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_BW6.
Execute       set_default_model conv2_Pipeline_BW6 
Execute       bind -model conv2_Pipeline_BW6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_BW6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2 
Execute       schedule -model conv2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 12.155 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 12.215 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.695 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.sched.adb -f 
Command       db_write done; 0.434 sec.
INFO-FLOW: Finish scheduling conv2.
Execute       set_default_model conv2 
Execute       bind -model conv2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.582 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.712 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.423 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.bind.adb -f 
Command       db_write done; 0.463 sec.
INFO-FLOW: Finish binding conv2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_buffer_c3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_input_buffer_c3 
Execute       schedule -model load_input_buffer_c3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOADI_LOADH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 266, loop 'LOADI_LOADH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.019 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.924 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 1.684 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.sched.adb -f 
Command       db_write done; 0.168 sec.
INFO-FLOW: Finish scheduling load_input_buffer_c3.
Execute       set_default_model load_input_buffer_c3 
Execute       bind -model load_input_buffer_c3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.093 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.946 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.425 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.bind.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish binding load_input_buffer_c3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_WEIGHTI_WEIGHTK_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       schedule -model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHTI_WEIGHTK_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHTI_WEIGHTK_L'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.784 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_WEIGHTI_WEIGHTK_L.
Execute       set_default_model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       bind -model conv3_Pipeline_WEIGHTI_WEIGHTK_L 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_WEIGHTI_WEIGHTK_L.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_IN_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_IN_ROW_COL 
Execute       schedule -model conv3_Pipeline_IN_ROW_COL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IN_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 19, Final II = 19, Depth = 52, loop 'IN_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 10.743 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 10.807 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.365 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_IN_ROW_COL.
Execute       set_default_model conv3_Pipeline_IN_ROW_COL 
Execute       bind -model conv3_Pipeline_IN_ROW_COL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.279 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.144 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL.bind.adb -f 
Command       db_write done; 0.127 sec.
INFO-FLOW: Finish binding conv3_Pipeline_IN_ROW_COL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_RELU 
Execute       schedule -model conv3_Pipeline_RELU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.321 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.615 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_RELU.
Execute       set_default_model conv3_Pipeline_RELU 
Execute       bind -model conv3_Pipeline_RELU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_RELU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_4 
Execute       schedule -model conv3_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_4.
Execute       set_default_model conv3_Pipeline_4 
Execute       bind -model conv3_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_RELU1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_RELU1 
Execute       schedule -model conv3_Pipeline_RELU1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.338 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_RELU1.
Execute       set_default_model conv3_Pipeline_RELU1 
Execute       bind -model conv3_Pipeline_RELU1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_RELU1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_6 
Execute       schedule -model conv3_Pipeline_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_6.
Execute       set_default_model conv3_Pipeline_6 
Execute       bind -model conv3_Pipeline_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_CLEARW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_CLEARW 
Execute       schedule -model conv3_Pipeline_CLEARW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CLEARW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'CLEARW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_CLEARW.
Execute       set_default_model conv3_Pipeline_CLEARW 
Execute       bind -model conv3_Pipeline_CLEARW 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_CLEARW.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_CLEARW2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_CLEARW2 
Execute       schedule -model conv3_Pipeline_CLEARW2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CLEARW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'CLEARW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_CLEARW2.
Execute       set_default_model conv3_Pipeline_CLEARW2 
Execute       bind -model conv3_Pipeline_CLEARW2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_CLEARW2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_CLEARW3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_CLEARW3 
Execute       schedule -model conv3_Pipeline_CLEARW3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CLEARW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'CLEARW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_CLEARW3.
Execute       set_default_model conv3_Pipeline_CLEARW3 
Execute       bind -model conv3_Pipeline_CLEARW3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.068 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_CLEARW3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3 
Execute       schedule -model conv3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.259 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.242 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.sched.adb -f 
INFO-FLOW: Finish scheduling conv3.
Execute       set_default_model conv3 
Execute       bind -model conv3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.196 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.124 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.bind.adb -f 
INFO-FLOW: Finish binding conv3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn 
Execute       schedule -model srcnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn.
Execute       set_default_model srcnn 
Execute       bind -model srcnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.224 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 413.301 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.334 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.bind.adb -f 
INFO-FLOW: Finish binding srcnn.
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv1_Pipeline_OUT_ROW_COL 
Execute       rtl_gen_preprocess conv1_Pipeline_RELU 
Execute       rtl_gen_preprocess conv1_Pipeline_3 
Execute       rtl_gen_preprocess conv1_Pipeline_RELU7 
Execute       rtl_gen_preprocess conv1_Pipeline_5 
Execute       rtl_gen_preprocess conv1_Pipeline_BW 
Execute       rtl_gen_preprocess conv1_Pipeline_BW8 
Execute       rtl_gen_preprocess conv1 
Execute       rtl_gen_preprocess load_input_buffer_c2_Pipeline_BH 
Execute       rtl_gen_preprocess load_input_buffer_c2 
Execute       rtl_gen_preprocess conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       rtl_gen_preprocess conv2_Pipeline_RELU 
Execute       rtl_gen_preprocess conv2_Pipeline_3 
Execute       rtl_gen_preprocess conv2_Pipeline_RELU4 
Execute       rtl_gen_preprocess conv2_Pipeline_5 
Execute       rtl_gen_preprocess conv2_Pipeline_BW 
Execute       rtl_gen_preprocess conv2_Pipeline_BW5 
Execute       rtl_gen_preprocess conv2_Pipeline_BW6 
Execute       rtl_gen_preprocess conv2 
Execute       rtl_gen_preprocess load_input_buffer_c3 
Execute       rtl_gen_preprocess conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       rtl_gen_preprocess conv3_Pipeline_IN_ROW_COL 
Execute       rtl_gen_preprocess conv3_Pipeline_RELU 
Execute       rtl_gen_preprocess conv3_Pipeline_4 
Execute       rtl_gen_preprocess conv3_Pipeline_RELU1 
Execute       rtl_gen_preprocess conv3_Pipeline_6 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW2 
Execute       rtl_gen_preprocess conv3_Pipeline_CLEARW3 
Execute       rtl_gen_preprocess conv3 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for RTL generation: conv1_Pipeline_OUT_ROW_COL conv1_Pipeline_RELU conv1_Pipeline_3 conv1_Pipeline_RELU7 conv1_Pipeline_5 conv1_Pipeline_BW conv1_Pipeline_BW8 conv1 load_input_buffer_c2_Pipeline_BH load_input_buffer_c2 conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_RELU conv2_Pipeline_3 conv2_Pipeline_RELU4 conv2_Pipeline_5 conv2_Pipeline_BW conv2_Pipeline_BW5 conv2_Pipeline_BW6 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_IN_ROW_COL conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU1 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW2 conv3_Pipeline_CLEARW3 conv3 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_OUT_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_OUT_ROW_COL -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'OUT_ROW_COL' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_OUT_ROW_COL' pipeline 'OUT_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_8ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_8ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_8ns_11_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_8ns_8_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_8ns_9_13_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_OUT_ROW_COL'.
Command       create_rtl_model done; 0.834 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.262 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_OUT_ROW_COL -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_OUT_ROW_COL 
Execute       gen_rtl conv1_Pipeline_OUT_ROW_COL -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL 
Execute       syn_report -csynth -model conv1_Pipeline_OUT_ROW_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_OUT_ROW_COL_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 1.312 sec.
Execute       syn_report -rtlxml -model conv1_Pipeline_OUT_ROW_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_OUT_ROW_COL_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.419 sec.
Execute       syn_report -verbosereport -model conv1_Pipeline_OUT_ROW_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 1.244 sec.
Execute       db_write -model conv1_Pipeline_OUT_ROW_COL -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.adb 
Command       db_write done; 1.388 sec.
Execute       db_write -model conv1_Pipeline_OUT_ROW_COL -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_OUT_ROW_COL -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_RELU -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_RELU' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_RELU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 3 seconds. Elapsed time: 8.013 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_RELU -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_RELU 
Execute       gen_rtl conv1_Pipeline_RELU -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_RELU 
Execute       syn_report -csynth -model conv1_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_RELU_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_RELU_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv1_Pipeline_RELU -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.adb 
Execute       db_write -model conv1_Pipeline_RELU -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_RELU -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_3'.
Command       create_rtl_model done; 0.205 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_3 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_3 
Execute       gen_rtl conv1_Pipeline_3 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_3 
Execute       syn_report -csynth -model conv1_Pipeline_3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_3_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_Pipeline_3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_3_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_3.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv1_Pipeline_3 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_3.adb 
Execute       db_write -model conv1_Pipeline_3 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_3 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_RELU7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_RELU7 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU7.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_RELU7' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_RELU7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_RELU7 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_RELU7 
Execute       gen_rtl conv1_Pipeline_RELU7 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_RELU7 
Execute       syn_report -csynth -model conv1_Pipeline_RELU7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_RELU7_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_Pipeline_RELU7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_RELU7_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_RELU7 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU7.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv1_Pipeline_RELU7 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU7.adb 
Execute       db_write -model conv1_Pipeline_RELU7 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_RELU7 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_5 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_5'.
Command       create_rtl_model done; 0.212 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_5 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_5 
Execute       gen_rtl conv1_Pipeline_5 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_5 
Execute       syn_report -csynth -model conv1_Pipeline_5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_5_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_Pipeline_5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_5_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_5.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv1_Pipeline_5 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_5.adb 
Execute       db_write -model conv1_Pipeline_5 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_5 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_BW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_BW -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_BW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_BW -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_BW 
Execute       gen_rtl conv1_Pipeline_BW -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_BW 
Execute       syn_report -csynth -model conv1_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_BW_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_BW_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv1_Pipeline_BW -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.adb 
Execute       db_write -model conv1_Pipeline_BW -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_BW -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_BW8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_BW8 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_BW8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_BW8 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_BW8 
Execute       gen_rtl conv1_Pipeline_BW8 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_BW8 
Execute       syn_report -csynth -model conv1_Pipeline_BW8 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_BW8_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_Pipeline_BW8 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_BW8_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_BW8 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW8.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv1_Pipeline_BW8 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW8.adb 
Execute       db_write -model conv1_Pipeline_BW8 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_BW8 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_RAM_2P_LUTRAcud' due to the length limit 80
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_561_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_565_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_569_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_573_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_577_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_8ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_19ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_8ns_9_13_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.416 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.554 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1 
Execute       gen_rtl conv1 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1 
Execute       syn_report -csynth -model conv1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.198 sec.
Execute       syn_report -rtlxml -model conv1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.901 sec.
Execute       db_write -model conv1 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.adb 
Command       db_write done; 0.216 sec.
Execute       db_write -model conv1 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_buffer_c2_Pipeline_BH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_input_buffer_c2_Pipeline_BH -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2_Pipeline_BH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_buffer_c2_Pipeline_BH' pipeline 'LOAD_INPUT_BH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_19ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_buffer_c2_Pipeline_BH'.
Command       create_rtl_model done; 0.734 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.649 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_input_buffer_c2_Pipeline_BH -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_load_input_buffer_c2_Pipeline_BH 
Execute       gen_rtl load_input_buffer_c2_Pipeline_BH -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_load_input_buffer_c2_Pipeline_BH 
Execute       syn_report -csynth -model load_input_buffer_c2_Pipeline_BH -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_input_buffer_c2_Pipeline_BH_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.113 sec.
Execute       syn_report -rtlxml -model load_input_buffer_c2_Pipeline_BH -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_input_buffer_c2_Pipeline_BH_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model load_input_buffer_c2_Pipeline_BH -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2_Pipeline_BH.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.515 sec.
Execute       db_write -model load_input_buffer_c2_Pipeline_BH -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2_Pipeline_BH.adb 
Command       db_write done; 0.325 sec.
Execute       db_write -model load_input_buffer_c2_Pipeline_BH -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_input_buffer_c2_Pipeline_BH -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2_Pipeline_BH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_buffer_c2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_input_buffer_c2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_buffer_c2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 3.097 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_input_buffer_c2 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_load_input_buffer_c2 
Execute       gen_rtl load_input_buffer_c2 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_load_input_buffer_c2 
Execute       syn_report -csynth -model load_input_buffer_c2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_input_buffer_c2_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model load_input_buffer_c2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_input_buffer_c2_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model load_input_buffer_c2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model load_input_buffer_c2 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2.adb 
Execute       db_write -model load_input_buffer_c2 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_input_buffer_c2 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_LOAD_WEIGHTS_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_LOAD_WEIGHTS_L -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_LOAD_WEIGHTS_L' pipeline 'LOAD_WEIGHTS_L' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_LOAD_WEIGHTS_L'.
Command       create_rtl_model done; 0.178 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_LOAD_WEIGHTS_L -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       gen_rtl conv2_Pipeline_LOAD_WEIGHTS_L -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_LOAD_WEIGHTS_L 
Execute       syn_report -csynth -model conv2_Pipeline_LOAD_WEIGHTS_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_LOAD_WEIGHTS_L_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_LOAD_WEIGHTS_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_LOAD_WEIGHTS_L_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_LOAD_WEIGHTS_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_LOAD_WEIGHTS_L -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.adb 
Execute       db_write -model conv2_Pipeline_LOAD_WEIGHTS_L -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_LOAD_WEIGHTS_L -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_RELU -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_RELU' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_15_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_RELU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_RELU -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_RELU 
Execute       gen_rtl conv2_Pipeline_RELU -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_RELU 
Execute       syn_report -csynth -model conv2_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_RELU_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.117 sec.
Execute       syn_report -rtlxml -model conv2_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_RELU_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.102 sec.
Execute       db_write -model conv2_Pipeline_RELU -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.adb 
Execute       db_write -model conv2_Pipeline_RELU -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_RELU -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_15_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_3'.
Command       create_rtl_model done; 0.241 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.855 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_3 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_3 
Execute       gen_rtl conv2_Pipeline_3 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_3 
Execute       syn_report -csynth -model conv2_Pipeline_3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_3_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_3_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_3.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_3 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_3.adb 
Execute       db_write -model conv2_Pipeline_3 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_3 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_RELU4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_RELU4 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_RELU4' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_15_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_RELU4'.
Command       create_rtl_model done; 0.102 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_RELU4 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_RELU4 
Execute       gen_rtl conv2_Pipeline_RELU4 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_RELU4 
Execute       syn_report -csynth -model conv2_Pipeline_RELU4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_RELU4_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.126 sec.
Execute       syn_report -rtlxml -model conv2_Pipeline_RELU4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_RELU4_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_RELU4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.109 sec.
Execute       db_write -model conv2_Pipeline_RELU4 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.adb 
Execute       db_write -model conv2_Pipeline_RELU4 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_RELU4 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_5 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_15_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_5'.
Command       create_rtl_model done; 0.253 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_5 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_5 
Execute       gen_rtl conv2_Pipeline_5 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_5 
Execute       syn_report -csynth -model conv2_Pipeline_5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_5_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_5_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_5 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.adb 
Execute       db_write -model conv2_Pipeline_5 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_5 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_BW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_BW -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_BW' pipeline 'BW' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_BW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_BW -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_BW 
Execute       gen_rtl conv2_Pipeline_BW -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_BW 
Execute       syn_report -csynth -model conv2_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_BW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_BW -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.adb 
Execute       db_write -model conv2_Pipeline_BW -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_BW -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_BW5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_BW5 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_BW5' pipeline 'BW' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_BW5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.299 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_BW5 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_BW5 
Execute       gen_rtl conv2_Pipeline_BW5 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_BW5 
Execute       syn_report -csynth -model conv2_Pipeline_BW5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW5_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_BW5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW5_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_BW5 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_BW5 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.adb 
Execute       db_write -model conv2_Pipeline_BW5 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_BW5 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_BW6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_BW6 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_BW6' pipeline 'BW' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_BW6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_BW6 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_BW6 
Execute       gen_rtl conv2_Pipeline_BW6 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_BW6 
Execute       syn_report -csynth -model conv2_Pipeline_BW6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW6_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_BW6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_BW6_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_BW6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_BW6 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.adb 
Execute       db_write -model conv2_Pipeline_BW6 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_BW6 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_0_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_0_RAM_AUTO_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_1_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_1_RAM_AUTO_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_2_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_2_RAM_AUTO_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_3_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_3_RAM_AUTO_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_4_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_4_RAM_AUTO_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_5_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_5_RAM_AUTO_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_6_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_6_RAM_AUTO_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_7_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_7_RAM_AUTO_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_8_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_8_RAM_AUTO_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_9_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_9_RAM_AUTO_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_10_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_10_RAM_AUTOncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_11_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_11_RAM_AUTOocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_12_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_12_RAM_AUTOpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_13_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_13_RAM_AUTOqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_14_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_14_RAM_AUTOrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_0_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_0_RAM_AUTO_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_1_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_1_RAM_AUTO_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_2_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_2_RAM_AUTO_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_3_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_3_RAM_AUTO_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_4_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_4_RAM_AUTO_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_5_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_5_RAM_AUTO_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_6_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_6_RAM_AUTO_yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_7_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_7_RAM_AUTO_zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_8_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_8_RAM_AUTO_Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_9_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_9_RAM_AUTO_Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_10_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_10_RAM_AUTOCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_11_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_11_RAM_AUTODeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_12_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_12_RAM_AUTOEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_13_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_13_RAM_AUTOFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_14_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_14_RAM_AUTOGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_RAM_T2P_BRAM_1Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_RAM_T2P_BRAM_1IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_RAM_T2P_BRAM_1JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_RAM_T2P_BRAM_1KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_T2P_BRAM_1Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_RAM_T2P_BRAM_1Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_RAM_T2P_BRAM_1Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_RAM_T2P_BRAM_1OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_RAM_T2P_BRAM_1PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_RAM_T2P_BRAM_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_RAM_T2P_BQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_RAM_T2P_BRAM_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_RAM_T2P_BRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_RAM_T2P_BRAM_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_RAM_T2P_BShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_RAM_T2P_BRAM_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_RAM_T2P_BThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_RAM_T2P_BRAM_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_RAM_T2P_BUhA' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_19ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_15_4_32_1_1': 45 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_8_12_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_6ns_9_13_seq_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_0_RAM_AUTO_dEe' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_weight_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_RAM_T2P_BRAM_1Hfu' using block RAMs.
Command       create_rtl_model done; 1.187 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.452 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2 
Execute       gen_rtl conv2 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2 
Execute       syn_report -csynth -model conv2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.26 sec.
Execute       syn_report -rtlxml -model conv2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.646 sec.
Execute       db_write -model conv2 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.adb 
Command       db_write done; 0.655 sec.
Execute       db_write -model conv2 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_buffer_c3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_input_buffer_c3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_buffer_c3' pipeline 'LOADI_LOADH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_19ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_buffer_c3'.
Command       create_rtl_model done; 1.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 5.708 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_input_buffer_c3 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_load_input_buffer_c3 
Execute       gen_rtl load_input_buffer_c3 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_load_input_buffer_c3 
Execute       syn_report -csynth -model load_input_buffer_c3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_input_buffer_c3_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.238 sec.
Execute       syn_report -rtlxml -model load_input_buffer_c3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_input_buffer_c3_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model load_input_buffer_c3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.633 sec.
Execute       db_write -model load_input_buffer_c3 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.adb 
Command       db_write done; 0.414 sec.
Execute       db_write -model load_input_buffer_c3 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_input_buffer_c3 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_WEIGHTI_WEIGHTK_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_WEIGHTI_WEIGHTK_L -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_WEIGHTI_WEIGHTK_L' pipeline 'WEIGHTI_WEIGHTK_L' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_WEIGHTI_WEIGHTK_L'.
Command       create_rtl_model done; 0.228 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 3.329 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_WEIGHTI_WEIGHTK_L -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       gen_rtl conv3_Pipeline_WEIGHTI_WEIGHTK_L -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L 
Execute       syn_report -csynth -model conv3_Pipeline_WEIGHTI_WEIGHTK_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_WEIGHTI_WEIGHTK_L_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_WEIGHTI_WEIGHTK_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_WEIGHTI_WEIGHTK_L_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_WEIGHTI_WEIGHTK_L -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_WEIGHTI_WEIGHTK_L -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.adb 
Execute       db_write -model conv3_Pipeline_WEIGHTI_WEIGHTK_L -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_WEIGHTI_WEIGHTK_L -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_IN_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_IN_ROW_COL -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'IN_ROW_COL' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_IN_ROW_COL' pipeline 'IN_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_9ns_9_13_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_IN_ROW_COL'.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_IN_ROW_COL -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_IN_ROW_COL 
Execute       gen_rtl conv3_Pipeline_IN_ROW_COL -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_IN_ROW_COL 
Execute       syn_report -csynth -model conv3_Pipeline_IN_ROW_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_IN_ROW_COL_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.199 sec.
Execute       syn_report -rtlxml -model conv3_Pipeline_IN_ROW_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_IN_ROW_COL_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_IN_ROW_COL -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.314 sec.
Execute       db_write -model conv3_Pipeline_IN_ROW_COL -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL.adb 
Command       db_write done; 0.295 sec.
Execute       db_write -model conv3_Pipeline_IN_ROW_COL -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_IN_ROW_COL -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_RELU -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_RELU' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_RELU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.923 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_RELU -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_RELU 
Execute       gen_rtl conv3_Pipeline_RELU -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_RELU 
Execute       syn_report -csynth -model conv3_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_RELU_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_RELU_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_RELU -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.adb 
Execute       db_write -model conv3_Pipeline_RELU -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_RELU -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_4 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_4'.
Command       create_rtl_model done; 0.288 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_4 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_4 
Execute       gen_rtl conv3_Pipeline_4 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_4 
Execute       syn_report -csynth -model conv3_Pipeline_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_4_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_4_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_4 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.adb 
Execute       db_write -model conv3_Pipeline_4 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_4 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_RELU1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_RELU1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_RELU1' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_RELU1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_RELU1 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_RELU1 
Execute       gen_rtl conv3_Pipeline_RELU1 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_RELU1 
Execute       syn_report -csynth -model conv3_Pipeline_RELU1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_RELU1_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_RELU1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_RELU1_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_RELU1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_RELU1 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.adb 
Execute       db_write -model conv3_Pipeline_RELU1 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_RELU1 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_6 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_6'.
Command       create_rtl_model done; 0.265 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_6 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_6 
Execute       gen_rtl conv3_Pipeline_6 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_6 
Execute       syn_report -csynth -model conv3_Pipeline_6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_6_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_6_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_6 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_6 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.adb 
Execute       db_write -model conv3_Pipeline_6 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_6 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_CLEARW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_CLEARW -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_CLEARW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_CLEARW -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_CLEARW 
Execute       gen_rtl conv3_Pipeline_CLEARW -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_CLEARW 
Execute       syn_report -csynth -model conv3_Pipeline_CLEARW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_CLEARW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_CLEARW -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_CLEARW -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.adb 
Execute       db_write -model conv3_Pipeline_CLEARW -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_CLEARW -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_CLEARW2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_CLEARW2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_CLEARW2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_CLEARW2 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_CLEARW2 
Execute       gen_rtl conv3_Pipeline_CLEARW2 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_CLEARW2 
Execute       syn_report -csynth -model conv3_Pipeline_CLEARW2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW2_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_CLEARW2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW2_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_CLEARW2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_CLEARW2 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.adb 
Execute       db_write -model conv3_Pipeline_CLEARW2 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_CLEARW2 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_CLEARW3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_CLEARW3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_CLEARW3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_CLEARW3 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_CLEARW3 
Execute       gen_rtl conv3_Pipeline_CLEARW3 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_CLEARW3 
Execute       syn_report -csynth -model conv3_Pipeline_CLEARW3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW3_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_CLEARW3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_CLEARW3_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_CLEARW3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_CLEARW3 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.adb 
Execute       db_write -model conv3_Pipeline_CLEARW3 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_CLEARW3 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_T2P_BRAM_1R1W' to 'conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_T2P_BRAM_1VhK' due to the length limit 80
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_561_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_565_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_569_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_573_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_577_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_T2P_BRAM_1VhK' using block RAMs.
Command       create_rtl_model done; 0.291 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.467 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3 
Execute       gen_rtl conv3 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3 
Execute       syn_report -csynth -model conv3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.49 sec.
Execute       db_write -model conv3 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.adb 
Execute       db_write -model conv3 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn -top_prefix  -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/i1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/w1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/i2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/w2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/i3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/w3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/o' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_ftmap', 'conv1_weights', 'conv1_biases', 'conv1_output_ftmap', 'conv2_weights', 'conv2_biases', 'conv2_output_ftmap', 'conv3_weights', 'conv3_biases', 'output_ftmap' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
Command       create_rtl_model done; 0.574 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.445 seconds; current allocated memory: 413.301 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn 
Execute       syn_report -csynth -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/srcnn_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/srcnn_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.601 sec.
Execute       db_write -model srcnn -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.adb 
Execute       db_write -model srcnn -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn 
Execute       export_constraint_db -f -tool general -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       syn_report -designview -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.design.xml 
Command       syn_report done; 2.767 sec.
Execute       syn_report -csynthDesign -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/csynth.rpt -MHOut C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -wcfg -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.protoinst 
Execute       sc_get_clocks srcnn 
Execute       sc_get_portdomain srcnn 
INFO-FLOW: Model list for RTL component generation: conv1_Pipeline_OUT_ROW_COL conv1_Pipeline_RELU conv1_Pipeline_3 conv1_Pipeline_RELU7 conv1_Pipeline_5 conv1_Pipeline_BW conv1_Pipeline_BW8 conv1 load_input_buffer_c2_Pipeline_BH load_input_buffer_c2 conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_RELU conv2_Pipeline_3 conv2_Pipeline_RELU4 conv2_Pipeline_5 conv2_Pipeline_BW conv2_Pipeline_BW5 conv2_Pipeline_BW6 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_IN_ROW_COL conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU1 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW2 conv3_Pipeline_CLEARW3 conv3 srcnn
INFO-FLOW: Handling components in module [conv1_Pipeline_OUT_ROW_COL] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.compgen.tcl 
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_mux_2_1_32_1_1.
INFO-FLOW: Append model srcnn_mux_2_1_32_1_1
INFO-FLOW: Found component srcnn_mux_3_2_32_1_1.
INFO-FLOW: Append model srcnn_mux_3_2_32_1_1
INFO-FLOW: Found component srcnn_mul_2ns_8ns_9_1_1.
INFO-FLOW: Append model srcnn_mul_2ns_8ns_9_1_1
INFO-FLOW: Found component srcnn_urem_9ns_8ns_9_13_1.
INFO-FLOW: Append model srcnn_urem_9ns_8ns_9_13_1
INFO-FLOW: Found component srcnn_mul_4ns_8ns_11_1_1.
INFO-FLOW: Append model srcnn_mul_4ns_8ns_11_1_1
INFO-FLOW: Found component srcnn_urem_8ns_8ns_8_12_1.
INFO-FLOW: Append model srcnn_urem_8ns_8ns_8_12_1
INFO-FLOW: Found component srcnn_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model srcnn_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component srcnn_mul_9ns_11ns_19_1_1.
INFO-FLOW: Append model srcnn_mul_9ns_11ns_19_1_1
INFO-FLOW: Found component srcnn_mul_5ns_8ns_11_1_1.
INFO-FLOW: Append model srcnn_mul_5ns_8ns_11_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_RELU] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_3] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_RELU7] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU7.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_5] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_BW] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_BW8] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW8.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_64s_8ns_64_1_1.
INFO-FLOW: Append model srcnn_mul_64s_8ns_64_1_1
INFO-FLOW: Found component srcnn_urem_9ns_8ns_9_13_seq_1.
INFO-FLOW: Append model srcnn_urem_9ns_8ns_9_13_seq_1
INFO-FLOW: Found component srcnn_mul_6ns_10ns_15_1_1.
INFO-FLOW: Append model srcnn_mul_6ns_10ns_15_1_1
INFO-FLOW: Found component srcnn_mul_6ns_19ns_24_1_1.
INFO-FLOW: Append model srcnn_mul_6ns_19ns_24_1_1
INFO-FLOW: Found component srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb.
INFO-FLOW: Append model srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb
INFO-FLOW: Found component srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [load_input_buffer_c2_Pipeline_BH] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2_Pipeline_BH.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_7ns_19ns_25_1_1.
INFO-FLOW: Append model srcnn_mul_7ns_19ns_25_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_input_buffer_c2] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2.compgen.tcl 
INFO-FLOW: Handling components in module [conv2_Pipeline_LOAD_WEIGHTS_L] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_RELU] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.compgen.tcl 
INFO-FLOW: Found component srcnn_mux_15_4_32_1_1.
INFO-FLOW: Append model srcnn_mux_15_4_32_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_3] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_RELU4] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_5] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_BW] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_BW5] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_BW6] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
INFO-FLOW: Found component srcnn_urem_8ns_6ns_8_12_seq_1.
INFO-FLOW: Append model srcnn_urem_8ns_6ns_8_12_seq_1
INFO-FLOW: Found component srcnn_urem_9ns_6ns_9_13_seq_1.
INFO-FLOW: Append model srcnn_urem_9ns_6ns_9_13_seq_1
INFO-FLOW: Found component srcnn_mul_5ns_19ns_23_1_1.
INFO-FLOW: Append model srcnn_mul_5ns_19ns_23_1_1
INFO-FLOW: Found component srcnn_conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_0_RAM_AUTO_dEe.
INFO-FLOW: Append model srcnn_conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_0_RAM_AUTO_dEe
INFO-FLOW: Found component srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv2_weight_buffer_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_RAM_T2P_BRAM_1Hfu.
INFO-FLOW: Append model srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_RAM_T2P_BRAM_1Hfu
INFO-FLOW: Handling components in module [load_input_buffer_c3] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_WEIGHTI_WEIGHTK_L] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_IN_ROW_COL] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_6ns_6ns_11_1_1.
INFO-FLOW: Append model srcnn_mul_6ns_6ns_11_1_1
INFO-FLOW: Found component srcnn_urem_9ns_9ns_9_13_1.
INFO-FLOW: Append model srcnn_urem_9ns_9ns_9_13_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_RELU] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_4] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_RELU1] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_6] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_CLEARW] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_CLEARW2] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_CLEARW3] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
INFO-FLOW: Found component srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_T2P_BRAM_1VhK.
INFO-FLOW: Append model srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_T2P_BRAM_1VhK
INFO-FLOW: Handling components in module [srcnn] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component srcnn_i1_m_axi.
INFO-FLOW: Append model srcnn_i1_m_axi
INFO-FLOW: Found component srcnn_w1_m_axi.
INFO-FLOW: Append model srcnn_w1_m_axi
INFO-FLOW: Found component srcnn_gmem_m_axi.
INFO-FLOW: Append model srcnn_gmem_m_axi
INFO-FLOW: Found component srcnn_i2_m_axi.
INFO-FLOW: Append model srcnn_i2_m_axi
INFO-FLOW: Found component srcnn_w2_m_axi.
INFO-FLOW: Append model srcnn_w2_m_axi
INFO-FLOW: Found component srcnn_i3_m_axi.
INFO-FLOW: Append model srcnn_i3_m_axi
INFO-FLOW: Found component srcnn_w3_m_axi.
INFO-FLOW: Append model srcnn_w3_m_axi
INFO-FLOW: Found component srcnn_o_m_axi.
INFO-FLOW: Append model srcnn_o_m_axi
INFO-FLOW: Found component srcnn_control_s_axi.
INFO-FLOW: Append model srcnn_control_s_axi
INFO-FLOW: Append model conv1_Pipeline_OUT_ROW_COL
INFO-FLOW: Append model conv1_Pipeline_RELU
INFO-FLOW: Append model conv1_Pipeline_3
INFO-FLOW: Append model conv1_Pipeline_RELU7
INFO-FLOW: Append model conv1_Pipeline_5
INFO-FLOW: Append model conv1_Pipeline_BW
INFO-FLOW: Append model conv1_Pipeline_BW8
INFO-FLOW: Append model conv1
INFO-FLOW: Append model load_input_buffer_c2_Pipeline_BH
INFO-FLOW: Append model load_input_buffer_c2
INFO-FLOW: Append model conv2_Pipeline_LOAD_WEIGHTS_L
INFO-FLOW: Append model conv2_Pipeline_RELU
INFO-FLOW: Append model conv2_Pipeline_3
INFO-FLOW: Append model conv2_Pipeline_RELU4
INFO-FLOW: Append model conv2_Pipeline_5
INFO-FLOW: Append model conv2_Pipeline_BW
INFO-FLOW: Append model conv2_Pipeline_BW5
INFO-FLOW: Append model conv2_Pipeline_BW6
INFO-FLOW: Append model conv2
INFO-FLOW: Append model load_input_buffer_c3
INFO-FLOW: Append model conv3_Pipeline_WEIGHTI_WEIGHTK_L
INFO-FLOW: Append model conv3_Pipeline_IN_ROW_COL
INFO-FLOW: Append model conv3_Pipeline_RELU
INFO-FLOW: Append model conv3_Pipeline_4
INFO-FLOW: Append model conv3_Pipeline_RELU1
INFO-FLOW: Append model conv3_Pipeline_6
INFO-FLOW: Append model conv3_Pipeline_CLEARW
INFO-FLOW: Append model conv3_Pipeline_CLEARW2
INFO-FLOW: Append model conv3_Pipeline_CLEARW3
INFO-FLOW: Append model conv3
INFO-FLOW: Append model srcnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_mux_2_1_32_1_1 srcnn_mux_3_2_32_1_1 srcnn_mul_2ns_8ns_9_1_1 srcnn_urem_9ns_8ns_9_13_1 srcnn_mul_4ns_8ns_11_1_1 srcnn_urem_8ns_8ns_8_12_1 srcnn_mul_8ns_10ns_17_1_1 srcnn_mul_9ns_11ns_19_1_1 srcnn_mul_5ns_8ns_11_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_64s_8ns_64_1_1 srcnn_urem_9ns_8ns_9_13_seq_1 srcnn_mul_6ns_10ns_15_1_1 srcnn_mul_6ns_19ns_24_1_1 srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W srcnn_mul_7ns_19ns_25_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mux_15_4_32_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_urem_8ns_6ns_8_12_seq_1 srcnn_urem_9ns_6ns_9_13_seq_1 srcnn_mul_5ns_19ns_23_1_1 srcnn_conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_0_RAM_AUTO_dEe srcnn_conv2_weight_buffer_RAM_AUTO_1R1W srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_RAM_T2P_BRAM_1Hfu srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_6ns_6ns_11_1_1 srcnn_urem_9ns_9ns_9_13_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_T2P_BRAM_1VhK srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 srcnn_i1_m_axi srcnn_w1_m_axi srcnn_gmem_m_axi srcnn_i2_m_axi srcnn_w2_m_axi srcnn_i3_m_axi srcnn_w3_m_axi srcnn_o_m_axi srcnn_control_s_axi conv1_Pipeline_OUT_ROW_COL conv1_Pipeline_RELU conv1_Pipeline_3 conv1_Pipeline_RELU7 conv1_Pipeline_5 conv1_Pipeline_BW conv1_Pipeline_BW8 conv1 load_input_buffer_c2_Pipeline_BH load_input_buffer_c2 conv2_Pipeline_LOAD_WEIGHTS_L conv2_Pipeline_RELU conv2_Pipeline_3 conv2_Pipeline_RELU4 conv2_Pipeline_5 conv2_Pipeline_BW conv2_Pipeline_BW5 conv2_Pipeline_BW6 conv2 load_input_buffer_c3 conv3_Pipeline_WEIGHTI_WEIGHTK_L conv3_Pipeline_IN_ROW_COL conv3_Pipeline_RELU conv3_Pipeline_4 conv3_Pipeline_RELU1 conv3_Pipeline_6 conv3_Pipeline_CLEARW conv3_Pipeline_CLEARW2 conv3_Pipeline_CLEARW3 conv3 srcnn
INFO-FLOW: Generating C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_mux_2_1_32_1_1
INFO-FLOW: To file: write model srcnn_mux_3_2_32_1_1
INFO-FLOW: To file: write model srcnn_mul_2ns_8ns_9_1_1
INFO-FLOW: To file: write model srcnn_urem_9ns_8ns_9_13_1
INFO-FLOW: To file: write model srcnn_mul_4ns_8ns_11_1_1
INFO-FLOW: To file: write model srcnn_urem_8ns_8ns_8_12_1
INFO-FLOW: To file: write model srcnn_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model srcnn_mul_9ns_11ns_19_1_1
INFO-FLOW: To file: write model srcnn_mul_5ns_8ns_11_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_64s_8ns_64_1_1
INFO-FLOW: To file: write model srcnn_urem_9ns_8ns_9_13_seq_1
INFO-FLOW: To file: write model srcnn_mul_6ns_10ns_15_1_1
INFO-FLOW: To file: write model srcnn_mul_6ns_19ns_24_1_1
INFO-FLOW: To file: write model srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb
INFO-FLOW: To file: write model srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_mul_7ns_19ns_25_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mux_15_4_32_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_urem_8ns_6ns_8_12_seq_1
INFO-FLOW: To file: write model srcnn_urem_9ns_6ns_9_13_seq_1
INFO-FLOW: To file: write model srcnn_mul_5ns_19ns_23_1_1
INFO-FLOW: To file: write model srcnn_conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_0_RAM_AUTO_dEe
INFO-FLOW: To file: write model srcnn_conv2_weight_buffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_RAM_T2P_BRAM_1Hfu
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_6ns_6ns_11_1_1
INFO-FLOW: To file: write model srcnn_urem_9ns_9ns_9_13_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_T2P_BRAM_1VhK
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model srcnn_i1_m_axi
INFO-FLOW: To file: write model srcnn_w1_m_axi
INFO-FLOW: To file: write model srcnn_gmem_m_axi
INFO-FLOW: To file: write model srcnn_i2_m_axi
INFO-FLOW: To file: write model srcnn_w2_m_axi
INFO-FLOW: To file: write model srcnn_i3_m_axi
INFO-FLOW: To file: write model srcnn_w3_m_axi
INFO-FLOW: To file: write model srcnn_o_m_axi
INFO-FLOW: To file: write model srcnn_control_s_axi
INFO-FLOW: To file: write model conv1_Pipeline_OUT_ROW_COL
INFO-FLOW: To file: write model conv1_Pipeline_RELU
INFO-FLOW: To file: write model conv1_Pipeline_3
INFO-FLOW: To file: write model conv1_Pipeline_RELU7
INFO-FLOW: To file: write model conv1_Pipeline_5
INFO-FLOW: To file: write model conv1_Pipeline_BW
INFO-FLOW: To file: write model conv1_Pipeline_BW8
INFO-FLOW: To file: write model conv1
INFO-FLOW: To file: write model load_input_buffer_c2_Pipeline_BH
INFO-FLOW: To file: write model load_input_buffer_c2
INFO-FLOW: To file: write model conv2_Pipeline_LOAD_WEIGHTS_L
INFO-FLOW: To file: write model conv2_Pipeline_RELU
INFO-FLOW: To file: write model conv2_Pipeline_3
INFO-FLOW: To file: write model conv2_Pipeline_RELU4
INFO-FLOW: To file: write model conv2_Pipeline_5
INFO-FLOW: To file: write model conv2_Pipeline_BW
INFO-FLOW: To file: write model conv2_Pipeline_BW5
INFO-FLOW: To file: write model conv2_Pipeline_BW6
INFO-FLOW: To file: write model conv2
INFO-FLOW: To file: write model load_input_buffer_c3
INFO-FLOW: To file: write model conv3_Pipeline_WEIGHTI_WEIGHTK_L
INFO-FLOW: To file: write model conv3_Pipeline_IN_ROW_COL
INFO-FLOW: To file: write model conv3_Pipeline_RELU
INFO-FLOW: To file: write model conv3_Pipeline_4
INFO-FLOW: To file: write model conv3_Pipeline_RELU1
INFO-FLOW: To file: write model conv3_Pipeline_6
INFO-FLOW: To file: write model conv3_Pipeline_CLEARW
INFO-FLOW: To file: write model conv3_Pipeline_CLEARW2
INFO-FLOW: To file: write model conv3_Pipeline_CLEARW3
INFO-FLOW: To file: write model conv3
INFO-FLOW: To file: write model srcnn
INFO-FLOW: Generating C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/vhdl' dstVlogDir='C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/vlog' tclDir='C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db' modelList='srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_mux_2_1_32_1_1
srcnn_mux_3_2_32_1_1
srcnn_mul_2ns_8ns_9_1_1
srcnn_urem_9ns_8ns_9_13_1
srcnn_mul_4ns_8ns_11_1_1
srcnn_urem_8ns_8ns_8_12_1
srcnn_mul_8ns_10ns_17_1_1
srcnn_mul_9ns_11ns_19_1_1
srcnn_mul_5ns_8ns_11_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_64s_8ns_64_1_1
srcnn_urem_9ns_8ns_9_13_seq_1
srcnn_mul_6ns_10ns_15_1_1
srcnn_mul_6ns_19ns_24_1_1
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W
srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W
srcnn_mul_7ns_19ns_25_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_15_4_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_urem_8ns_6ns_8_12_seq_1
srcnn_urem_9ns_6ns_9_13_seq_1
srcnn_mul_5ns_19ns_23_1_1
srcnn_conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_0_RAM_AUTO_dEe
srcnn_conv2_weight_buffer_RAM_AUTO_1R1W
srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_RAM_T2P_BRAM_1Hfu
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_6ns_6ns_11_1_1
srcnn_urem_9ns_9ns_9_13_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W
srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W
srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_T2P_BRAM_1VhK
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_i1_m_axi
srcnn_w1_m_axi
srcnn_gmem_m_axi
srcnn_i2_m_axi
srcnn_w2_m_axi
srcnn_i3_m_axi
srcnn_w3_m_axi
srcnn_o_m_axi
srcnn_control_s_axi
conv1_Pipeline_OUT_ROW_COL
conv1_Pipeline_RELU
conv1_Pipeline_3
conv1_Pipeline_RELU7
conv1_Pipeline_5
conv1_Pipeline_BW
conv1_Pipeline_BW8
conv1
load_input_buffer_c2_Pipeline_BH
load_input_buffer_c2
conv2_Pipeline_LOAD_WEIGHTS_L
conv2_Pipeline_RELU
conv2_Pipeline_3
conv2_Pipeline_RELU4
conv2_Pipeline_5
conv2_Pipeline_BW
conv2_Pipeline_BW5
conv2_Pipeline_BW6
conv2
load_input_buffer_c3
conv3_Pipeline_WEIGHTI_WEIGHTK_L
conv3_Pipeline_IN_ROW_COL
conv3_Pipeline_RELU
conv3_Pipeline_4
conv3_Pipeline_RELU1
conv3_Pipeline_6
conv3_Pipeline_CLEARW
conv3_Pipeline_CLEARW2
conv3_Pipeline_CLEARW3
conv3
srcnn
' expOnly='0'
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.compgen.tcl 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_3.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU7.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_5.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW8.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2_Pipeline_BH.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.compgen.tcl 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_3.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.897 seconds; current allocated memory: 413.301 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='srcnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name srcnn
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_mux_2_1_32_1_1
srcnn_mux_3_2_32_1_1
srcnn_mul_2ns_8ns_9_1_1
srcnn_urem_9ns_8ns_9_13_1
srcnn_mul_4ns_8ns_11_1_1
srcnn_urem_8ns_8ns_8_12_1
srcnn_mul_8ns_10ns_17_1_1
srcnn_mul_9ns_11ns_19_1_1
srcnn_mul_5ns_8ns_11_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_64s_8ns_64_1_1
srcnn_urem_9ns_8ns_9_13_seq_1
srcnn_mul_6ns_10ns_15_1_1
srcnn_mul_6ns_19ns_24_1_1
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W
srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W
srcnn_mul_7ns_19ns_25_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_15_4_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_urem_8ns_6ns_8_12_seq_1
srcnn_urem_9ns_6ns_9_13_seq_1
srcnn_mul_5ns_19ns_23_1_1
srcnn_conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_0_RAM_AUTO_dEe
srcnn_conv2_weight_buffer_RAM_AUTO_1R1W
srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_RAM_T2P_BRAM_1Hfu
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_6ns_6ns_11_1_1
srcnn_urem_9ns_9ns_9_13_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W
srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W
srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_T2P_BRAM_1VhK
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_i1_m_axi
srcnn_w1_m_axi
srcnn_gmem_m_axi
srcnn_i2_m_axi
srcnn_w2_m_axi
srcnn_i3_m_axi
srcnn_w3_m_axi
srcnn_o_m_axi
srcnn_control_s_axi
conv1_Pipeline_OUT_ROW_COL
conv1_Pipeline_RELU
conv1_Pipeline_3
conv1_Pipeline_RELU7
conv1_Pipeline_5
conv1_Pipeline_BW
conv1_Pipeline_BW8
conv1
load_input_buffer_c2_Pipeline_BH
load_input_buffer_c2
conv2_Pipeline_LOAD_WEIGHTS_L
conv2_Pipeline_RELU
conv2_Pipeline_3
conv2_Pipeline_RELU4
conv2_Pipeline_5
conv2_Pipeline_BW
conv2_Pipeline_BW5
conv2_Pipeline_BW6
conv2
load_input_buffer_c3
conv3_Pipeline_WEIGHTI_WEIGHTK_L
conv3_Pipeline_IN_ROW_COL
conv3_Pipeline_RELU
conv3_Pipeline_4
conv3_Pipeline_RELU1
conv3_Pipeline_6
conv3_Pipeline_CLEARW
conv3_Pipeline_CLEARW2
conv3_Pipeline_CLEARW3
conv3
srcnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_OUT_ROW_COL.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_3.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_RELU7.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_5.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_BW8.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2_Pipeline_BH.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c2.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_LOAD_WEIGHTS_L.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_3.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU4.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_5.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW5.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_BW6.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_input_buffer_c3.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_WEIGHTI_WEIGHTK_L.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_IN_ROW_COL.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_4.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_RELU1.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_6.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW2.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_CLEARW3.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       sc_get_clocks srcnn 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME i1_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME i1 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME i2_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME i2 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME i3_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME i3 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME o_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME o DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME w1_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME w1 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME w2_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME w2 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME w3_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME w3 DSP 0 BRAM 16 URAM 0}} report_dict {TOPINST srcnn MODULE2INSTS {srcnn srcnn conv1 grp_conv1_fu_312 conv1_Pipeline_OUT_ROW_COL grp_conv1_Pipeline_OUT_ROW_COL_fu_687 conv1_Pipeline_RELU grp_conv1_Pipeline_RELU_fu_705 conv1_Pipeline_3 grp_conv1_Pipeline_3_fu_715 conv1_Pipeline_RELU7 grp_conv1_Pipeline_RELU7_fu_727 conv1_Pipeline_5 grp_conv1_Pipeline_5_fu_737 conv1_Pipeline_BW grp_conv1_Pipeline_BW_fu_749 conv1_Pipeline_BW8 grp_conv1_Pipeline_BW8_fu_758 conv2 grp_conv2_fu_346 load_input_buffer_c2 grp_load_input_buffer_c2_fu_6356 load_input_buffer_c2_Pipeline_BH grp_load_input_buffer_c2_Pipeline_BH_fu_112 conv2_Pipeline_LOAD_WEIGHTS_L grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_6424 conv2_Pipeline_RELU grp_conv2_Pipeline_RELU_fu_6433 conv2_Pipeline_3 grp_conv2_Pipeline_3_fu_6469 conv2_Pipeline_RELU4 grp_conv2_Pipeline_RELU4_fu_6507 conv2_Pipeline_5 grp_conv2_Pipeline_5_fu_6543 conv2_Pipeline_BW grp_conv2_Pipeline_BW_fu_6581 conv2_Pipeline_BW5 grp_conv2_Pipeline_BW5_fu_6617 conv2_Pipeline_BW6 grp_conv2_Pipeline_BW6_fu_6652 conv3 grp_conv3_fu_454 load_input_buffer_c3 grp_load_input_buffer_c3_fu_213 conv3_Pipeline_WEIGHTI_WEIGHTK_L grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_225 conv3_Pipeline_IN_ROW_COL grp_conv3_Pipeline_IN_ROW_COL_fu_234 conv3_Pipeline_RELU grp_conv3_Pipeline_RELU_fu_248 conv3_Pipeline_4 grp_conv3_Pipeline_4_fu_259 conv3_Pipeline_RELU1 grp_conv3_Pipeline_RELU1_fu_272 conv3_Pipeline_6 grp_conv3_Pipeline_6_fu_282 conv3_Pipeline_CLEARW grp_conv3_Pipeline_CLEARW_fu_294 conv3_Pipeline_CLEARW2 grp_conv3_Pipeline_CLEARW2_fu_304 conv3_Pipeline_CLEARW3 grp_conv3_Pipeline_CLEARW3_fu_313} INST2MODULE {srcnn srcnn grp_conv1_fu_312 conv1 grp_conv1_Pipeline_OUT_ROW_COL_fu_687 conv1_Pipeline_OUT_ROW_COL grp_conv1_Pipeline_RELU_fu_705 conv1_Pipeline_RELU grp_conv1_Pipeline_3_fu_715 conv1_Pipeline_3 grp_conv1_Pipeline_RELU7_fu_727 conv1_Pipeline_RELU7 grp_conv1_Pipeline_5_fu_737 conv1_Pipeline_5 grp_conv1_Pipeline_BW_fu_749 conv1_Pipeline_BW grp_conv1_Pipeline_BW8_fu_758 conv1_Pipeline_BW8 grp_conv2_fu_346 conv2 grp_load_input_buffer_c2_fu_6356 load_input_buffer_c2 grp_load_input_buffer_c2_Pipeline_BH_fu_112 load_input_buffer_c2_Pipeline_BH grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_6424 conv2_Pipeline_LOAD_WEIGHTS_L grp_conv2_Pipeline_RELU_fu_6433 conv2_Pipeline_RELU grp_conv2_Pipeline_3_fu_6469 conv2_Pipeline_3 grp_conv2_Pipeline_RELU4_fu_6507 conv2_Pipeline_RELU4 grp_conv2_Pipeline_5_fu_6543 conv2_Pipeline_5 grp_conv2_Pipeline_BW_fu_6581 conv2_Pipeline_BW grp_conv2_Pipeline_BW5_fu_6617 conv2_Pipeline_BW5 grp_conv2_Pipeline_BW6_fu_6652 conv2_Pipeline_BW6 grp_conv3_fu_454 conv3 grp_load_input_buffer_c3_fu_213 load_input_buffer_c3 grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_225 conv3_Pipeline_WEIGHTI_WEIGHTK_L grp_conv3_Pipeline_IN_ROW_COL_fu_234 conv3_Pipeline_IN_ROW_COL grp_conv3_Pipeline_RELU_fu_248 conv3_Pipeline_RELU grp_conv3_Pipeline_4_fu_259 conv3_Pipeline_4 grp_conv3_Pipeline_RELU1_fu_272 conv3_Pipeline_RELU1 grp_conv3_Pipeline_6_fu_282 conv3_Pipeline_6 grp_conv3_Pipeline_CLEARW_fu_294 conv3_Pipeline_CLEARW grp_conv3_Pipeline_CLEARW2_fu_304 conv3_Pipeline_CLEARW2 grp_conv3_Pipeline_CLEARW3_fu_313 conv3_Pipeline_CLEARW3} INSTDATA {srcnn {DEPTH 1 CHILDREN {grp_conv1_fu_312 grp_conv2_fu_346 grp_conv3_fu_454}} grp_conv1_fu_312 {DEPTH 2 CHILDREN {grp_conv1_Pipeline_OUT_ROW_COL_fu_687 grp_conv1_Pipeline_RELU_fu_705 grp_conv1_Pipeline_3_fu_715 grp_conv1_Pipeline_RELU7_fu_727 grp_conv1_Pipeline_5_fu_737 grp_conv1_Pipeline_BW_fu_749 grp_conv1_Pipeline_BW8_fu_758}} grp_conv1_Pipeline_OUT_ROW_COL_fu_687 {DEPTH 3 CHILDREN {}} grp_conv1_Pipeline_RELU_fu_705 {DEPTH 3 CHILDREN {}} grp_conv1_Pipeline_3_fu_715 {DEPTH 3 CHILDREN {}} grp_conv1_Pipeline_RELU7_fu_727 {DEPTH 3 CHILDREN {}} grp_conv1_Pipeline_5_fu_737 {DEPTH 3 CHILDREN {}} grp_conv1_Pipeline_BW_fu_749 {DEPTH 3 CHILDREN {}} grp_conv1_Pipeline_BW8_fu_758 {DEPTH 3 CHILDREN {}} grp_conv2_fu_346 {DEPTH 2 CHILDREN {grp_load_input_buffer_c2_fu_6356 grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_6424 grp_conv2_Pipeline_RELU_fu_6433 grp_conv2_Pipeline_3_fu_6469 grp_conv2_Pipeline_RELU4_fu_6507 grp_conv2_Pipeline_5_fu_6543 grp_conv2_Pipeline_BW_fu_6581 grp_conv2_Pipeline_BW5_fu_6617 grp_conv2_Pipeline_BW6_fu_6652}} grp_load_input_buffer_c2_fu_6356 {DEPTH 3 CHILDREN grp_load_input_buffer_c2_Pipeline_BH_fu_112} grp_load_input_buffer_c2_Pipeline_BH_fu_112 {DEPTH 4 CHILDREN {}} grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_6424 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_RELU_fu_6433 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_3_fu_6469 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_RELU4_fu_6507 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_5_fu_6543 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_BW_fu_6581 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_BW5_fu_6617 {DEPTH 3 CHILDREN {}} grp_conv2_Pipeline_BW6_fu_6652 {DEPTH 3 CHILDREN {}} grp_conv3_fu_454 {DEPTH 2 CHILDREN {grp_load_input_buffer_c3_fu_213 grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_225 grp_conv3_Pipeline_IN_ROW_COL_fu_234 grp_conv3_Pipeline_RELU_fu_248 grp_conv3_Pipeline_4_fu_259 grp_conv3_Pipeline_RELU1_fu_272 grp_conv3_Pipeline_6_fu_282 grp_conv3_Pipeline_CLEARW_fu_294 grp_conv3_Pipeline_CLEARW2_fu_304 grp_conv3_Pipeline_CLEARW3_fu_313}} grp_load_input_buffer_c3_fu_213 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_225 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_IN_ROW_COL_fu_234 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_RELU_fu_248 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_4_fu_259 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_RELU1_fu_272 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_6_fu_282 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_CLEARW_fu_294 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_CLEARW2_fu_304 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_CLEARW3_fu_313 {DEPTH 3 CHILDREN {}}} MODULEDATA {conv1_Pipeline_OUT_ROW_COL {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_8ns_9_1_1_U38 SOURCE src/conv1.cpp:36 VARIABLE empty LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_504_fu_9016_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_504 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_505_fu_7116_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_505 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_506_fu_7239_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_506 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_507_fu_7444_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_507 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_508_fu_7670_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_508 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_509_fu_7888_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_509 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_510_fu_8213_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_510 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_511_fu_8470_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_511 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_512_fu_8744_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_512 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_513_fu_7250_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_513 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_514_fu_7335_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_514 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_515_fu_7455_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_515 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_516_fu_7681_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_516 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_517_fu_8045_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_517 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_518_fu_8257_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_518 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_519_fu_8481_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_519 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_520_fu_8755_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_520 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_521_fu_9027_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_521 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_522_fu_7346_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_522 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_523_fu_7561_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_523 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_524_fu_7779_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_524 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_525_fu_8056_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_525 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_526_fu_8268_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_526 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_527_fu_8541_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_527 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_528_fu_8814_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_528 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_529_fu_9082_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_529 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_530_fu_9284_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_530 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_531_fu_7572_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_531 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_532_fu_7790_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_532 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_533_fu_8129_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_533 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_534_fu_8333_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_534 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_535_fu_8552_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_535 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_536_fu_8825_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_536 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_537_fu_9093_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_537 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_538_fu_9350_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_538 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_539_fu_9552_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_539 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_540_fu_7899_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_540 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_541_fu_8140_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_541 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_542_fu_8344_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_542 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_543_fu_8612_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_543 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_544_fu_8880_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_544 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_545_fu_9148_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_545 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_546_fu_9361_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_546 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_547_fu_9563_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_547 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_548_fu_9750_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_548 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_549_fu_8224_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_549 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_550_fu_8404_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_550 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_551_fu_8623_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_551 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_552_fu_8891_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_552 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_553_fu_9159_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_553 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_554_fu_9416_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_554 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_555_fu_9618_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_555 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_556_fu_9761_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_556 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_557_fu_9882_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_557 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_558_fu_8415_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_558 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_559_fu_8678_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_559 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_560_fu_8946_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_560 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_561_fu_9218_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_561 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_562_fu_9427_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_562 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_563_fu_9629_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_563 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_564_fu_9816_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_564 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_565_fu_9948_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_565 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_566_fu_10018_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_566 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_567_fu_8689_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_567 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_568_fu_8957_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_568 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_569_fu_9229_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_569 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_570_fu_9486_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_570 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_571_fu_9684_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_571 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_572_fu_9827_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_572 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_573_fu_9959_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_573 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_574_fu_10084_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_574 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_575_fu_10150_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_575 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_576_fu_9295_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_576 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_577_fu_9497_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_577 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_578_fu_9695_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_578 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_579_fu_9893_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_579 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_580_fu_10029_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_580 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_581_fu_10095_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_581 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_582_fu_10161_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_582 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_583_fu_10216_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_583 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next264_fu_7357_p2 SOURCE {} VARIABLE indvars_iv_next264 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_584_fu_7469_p2 SOURCE src/conv1.cpp:39 VARIABLE empty_584 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_585_fu_7583_p2 SOURCE src/conv1.cpp:39 VARIABLE empty_585 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_586_fu_7692_p2 SOURCE src/conv1.cpp:39 VARIABLE empty_586 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_587_fu_7801_p2 SOURCE src/conv1.cpp:39 VARIABLE empty_587 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_588_fu_7910_p2 SOURCE src/conv1.cpp:39 VARIABLE empty_588 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_589_fu_7915_p2 SOURCE src/conv1.cpp:39 VARIABLE empty_589 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_590_fu_7920_p2 SOURCE src/conv1.cpp:39 VARIABLE empty_590 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_6861_p2 SOURCE src/conv1.cpp:36 VARIABLE add_ln36_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_6870_p2 SOURCE src/conv1.cpp:36 VARIABLE add_ln36 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_8ns_9_1_1_U39 SOURCE src/conv1.cpp:36 VARIABLE empty_592 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_594_fu_7132_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_594 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_595_fu_7261_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_595 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_596_fu_7475_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_596 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_597_fu_7697_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_597 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_598_fu_7925_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_598 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_599_fu_8235_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_599 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_600_fu_8492_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_600 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_601_fu_8766_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_601 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_602_fu_7272_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_602 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_603_fu_7362_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_603 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_604_fu_7486_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_604 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_605_fu_7708_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_605 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_606_fu_8067_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_606 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_607_fu_8279_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_607 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_608_fu_8503_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_608 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_609_fu_8777_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_609 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_610_fu_9038_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_610 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_611_fu_7373_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_611 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_612_fu_7588_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_612 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_613_fu_7806_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_613 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_614_fu_8078_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_614 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_615_fu_8290_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_615 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_616_fu_8563_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_616 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_617_fu_8836_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_617 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_618_fu_9104_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_618 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_619_fu_9306_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_619 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_620_fu_7599_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_620 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_621_fu_7817_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_621 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_622_fu_8151_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_622 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_623_fu_8355_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_623 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_624_fu_8574_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_624 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_625_fu_8847_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_625 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_626_fu_9115_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_626 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_627_fu_9372_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_627 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_628_fu_9574_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_628 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_629_fu_7936_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_629 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_630_fu_8162_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_630 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_631_fu_8366_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_631 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_632_fu_8634_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_632 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_633_fu_8902_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_633 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_634_fu_9170_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_634 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_635_fu_9383_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_635 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_636_fu_9585_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_636 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_637_fu_9772_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_637 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_638_fu_8246_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_638 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_639_fu_8426_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_639 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_640_fu_8645_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_640 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_641_fu_8913_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_641 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_642_fu_9181_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_642 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_643_fu_9438_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_643 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_644_fu_9640_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_644 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_645_fu_9783_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_645 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_646_fu_9904_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_646 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_647_fu_8437_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_647 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_648_fu_8700_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_648 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_649_fu_8968_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_649 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_650_fu_9240_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_650 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_651_fu_9449_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_651 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_652_fu_9651_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_652 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_653_fu_9838_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_653 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_654_fu_9970_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_654 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_655_fu_10040_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_655 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_656_fu_8711_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_656 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_657_fu_8979_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_657 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_658_fu_9251_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_658 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_659_fu_9508_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_659 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_660_fu_9706_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_660 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_661_fu_9849_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_661 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_662_fu_9981_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_662 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_663_fu_10106_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_663 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_664_fu_10172_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_664 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_665_fu_9049_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_665 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_666_fu_9317_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_666 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_667_fu_9519_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_667 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_668_fu_9717_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_668 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_669_fu_9915_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_669 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_670_fu_10051_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_670 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_671_fu_10117_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_671 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_672_fu_10183_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_672 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_673_fu_10227_p2 SOURCE src/conv1.cpp:36 VARIABLE empty_673 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next264_dup_fu_6966_p2 SOURCE src/conv1.cpp:36 VARIABLE indvars_iv_next264_dup LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_8ns_11_1_1_U41 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next264_mid1_fu_7391_p2 SOURCE src/conv1.cpp:36 VARIABLE indvars_iv_next264_mid1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_8ns_11_1_1_U50 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_7507_p2 SOURCE src/conv1.cpp:39 VARIABLE p_mid1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U53 SOURCE src/conv1.cpp:39 VARIABLE mul_ln54_2 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid18_fu_7617_p2 SOURCE src/conv1.cpp:39 VARIABLE p_mid18 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U56 SOURCE src/conv1.cpp:39 VARIABLE mul_ln54_3 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid110_fu_7726_p2 SOURCE src/conv1.cpp:39 VARIABLE p_mid110 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U59 SOURCE src/conv1.cpp:39 VARIABLE mul_ln54_4 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid112_fu_7835_p2 SOURCE src/conv1.cpp:39 VARIABLE p_mid112 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U62 SOURCE src/conv1.cpp:39 VARIABLE mul_ln54_5 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid114_fu_7968_p2 SOURCE src/conv1.cpp:39 VARIABLE p_mid114 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U65 SOURCE src/conv1.cpp:39 VARIABLE mul_ln54_6 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid116_fu_7990_p2 SOURCE src/conv1.cpp:39 VARIABLE p_mid116 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U68 SOURCE src/conv1.cpp:39 VARIABLE mul_ln54_7 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid118_fu_8002_p2 SOURCE src/conv1.cpp:39 VARIABLE p_mid118 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U71 SOURCE src/conv1.cpp:39 VARIABLE mul_ln39 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_9_fu_8305_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_9 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_10_fu_8377_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_10 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_11_fu_8514_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_11 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_12_fu_8722_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_12 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_13_fu_8924_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_13 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_14_fu_9126_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_14 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_15_fu_9394_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_15 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_16_fu_9728_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_16 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_17_fu_10062_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_17 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U43 SOURCE src/conv1.cpp:40 VARIABLE mul_ln40 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_7176_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_7034_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_18_fu_8392_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_18 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_19_fu_8448_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_19 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_20_fu_8585_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_20 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_21_fu_8733_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_21 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_22_fu_8935_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_22 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_23_fu_9192_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_23 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_24_fu_9460_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_24 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_25_fu_9739_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_25 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_26_fu_10073_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_26 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U47 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_7060_p0 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_5_fu_7189_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_5 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_6_fu_7194_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_6 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_27_fu_8321_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_27 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_28_fu_8459_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_28 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_29_fu_8656_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_29 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_30_fu_8858_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_30 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_31_fu_9137_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_31 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_32_fu_9405_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_32 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_33_fu_9662_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_33 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_34_fu_9992_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_34 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_35_fu_10260_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_35 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U48 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_9 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_7_fu_7413_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_7 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_8_fu_7066_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_36_fu_8529_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_36 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_37_fu_8667_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_37 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_38_fu_8869_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_38 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_39_fu_9060_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_39 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_40_fu_9328_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_40 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_41_fu_9673_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_41 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_42_fu_9926_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_42 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_43_fu_10238_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_43 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_44_fu_10352_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_44 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U52 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_10 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_2_fu_7530_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_2 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_45_fu_8600_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_45 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_46_fu_8788_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_46 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_47_fu_9071_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_47 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_48_fu_9339_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_48 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_49_fu_9596_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_49 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_50_fu_9937_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_50 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_51_fu_10249_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_51 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_52_fu_10330_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_52 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_53_fu_10418_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_53 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U55 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_11 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_3_fu_7639_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_3 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_54_fu_8802_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_54 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_55_fu_8990_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_55 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_56_fu_9262_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_56 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_57_fu_9607_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_57 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_58_fu_9860_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_58 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_59_fu_10194_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_59 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_60_fu_10341_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_60 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_61_fu_10429_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_61 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_62_fu_10484_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_62 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U58 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_12 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_4_fu_7748_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_4 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_63_fu_9004_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_63 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_64_fu_9273_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_64 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_65_fu_9530_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_65 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_66_fu_9871_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_66 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_67_fu_10205_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_67 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_68_fu_10308_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_68 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_69_fu_10396_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_69 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_70_fu_10495_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_70 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_71_fu_10550_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_71 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U61 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_13 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_5_fu_7857_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_5 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_72_fu_9206_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_72 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_73_fu_9541_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_73 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_74_fu_9794_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_74 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_75_fu_10128_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_75 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_76_fu_10319_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_76 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_77_fu_10407_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_77 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_78_fu_10462_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_78 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_79_fu_10528_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_79 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_80_fu_10594_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_80 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U64 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_14 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_6_fu_8014_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_6 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_81_fu_9474_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_81 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_82_fu_9805_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_82 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_83_fu_10139_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_83 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_84_fu_10282_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_84 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_85_fu_10374_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_85 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_86_fu_10473_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_86 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_87_fu_10539_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_87 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_88_fu_10572_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_88 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_89_fu_10620_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_89 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U67 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_15 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:57 VARIABLE add53_6 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_7_fu_8098_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_7 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_90_fu_10006_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_90 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_91_fu_10271_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_91 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_92_fu_10363_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_92 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_93_fu_10440_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_93 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_94_fu_10506_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_94 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_95_fu_10561_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_95 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_96_fu_10605_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_96 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_97_fu_10642_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_97 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_98_fu_10653_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_98 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U70 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_16 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_1_4 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_411 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_1_7 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_423 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_1_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_435 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_436 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_9 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_12 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_13 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_8_fu_8182_p2 SOURCE src/conv1.cpp:52 VARIABLE add_ln52_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_99_fu_10296_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_99 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_100_fu_10385_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_100 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_101_fu_10451_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_101 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_102_fu_10517_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_102 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_103_fu_10583_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_103 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_104_fu_10631_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_104 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_105_fu_10616_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_105 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_106_fu_10663_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_106 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_107_fu_10667_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_107 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U73 SOURCE src/conv1.cpp:54 VARIABLE mul_ln54_17 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_1_2 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_1_3 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_448 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_449 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_450 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_2 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_453 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_2_3 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_454 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_2_4 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_455 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_2_5 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_3 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_3_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_3_5 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_4 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_465 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_4_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_4_2 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_4_3 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_5 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_472 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_5_3 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_5_4 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_6 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_479 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_6_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_480 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_6_4 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_486 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_7_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_487 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_7_2 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_8_2 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_8_3 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_325 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_14 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_97 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_1_7 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_99 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_2_7 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_101 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_1_3_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_103 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_1_4_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_5_7 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_6_7 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_112 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_15 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_114 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_1_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_115 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_2_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:54 VARIABLE tmp_116 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_3_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_4_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_5_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_6_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE src/conv1.cpp:54 VARIABLE mul_2_7_8 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:57 VARIABLE add53_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:57 VARIABLE add53_1_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:57 VARIABLE add53_1_2 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:57 VARIABLE add53_1_5 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:57 VARIABLE add53_1_7 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:57 VARIABLE add53_2 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:57 VARIABLE add53_2_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:57 VARIABLE add53_2_2 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:57 VARIABLE add53_2_3 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:57 VARIABLE add53_2_4 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:57 VARIABLE add53_2_5 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE src/conv1.cpp:57 VARIABLE add53_2_6 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_7072_p2 SOURCE src/conv1.cpp:39 VARIABLE add_ln39 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 14 BRAM 0 URAM 0}} conv1_Pipeline_RELU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_121_p2 SOURCE src/conv1.cpp:137 VARIABLE add_ln137 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_132_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1_Pipeline_RELU7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_121_p2 SOURCE src/conv1.cpp:137 VARIABLE add_ln137 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1_Pipeline_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_132_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1_Pipeline_BW {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_94_p2 SOURCE src/conv1.cpp:73 VARIABLE add_ln73 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1_Pipeline_BW8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_94_p2 SOURCE src/conv1.cpp:73 VARIABLE add_ln73 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_819_p2 SOURCE src/conv1.cpp:91 VARIABLE add_ln91 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_2_fu_837_p2 SOURCE src/conv1.cpp:91 VARIABLE add_ln91_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_856_p2 SOURCE src/srcnn.cpp:56 VARIABLE add_ln56 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_fu_907_p2 SOURCE src/conv1.cpp:93 VARIABLE sub_ln93 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_917_p2 SOURCE src/conv1.cpp:93 VARIABLE add_ln93 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_942_p2 SOURCE src/conv1.cpp:94 VARIABLE add_ln94 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64s_8ns_64_1_1_U124 SOURCE src/conv1.cpp:99 VARIABLE mul_ln99 LOOP PAD BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_1013_p2 SOURCE src/conv1.cpp:97 VARIABLE add_ln97 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1025_p0 SOURCE src/conv1.cpp:100 VARIABLE add_ln100 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_2_fu_1035_p2 SOURCE src/conv1.cpp:100 VARIABLE add_ln100_2 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_679_fu_1055_p2 SOURCE {} VARIABLE empty_679 LOOP BH.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx36612_sum_i_0_fu_1061_p2 SOURCE {} VARIABLE arrayidx36612_sum_i_0 LOOP BH.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_682_fu_1257_p2 SOURCE src/conv1.cpp:99 VARIABLE empty_682 LOOP BH.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U127 SOURCE {} VARIABLE mul229 LOOP BH.2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64s_8ns_64_1_1_U124 SOURCE src/conv1.cpp:99 VARIABLE mul_ln99_1 LOOP BH BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_3_fu_1115_p2 SOURCE src/conv1.cpp:91 VARIABLE add_ln91_3 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_1134_p2 SOURCE src/srcnn.cpp:56 VARIABLE add_ln56_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_1_fu_1185_p2 SOURCE src/conv1.cpp:93 VARIABLE sub_ln93_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_2_fu_1195_p2 SOURCE src/conv1.cpp:93 VARIABLE add_ln93_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_1_fu_1220_p2 SOURCE src/conv1.cpp:94 VARIABLE add_ln94_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_1_fu_1309_p2 SOURCE src/conv1.cpp:97 VARIABLE add_ln97_1 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1321_p0 SOURCE src/conv1.cpp:100 VARIABLE add_ln100_1 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_3_fu_1331_p2 SOURCE src/conv1.cpp:100 VARIABLE add_ln100_3 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_708_fu_1351_p2 SOURCE {} VARIABLE empty_708 LOOP BH.4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx36612_sum_i_1_fu_1357_p2 SOURCE {} VARIABLE arrayidx36612_sum_i_1 LOOP BH.4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_711_fu_1406_p2 SOURCE src/conv1.cpp:87 VARIABLE empty_711 LOOP BH.4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U130 SOURCE {} VARIABLE mul268 LOOP BH.4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_1389_p2 SOURCE src/conv1.cpp:87 VARIABLE add_ln87 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_1454_p2 SOURCE src/conv1.cpp:114 VARIABLE add_ln114_1 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_1460_p2 SOURCE src/conv1.cpp:114 VARIABLE add_ln114 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_10ns_15_1_1_U131 SOURCE src/conv1.cpp:114 VARIABLE empty_684 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_685_fu_1503_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_685 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_686_fu_1512_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_686 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_687_fu_1529_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_687 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_688_fu_1565_p2 SOURCE src/conv1.cpp:116 VARIABLE empty_688 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_690_fu_1594_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_690 LOOP K.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_691_fu_1611_p2 SOURCE {} VARIABLE empty_691 LOOP K.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_694_fu_1627_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_694 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_695_fu_1644_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_695 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_1650_p2 SOURCE src/conv1.cpp:116 VARIABLE tmp1 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_696_fu_1659_p2 SOURCE src/conv1.cpp:116 VARIABLE empty_696 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_698_fu_1698_p2 SOURCE src/conv1.cpp:114 VARIABLE empty_698 LOOP K.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_699_fu_1709_p2 SOURCE {} VARIABLE empty_699 LOOP K.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_1724_p2 SOURCE src/conv1.cpp:116 VARIABLE add_ln116 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_1736_p2 SOURCE src/conv1.cpp:133 VARIABLE add_ln133 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_fu_1786_p2 SOURCE src/conv1.cpp:140 VARIABLE sub_ln140 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_701_fu_1746_p2 SOURCE src/conv1.cpp:133 VARIABLE empty_701 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_19ns_24_1_1_U132 SOURCE src/conv1.cpp:137 VARIABLE mul_ln137 LOOP EXPORT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_1765_p2 SOURCE src/conv1.cpp:137 VARIABLE add_ln137 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_1_fu_1810_p2 SOURCE src/conv1.cpp:134 VARIABLE add_ln134_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_1_fu_1824_p2 SOURCE src/conv1.cpp:137 VARIABLE add_ln137_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln137_fu_1853_p2 SOURCE src/conv1.cpp:137 VARIABLE sub_ln137 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_2_fu_1863_p2 SOURCE src/conv1.cpp:137 VARIABLE add_ln137_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_3_fu_1888_p2 SOURCE src/conv1.cpp:137 VARIABLE add_ln137_3 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln137_1_fu_1917_p2 SOURCE src/conv1.cpp:137 VARIABLE sub_ln137_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_4_fu_1927_p2 SOURCE src/conv1.cpp:137 VARIABLE add_ln137_4 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_2_fu_1939_p2 SOURCE src/conv1.cpp:134 VARIABLE add_ln134_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_fu_1970_p2 SOURCE src/conv1.cpp:134 VARIABLE add_ln134 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_1992_p2 SOURCE src/conv1.cpp:70 VARIABLE add_ln70 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_fu_2014_p2 SOURCE src/conv1.cpp:75 VARIABLE sub_ln75 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_2040_p2 SOURCE src/conv1.cpp:71 VARIABLE add_ln71_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_2_fu_2063_p2 SOURCE src/conv1.cpp:71 VARIABLE add_ln71_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_2074_p2 SOURCE src/conv1.cpp:71 VARIABLE add_ln71 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_2024_p2 SOURCE src/conv1.cpp:32 VARIABLE add_ln32 LOOP TILE_OUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_1430_p2 SOURCE src/conv1.cpp:28 VARIABLE add_ln28 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_in_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_in LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_U SOURCE src/conv1.cpp:23 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_U SOURCE src/conv1.cpp:23 VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 30 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou LOOP {} BUNDLEDNAME {} DSP 0 BRAM 30 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 21 BRAM 72 URAM 0}} load_input_buffer_c2_Pipeline_BH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_3_fu_4421_p2 SOURCE src/conv2.cpp:75 VARIABLE add_ln75_3 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_4433_p2 SOURCE src/conv2.cpp:75 VARIABLE add_ln75 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_19ns_25_1_1_U158 SOURCE src/conv2.cpp:75 VARIABLE mul_ln75 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_4570_p2 SOURCE src/conv2.cpp:75 VARIABLE empty LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_184_fu_4588_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_184 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_185_fu_4605_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_185 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_186_fu_4622_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_186 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_187_fu_4639_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_187 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_188_fu_4656_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_188 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_189_fu_4673_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_189 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_190_fu_4690_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_190 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_191_fu_4707_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_191 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_192_fu_4724_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_192 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_193_fu_4741_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_193 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_194_fu_4758_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_194 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_195_fu_4775_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_195 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_196_fu_4792_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_196 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_197_fu_4809_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_197 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_198_fu_4826_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_198 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_199_fu_4843_p2 SOURCE src/conv2.cpp:75 VARIABLE empty_199 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_4515_p2 SOURCE src/conv2.cpp:76 VARIABLE add_ln76 LOOP LOAD_INPUT_BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_input_buffer_c2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_fu_205_p2 SOURCE src/conv2.cpp:75 VARIABLE sub_ln75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 1 BRAM 0 URAM 0}} conv2_Pipeline_LOAD_WEIGHTS_L {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_1_fu_128_p2 SOURCE src/conv2.cpp:90 VARIABLE add_ln90_1 LOOP LOAD_WEIGHTS_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_151_p2 SOURCE src/conv2.cpp:90 VARIABLE add_ln90 LOOP LOAD_WEIGHTS_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_480_fu_200_p2 SOURCE src/conv2.cpp:90 VARIABLE empty_480 LOOP LOAD_WEIGHTS_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_RELU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_454_p2 SOURCE src/conv2.cpp:109 VARIABLE add_ln109 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_460_p2 SOURCE src/conv2.cpp:112 VARIABLE add_ln112 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_3_fu_518_p2 SOURCE src/conv2.cpp:109 VARIABLE add_ln109_3 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_4_fu_485_p2 SOURCE src/conv2.cpp:109 VARIABLE add_ln109_4 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_357_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem4769_fu_366_p2 SOURCE {} VARIABLE next_urem4769 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_488_fu_386_p2 SOURCE {} VARIABLE empty_488 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul4767_fu_429_p2 SOURCE {} VARIABLE next_mul4767 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_RELU4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_454_p2 SOURCE src/conv2.cpp:109 VARIABLE add_ln109 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_460_p2 SOURCE src/conv2.cpp:112 VARIABLE add_ln112 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_1_fu_518_p2 SOURCE src/conv2.cpp:109 VARIABLE add_ln109_1 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_2_fu_485_p2 SOURCE src/conv2.cpp:109 VARIABLE add_ln109_2 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_357_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem4779_fu_366_p2 SOURCE {} VARIABLE next_urem4779 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_482_fu_386_p2 SOURCE {} VARIABLE empty_482 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul4777_fu_429_p2 SOURCE {} VARIABLE next_mul4777 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_BW {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_362_p2 SOURCE src/conv2.cpp:62 VARIABLE add_ln62 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_374_p2 SOURCE src/conv2.cpp:64 VARIABLE add_ln64 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_4_fu_398_p2 SOURCE src/conv2.cpp:62 VARIABLE add_ln62_4 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_5_fu_417_p2 SOURCE src/conv2.cpp:62 VARIABLE add_ln62_5 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_BW5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_1_fu_362_p2 SOURCE src/conv2.cpp:62 VARIABLE add_ln62_1 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_374_p2 SOURCE src/conv2.cpp:64 VARIABLE add_ln64_1 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_398_p2 SOURCE src/conv2.cpp:62 VARIABLE add_ln62 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_3_fu_417_p2 SOURCE src/conv2.cpp:62 VARIABLE add_ln62_3 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_BW6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_362_p2 SOURCE src/conv2.cpp:62 VARIABLE add_ln62 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_374_p2 SOURCE src/conv2.cpp:64 VARIABLE add_ln64 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_1_fu_398_p2 SOURCE src/conv2.cpp:62 VARIABLE add_ln62_1 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_2_fu_417_p2 SOURCE src/conv2.cpp:62 VARIABLE add_ln62_2 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_6836_p2 SOURCE src/conv2.cpp:34 VARIABLE add_ln34_1 LOOP TILE_OUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln48_fu_6872_p2 SOURCE src/conv2.cpp:48 VARIABLE sub_ln48 LOOP OUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_6888_p2 SOURCE src/conv2.cpp:38 VARIABLE add_ln38 LOOP OUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_6900_p2 SOURCE src/conv2.cpp:39 VARIABLE add_ln39 LOOP IN BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_6935_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48 LOOP ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_6956_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_1 LOOP ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_6972_p2 SOURCE src/conv2.cpp:43 VARIABLE add_ln43 LOOP ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_2_fu_7008_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_2 LOOP ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_3_fu_7470_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_3 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_4_fu_7952_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_4 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U389 SOURCE src/conv2.cpp:44 VARIABLE mul_ln44 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_7062_p2 SOURCE src/conv2.cpp:44 VARIABLE add_ln44 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_5_fu_7614_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_5 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_6_fu_8262_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_6 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U364 SOURCE src/conv2.cpp:48 VARIABLE mul_ln48 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_7030_p2 SOURCE src/conv2.cpp:44 VARIABLE add_ln44_1 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_7_fu_7661_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_7 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_8_fu_8288_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_8 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U362 SOURCE src/conv2.cpp:48 VARIABLE mul_ln48_1 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_2_fu_7094_p2 SOURCE src/conv2.cpp:44 VARIABLE add_ln44_2 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_9_fu_7708_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_9 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_10_fu_8567_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_10 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U366 SOURCE src/conv2.cpp:48 VARIABLE mul_ln48_2 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_3_fu_7125_p2 SOURCE src/conv2.cpp:44 VARIABLE add_ln44_3 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_11_fu_7755_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_11 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_12_fu_8594_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_12 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U368 SOURCE src/conv2.cpp:48 VARIABLE mul_ln48_3 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_4_fu_7156_p2 SOURCE src/conv2.cpp:44 VARIABLE add_ln44_4 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_13_fu_7983_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_13 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_14_fu_8943_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_14 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U370 SOURCE src/conv2.cpp:48 VARIABLE mul_ln48_4 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_5_fu_7187_p2 SOURCE src/conv2.cpp:44 VARIABLE add_ln44_5 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_15_fu_8030_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_15 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_16_fu_8970_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_16 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U372 SOURCE src/conv2.cpp:48 VARIABLE mul_ln48_5 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_6_fu_7218_p2 SOURCE src/conv2.cpp:44 VARIABLE add_ln44_6 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_17_fu_8320_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_17 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_18_fu_9319_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_18 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U374 SOURCE src/conv2.cpp:48 VARIABLE mul_ln48_6 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_7_fu_7249_p2 SOURCE src/conv2.cpp:44 VARIABLE add_ln44_7 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_19_fu_8367_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_19 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_20_fu_9346_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_20 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U376 SOURCE src/conv2.cpp:48 VARIABLE mul_ln48_7 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_8_fu_7280_p2 SOURCE src/conv2.cpp:44 VARIABLE add_ln44_8 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_21_fu_8626_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_21 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_22_fu_9695_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_22 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U378 SOURCE src/conv2.cpp:48 VARIABLE mul_ln48_8 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_9_fu_7311_p2 SOURCE src/conv2.cpp:44 VARIABLE add_ln44_9 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_23_fu_8673_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_23 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_24_fu_9722_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_24 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U380 SOURCE src/conv2.cpp:48 VARIABLE mul_ln48_9 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_10_fu_7342_p2 SOURCE src/conv2.cpp:44 VARIABLE add_ln44_10 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_25_fu_9002_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_25 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_26_fu_9977_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_26 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U382 SOURCE src/conv2.cpp:48 VARIABLE mul_ln48_10 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_11_fu_7373_p2 SOURCE src/conv2.cpp:44 VARIABLE add_ln44_11 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_27_fu_9049_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_27 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_28_fu_10004_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_28 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U384 SOURCE src/conv2.cpp:48 VARIABLE mul_ln48_11 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_12_fu_7404_p2 SOURCE src/conv2.cpp:44 VARIABLE add_ln44_12 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_29_fu_9378_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_29 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_30_fu_10031_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_30 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U386 SOURCE src/conv2.cpp:48 VARIABLE mul_ln48_12 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_13_fu_7435_p2 SOURCE src/conv2.cpp:44 VARIABLE add_ln44_13 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_31_fu_9425_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_31 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_32_fu_10039_p2 SOURCE src/conv2.cpp:48 VARIABLE add_ln48_32 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U388 SOURCE src/conv2.cpp:48 VARIABLE mul_ln48_13 LOOP COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_14_fu_10290_p2 SOURCE src/conv2.cpp:44 VARIABLE add_ln44_14 LOOP COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_10302_p2 SOURCE src/conv2.cpp:105 VARIABLE add_ln105 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln112_fu_10352_p2 SOURCE src/conv2.cpp:112 VARIABLE sub_ln112 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_497_fu_10312_p2 SOURCE src/conv2.cpp:105 VARIABLE empty_497 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_19ns_23_1_1_U450 SOURCE src/conv2.cpp:109 VARIABLE mul_ln109 LOOP EXPORT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_10331_p2 SOURCE src/conv2.cpp:109 VARIABLE add_ln109 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_10376_p2 SOURCE src/conv2.cpp:112 VARIABLE add_ln112 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_10397_p2 SOURCE src/conv2.cpp:112 VARIABLE add_ln112_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_1_fu_10412_p2 SOURCE src/conv2.cpp:109 VARIABLE add_ln109_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln109_fu_10441_p2 SOURCE src/conv2.cpp:109 VARIABLE sub_ln109 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_2_fu_10451_p2 SOURCE src/conv2.cpp:109 VARIABLE add_ln109_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_3_fu_10476_p2 SOURCE src/conv2.cpp:109 VARIABLE add_ln109_3 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln109_1_fu_10505_p2 SOURCE src/conv2.cpp:109 VARIABLE sub_ln109_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_4_fu_10515_p2 SOURCE src/conv2.cpp:109 VARIABLE add_ln109_4 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_2_fu_10533_p2 SOURCE src/conv2.cpp:112 VARIABLE add_ln112_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_3_fu_10554_p2 SOURCE src/conv2.cpp:112 VARIABLE add_ln112_3 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_10575_p2 SOURCE src/conv2.cpp:106 VARIABLE add_ln106 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_10591_p2 SOURCE src/conv2.cpp:59 VARIABLE add_ln59_1 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_10603_p2 SOURCE src/conv2.cpp:59 VARIABLE add_ln59 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_10615_p2 SOURCE src/conv2.cpp:64 VARIABLE add_ln64 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_10622_p2 SOURCE src/conv2.cpp:64 VARIABLE add_ln64_1 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_10609_p2 SOURCE src/conv2.cpp:34 VARIABLE add_ln34 LOOP TILE_OUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_6842_p2 SOURCE src/conv2.cpp:30 VARIABLE add_ln30 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_0_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_1_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_2_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_3_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_4_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_5_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_6_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_7_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_8_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_9_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_10_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_11_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_12_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_13_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_14_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_0_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_1_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_2_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_3_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_4_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_5_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_6_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_7_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_8_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_9_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_10_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_11_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_12_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_13_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_14_U SOURCE {} VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_buffer_U SOURCE {} VARIABLE weight_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_U SOURCE src/conv2.cpp:18 VARIABLE conv2_float_255_255_float_64_1_1_float_float_255_255_o_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_U SOURCE src/conv2.cpp:18 VARIABLE conv2_float_255_255_float_64_1_1_float_float_255_255_o_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_U SOURCE src/conv2.cpp:18 VARIABLE conv2_float_255_255_float_64_1_1_float_float_255_255_o_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_U SOURCE src/conv2.cpp:18 VARIABLE conv2_float_255_255_float_64_1_1_float_float_255_255_o_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_U SOURCE src/conv2.cpp:18 VARIABLE conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_U SOURCE src/conv2.cpp:18 VARIABLE conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME conv2_float_255_255_float_64_1_1_float_float_255_255_o_U SOURCE src/conv2.cpp:18 VARIABLE conv2_float_255_255_float_64_1_1_float_float_255_255_o LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_U SOURCE src/conv2.cpp:18 VARIABLE conv2_float_255_255_float_64_1_1_float_float_255_255_o_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_U SOURCE src/conv2.cpp:18 VARIABLE conv2_float_255_255_float_64_1_1_float_float_255_255_o_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_U SOURCE src/conv2.cpp:18 VARIABLE conv2_float_255_255_float_64_1_1_float_float_255_255_o_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_U SOURCE src/conv2.cpp:18 VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_U SOURCE src/conv2.cpp:18 VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_U SOURCE src/conv2.cpp:18 VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_U SOURCE src/conv2.cpp:18 VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_U SOURCE src/conv2.cpp:18 VARIABLE p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 15 BRAM 271 URAM 0}} load_input_buffer_c3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_1_fu_2530_p2 SOURCE src/conv3.cpp:87 VARIABLE add_ln87_1 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_2542_p2 SOURCE src/conv3.cpp:87 VARIABLE add_ln87 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_2_fu_2796_p2 SOURCE src/conv3.cpp:99 VARIABLE add_ln99_2 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_2824_p2 SOURCE src/conv3.cpp:99 VARIABLE empty LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_56_fu_2834_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_56 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_57_fu_2849_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_57 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_58_fu_2864_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_58 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_59_fu_2879_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_59 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_60_fu_2894_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_60 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_61_fu_2909_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_61 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_62_fu_2924_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_62 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_63_fu_2939_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_63 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_64_fu_2954_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_64 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_65_fu_2969_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_65 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_66_fu_2984_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_66 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_67_fu_2999_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_67 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_68_fu_3014_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_68 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_69_fu_3029_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_69 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_70_fu_3044_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_70 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_71_fu_3059_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_71 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_72_fu_3074_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_72 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_73_fu_3089_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_73 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_74_fu_3104_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_74 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_75_fu_3119_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_75 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_76_fu_3134_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_76 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_77_fu_3149_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_77 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_78_fu_3164_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_78 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_79_fu_3179_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_79 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_80_fu_3194_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_80 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_81_fu_3209_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_81 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_82_fu_3224_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_82 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_83_fu_3239_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_83 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_84_fu_3254_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_84 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_85_fu_3269_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_85 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_86_fu_3284_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_86 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_87_fu_3299_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_87 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_88_fu_3314_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_88 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_89_fu_3329_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_89 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_90_fu_3344_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_90 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_91_fu_3359_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_91 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_92_fu_3374_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_92 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_93_fu_3389_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_93 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_94_fu_3404_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_94 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_95_fu_3419_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_95 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_96_fu_3434_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_96 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_97_fu_3449_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_97 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_98_fu_3464_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_98 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_99_fu_3479_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_99 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_100_fu_3494_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_100 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_3509_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_101 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_102_fu_3524_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_102 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_103_fu_3539_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_103 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_104_fu_3554_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_104 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_105_fu_3569_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_105 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_106_fu_3584_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_106 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_107_fu_3599_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_107 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_108_fu_3614_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_108 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_109_fu_3629_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_109 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_110_fu_3644_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_110 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_111_fu_3659_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_111 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_112_fu_3674_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_112 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_113_fu_3689_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_113 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_114_fu_3704_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_114 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_115_fu_3719_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_115 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_116_fu_3734_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_116 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_117_fu_3749_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_117 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_118_fu_3764_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_118 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_119_fu_3779_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_119 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_120_fu_3794_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_120 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_121_fu_3809_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_121 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_122_fu_3824_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_122 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_123_fu_3839_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_123 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_124_fu_3854_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_124 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_125_fu_3869_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_125 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_126_fu_3884_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_126 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_127_fu_3899_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_127 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_128_fu_3914_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_128 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_129_fu_3929_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_129 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_130_fu_3944_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_130 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_131_fu_3959_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_131 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_132_fu_3974_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_132 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_133_fu_3989_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_133 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_134_fu_4004_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_134 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_135_fu_4019_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_135 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_136_fu_4034_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_136 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_137_fu_4049_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_137 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_138_fu_4064_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_138 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_139_fu_4079_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_139 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_140_fu_4094_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_140 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_141_fu_4109_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_141 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_142_fu_4124_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_142 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_143_fu_4139_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_143 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_144_fu_4154_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_144 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_145_fu_4169_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_145 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_146_fu_4184_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_146 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_147_fu_4199_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_147 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_148_fu_4214_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_148 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_149_fu_4229_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_149 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_150_fu_4244_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_150 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_151_fu_4259_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_151 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_152_fu_4274_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_152 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_153_fu_4289_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_153 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_154_fu_4304_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_154 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_155_fu_4319_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_155 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_156_fu_4334_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_156 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_157_fu_4349_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_157 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_158_fu_4364_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_158 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_159_fu_4379_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_159 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_160_fu_4394_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_160 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_161_fu_4409_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_161 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_162_fu_4424_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_162 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_163_fu_4439_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_163 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_164_fu_4454_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_164 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_165_fu_4469_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_165 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_166_fu_4484_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_166 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_167_fu_4499_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_167 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_168_fu_4514_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_168 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_169_fu_4529_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_169 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_170_fu_4544_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_170 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_171_fu_4559_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_171 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_172_fu_4574_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_172 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_173_fu_4589_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_173 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_174_fu_4604_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_174 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_175_fu_4619_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_175 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_176_fu_4634_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_176 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_177_fu_4649_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_177 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_178_fu_4664_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_178 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_179_fu_4679_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_179 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_180_fu_4694_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_180 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_181_fu_4709_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_181 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_182_fu_4724_p2 SOURCE src/conv3.cpp:99 VARIABLE empty_182 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_2578_p2 SOURCE src/conv3.cpp:91 VARIABLE add_ln91 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_2588_p2 SOURCE src/conv3.cpp:91 VARIABLE add_ln91_1 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_2608_p2 SOURCE src/srcnn.cpp:56 VARIABLE add_ln56_1 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_2618_p2 SOURCE src/srcnn.cpp:56 VARIABLE add_ln56 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_19ns_24_1_1_U466 SOURCE src/conv3.cpp:93 VARIABLE mul_ln93 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_fu_2684_p2 SOURCE src/conv3.cpp:93 VARIABLE sub_ln93 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_2726_p2 SOURCE src/conv3.cpp:88 VARIABLE add_ln88 LOOP LOADI_LOADH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} conv3_Pipeline_WEIGHTI_WEIGHTK_L {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_1_fu_156_p2 SOURCE src/conv3.cpp:119 VARIABLE add_ln119_1 LOOP WEIGHTI_WEIGHTK_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_185_p2 SOURCE src/conv3.cpp:119 VARIABLE add_ln119 LOOP WEIGHTI_WEIGHTK_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_253_p2 SOURCE src/conv3.cpp:120 VARIABLE add_ln120 LOOP WEIGHTI_WEIGHTK_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_461_fu_332_p2 SOURCE src/conv3.cpp:120 VARIABLE empty_461 LOOP WEIGHTI_WEIGHTK_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_1_fu_338_p2 SOURCE src/conv3.cpp:120 VARIABLE add_ln120_1 LOOP WEIGHTI_WEIGHTK_L BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_IN_ROW_COL {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next158_fu_2171_p2 SOURCE {} VARIABLE indvars_iv_next158 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_2390_p2 SOURCE {} VARIABLE empty LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_462_fu_2611_p2 SOURCE {} VARIABLE empty_462 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_463_fu_2616_p2 SOURCE src/conv3.cpp:41 VARIABLE empty_463 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_25_fu_1678_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_25 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1690_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_6_fu_1734_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_6 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_6ns_11_1_1_U494 SOURCE src/conv3.cpp:39 VARIABLE mul_ln39 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_1759_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_1 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_2_fu_2021_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_2 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_3_fu_2303_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_3 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_4_fu_2511_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_4 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_5_fu_2031_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_5 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_6_fu_2176_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_6 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_7_fu_2313_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_7 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_8_fu_2521_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_8 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_9_fu_2622_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_9 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_10_fu_2186_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_10 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_11_fu_2395_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_11 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_12_fu_2568_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_12 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_13_fu_2784_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_13 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_14_fu_2824_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_14 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_15_fu_2405_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_15 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_16_fu_2578_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_16 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_17_fu_2794_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_17 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_18_fu_2864_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_18 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_19_fu_2904_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_19 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_20_fu_2632_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_20 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_21_fu_2834_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_21 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_22_fu_2874_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_22 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_23_fu_2914_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_23 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_24_fu_2924_p2 SOURCE src/conv3.cpp:39 VARIABLE add_ln39_24 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next158_dup_fu_1788_p2 SOURCE src/conv3.cpp:39 VARIABLE indvars_iv_next158_dup LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_7_fu_1820_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_7 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_8_fu_1850_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_8 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next158_mid1_fu_2203_p2 SOURCE src/conv3.cpp:39 VARIABLE indvars_iv_next158_mid1 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_9_fu_2219_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_9 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_10_fu_2248_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_10 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_2422_p2 SOURCE src/conv3.cpp:39 VARIABLE p_mid1 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_11_fu_2438_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_11 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_12_fu_2467_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_12 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_13_fu_2675_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_13 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_14_fu_2704_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_14 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid123_fu_2710_p2 SOURCE src/conv3.cpp:41 VARIABLE p_mid123 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_15_fu_2727_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_15 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_16_fu_2756_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_16 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_1870_p2 SOURCE src/conv3.cpp:43 VARIABLE add_ln43 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_17_fu_1888_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_17 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_18_fu_2254_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_18 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_19_fu_2473_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_19 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_20_fu_2762_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_20 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_21_fu_2844_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_21 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_1908_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_3090_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_22_fu_1928_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_22 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_23_fu_1946_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_23 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_24_fu_2265_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_24 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_25_fu_2531_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_25 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_26_fu_2773_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_26 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_27_fu_2884_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_27 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_2047_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_1 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_2_fu_2052_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_2 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_3_fu_3108_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_3 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_28_fu_2092_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_28 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_29_fu_2323_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_29 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_30_fu_2541_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_30 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_31_fu_2804_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_31 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_32_fu_2894_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_32 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U496 SOURCE src/conv3.cpp:56 VARIABLE mul_ln56 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_4_fu_2121_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_4 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_5_fu_1964_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_5 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_33_fu_2132_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_33 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_34_fu_2149_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_34 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_35_fu_2484_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_35 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_36_fu_2588_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_36 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_37_fu_2854_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_37 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_38_fu_2929_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_38 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U499 SOURCE src/conv3.cpp:56 VARIABLE mul_ln56_1 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_2_fu_2333_p2 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_2 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_39_fu_2344_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_39 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_40_fu_2361_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_40 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_41_fu_2598_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_41 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_42_fu_2814_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_42 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_43_fu_2939_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_43 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_44_fu_3013_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_44 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U500 SOURCE src/conv3.cpp:56 VARIABLE mul_ln56_2 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1976_p0 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_3 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_45_fu_2957_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_45 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_46_fu_2968_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_46 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_47_fu_2979_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_47 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_48_fu_3023_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_48 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_49_fu_3027_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_49 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U501 SOURCE src/conv3.cpp:56 VARIABLE mul_ln56_3 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_2165_p0 SOURCE src/conv3.cpp:54 VARIABLE add_ln54_4 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_50_fu_2993_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_50 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_51_fu_3031_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_51 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_52_fu_3041_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_52 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_53_fu_3045_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_53 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_54_fu_3049_p2 SOURCE src/conv3.cpp:56 VARIABLE add_ln56_54 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U502 SOURCE src/conv3.cpp:56 VARIABLE mul_ln56_4 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_1982_p2 SOURCE src/conv3.cpp:41 VARIABLE add_ln41 LOOP IN_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 5 BRAM 0 URAM 0}} conv3_Pipeline_RELU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_139_p2 SOURCE src/conv3.cpp:139 VARIABLE add_ln139 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_140_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_RELU1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_139_p2 SOURCE src/conv3.cpp:139 VARIABLE add_ln139 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_140_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_CLEARW {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_102_p2 SOURCE src/conv3.cpp:74 VARIABLE add_ln74 LOOP CLEARW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_CLEARW2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_102_p2 SOURCE src/conv3.cpp:74 VARIABLE add_ln74 LOOP CLEARW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_CLEARW3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_102_p2 SOURCE src/conv3.cpp:74 VARIABLE add_ln74 LOOP CLEARW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_369_p2 SOURCE src/conv3.cpp:139 VARIABLE add_ln139 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln139_fu_398_p2 SOURCE src/conv3.cpp:139 VARIABLE sub_ln139 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_1_fu_408_p2 SOURCE src/conv3.cpp:139 VARIABLE add_ln139_1 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_2_fu_433_p2 SOURCE src/conv3.cpp:139 VARIABLE add_ln139_2 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln139_1_fu_462_p2 SOURCE src/conv3.cpp:139 VARIABLE sub_ln139_1 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_3_fu_472_p2 SOURCE src/conv3.cpp:139 VARIABLE add_ln139_3 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_501_p2 SOURCE src/conv3.cpp:136 VARIABLE add_ln136 LOOP EXPORTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_523_p2 SOURCE src/conv3.cpp:72 VARIABLE add_ln72 LOOP CLEARH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_1_fu_530_p2 SOURCE src/conv3.cpp:72 VARIABLE add_ln72_1 LOOP CLEARH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_2_fu_542_p2 SOURCE src/conv3.cpp:72 VARIABLE add_ln72_2 LOOP CLEARH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_548_p2 SOURCE src/conv3.cpp:32 VARIABLE add_ln32 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_U SOURCE {} VARIABLE conv3_float_255_255_float_32_5_5_float_float_255_255_i_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 72 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv3_float_255_255_float_32_5_5_float_float_255_255_i_U SOURCE {} VARIABLE conv3_float_255_255_float_32_5_5_float_float_255_255_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 72 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buffer_0_U SOURCE {} VARIABLE weight_buffer_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_U SOURCE src/conv3.cpp:19 VARIABLE conv3_float_255_255_float_32_5_5_float_float_255_255_o_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME conv3_float_255_255_float_32_5_5_float_float_255_255_o_U SOURCE src/conv3.cpp:19 VARIABLE conv3_float_255_255_float_32_5_5_float_float_255_255_o LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 6 BRAM 150 URAM 0}} srcnn {AREA {DSP 64 BRAM 609 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 10.184 seconds; current allocated memory: 436.723 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
Execute       syn_report -model srcnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.79 MHz
Command     autosyn done; 147.963 sec.
Command   csynth_design done; 1493.57 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1435 seconds. CPU system time: 19 seconds. Elapsed time: 1493.57 seconds; current allocated memory: 344.512 MB.
Command ap_source done; 1494.56 sec.
Execute cleanup_all 
Command cleanup_all done; 0.176 sec.
