<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <link href="/kxreader/Content/css/detail?v=qX2z2KjRAEyQiNfAbKtl7dLnsqFoQ5Jdw3TZfDf0n1k1" rel="stylesheet"/>

    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>
</head>

<body>
    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637133864308537500%26DBCODE%3dCJFD%26TABLEName%3dCJFDLAST2019%26FileName%3dWXYJ201907006%26RESULT%3d1%26SIGN%3dJ%252b55bjG4t0VMQ753SFYB5G4Zyhg%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201907006&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201907006&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>

    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201907006&amp;v=MjQ2NDVMT2VaZVZ1RnluaFVidkxNalhTWkxHNEg5ak1xSTlGWW9RS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVI=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#1" data-title="1 引言 ">1 引言</a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#6" data-title="2 降低翻转率编码技术和AES算法电路实现 ">2 降低翻转率编码技术和AES算法电路实现</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#7" data-title="2.1 降低翻转率编码技术">2.1 降低翻转率编码技术</a></li>
                                                <li><a href="#13" data-title="2.2 AES算法电路实现">2.2 AES算法电路实现</a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#20" data-title="3 基于BI编码的改进型AES加密电路 ">3 基于BI编码的改进型AES加密电路</a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#27" data-title="4 仿真结果及分析 ">4 仿真结果及分析</a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#37" data-title="5 结束语 ">5 结束语</a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#12" data-title="图1 BI编码电路应用">图1 BI编码电路应用</a></li>
                                                <li><a href="#22" data-title="图2 一种基本AES硬件设计架构">图2 一种基本AES硬件设计架构</a></li>
                                                <li><a href="#24" data-title="图3 采用BI编码的改进型AES硬件设计架构">图3 采用BI编码的改进型AES硬件设计架构</a></li>
                                                <li><a href="#25" data-title="图4 Bus＿Invert＿Encode电路结构图">图4 Bus＿Invert＿Encode电路结构图</a></li>
                                                <li><a href="#26" data-title="图5 Bus＿Invert＿Decode电路结构图">图5 Bus＿Invert＿Decode电路结构图</a></li>
                                                <li><a href="#31" data-title="表1 各子模块每周期内平均翻转率">表1 各子模块每周期内平均翻转率</a></li>
                                                <li><a href="#33" data-title="图6 电路主要模块翻转率">图6 电路主要模块翻转率</a></li>
                                                <li><a href="#35" data-title="表2 电路动态功耗、静态功耗及总功耗表">表2 电路动态功耗、静态功耗及总功耗表</a></li>
                                                <li><a href="#36" data-title="图7 电路动态功耗、静态功耗及总功耗柱状图">图7 电路动态功耗、静态功耗及总功耗柱状图</a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="39">


                                    <a id="bibliography_1" title="FLETCHER R J.Integrated circuit having outputs configured forreducedstate changes:U.S.Patent4667337[P].1987-5-19." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Integrated circuit having outputs configured forreducedstate changes">
                                        <b>[1]</b>
                                        FLETCHER R J.Integrated circuit having outputs configured forreducedstate changes:U.S.Patent4667337[P].1987-5-19.
                                    </a>
                                </li>
                                <li id="41">


                                    <a id="bibliography_2" title="NIST.FIPS PUBS 197.Advanced Encryption Standard (AES) [S].America:National Institute of Standards and Technology, 2001." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Advanced Encryption Standard (AES)">
                                        <b>[2]</b>
                                        NIST.FIPS PUBS 197.Advanced Encryption Standard (AES) [S].America:National Institute of Standards and Technology, 2001.
                                    </a>
                                </li>
                                <li id="43">


                                    <a id="bibliography_3" title="BERTONI G, MACCHETTI M, NEGRI L, et al.Power-efficient ASIC synthesis of cryptographic sboxes[C]//Acm Great Lakes Symposium on VLSI.Boston:ACM, 2004:277-281." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Power efficient ASIC Synthesis of Cryptographic S-boxes">
                                        <b>[3]</b>
                                        BERTONI G, MACCHETTI M, NEGRI L, et al.Power-efficient ASIC synthesis of cryptographic sboxes[C]//Acm Great Lakes Symposium on VLSI.Boston:ACM, 2004:277-281.
                                    </a>
                                </li>
                                <li id="45">


                                    <a id="bibliography_4" title="ZHANG J Y, ZUO Q H, ZHANG T B.Reducing the power consumption of the AES S-Box by SSC[C]//International Conference on Wireless Communications, Networking and Mobile Computing.Shanghai:IEEE, 2007:2226-2229." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Reducing the power consumption of the AES S-Box by SSC">
                                        <b>[4]</b>
                                        ZHANG J Y, ZUO Q H, ZHANG T B.Reducing the power consumption of the AES S-Box by SSC[C]//International Conference on Wireless Communications, Networking and Mobile Computing.Shanghai:IEEE, 2007:2226-2229.
                                    </a>
                                </li>
                                <li id="47">


                                    <a id="bibliography_5" title="MEHTA H, OWENS R M, IRWIN M J.Some issues in gray code addressing[C]//Proceedings of the Sixth Great Lakes Symposium on VLSI.Ames:IEEE, 1996:178-181." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Some issues in Gray Code addressing">
                                        <b>[5]</b>
                                        MEHTA H, OWENS R M, IRWIN M J.Some issues in gray code addressing[C]//Proceedings of the Sixth Great Lakes Symposium on VLSI.Ames:IEEE, 1996:178-181.
                                    </a>
                                </li>
                                <li id="49">


                                    <a id="bibliography_6" title="GOLSON S.One-hot state machine design for FPGAs[C]//Proc.3rdAnnual PLD Design Conference&amp;amp;Exhibit, 1993:1.1.3.B." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=One-hot state machine design for FPGAs">
                                        <b>[6]</b>
                                        GOLSON S.One-hot state machine design for FPGAs[C]//Proc.3rdAnnual PLD Design Conference&amp;amp;Exhibit, 1993:1.1.3.B.
                                    </a>
                                </li>
                                <li id="51">


                                    <a id="bibliography_7" title="CHOI H S, CHOI J H, KIM J T.Low-Power AESdesign using parallel architecture[C]//2008International Conference on Convergence&amp;amp;Hybrid Information Technology.Daejeon:IEEE, 2008:413-416." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Low-Power AESdesign using parallel architecture">
                                        <b>[7]</b>
                                        CHOI H S, CHOI J H, KIM J T.Low-Power AESdesign using parallel architecture[C]//2008International Conference on Convergence&amp;amp;Hybrid Information Technology.Daejeon:IEEE, 2008:413-416.
                                    </a>
                                </li>
                                <li id="53">


                                    <a id="bibliography_8" title="HESHAM S, ABD EL GHANY M A, HOFMANNK.High throughput architecture for the advanced encryption standard algorithm[C]//17th International Symposium on Design&amp;amp;Diagnostics of Electronic Circuits&amp;amp;Systems.Warsaw:IEEE, 2014:167-170." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=High throughput architecture for the Advanced Encryption Standard Algorithm">
                                        <b>[8]</b>
                                        HESHAM S, ABD EL GHANY M A, HOFMANNK.High throughput architecture for the advanced encryption standard algorithm[C]//17th International Symposium on Design&amp;amp;Diagnostics of Electronic Circuits&amp;amp;Systems.Warsaw:IEEE, 2014:167-170.
                                    </a>
                                </li>
                                <li id="55">


                                    <a id="bibliography_9" title="BUI D H, PUSCHINI D, BACLES-MIN S, et al.Ultra low-power and low-energy 32-bit datapath AES architecture for IoT applications[C]//2016International Conference on IC Design and Technology (ICICDT) .Ho Chi Minh City:IEEE, 2016:1-4." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Ultra low-power and low-energy 32-bit datapath AES architecture for IoT applications">
                                        <b>[9]</b>
                                        BUI D H, PUSCHINI D, BACLES-MIN S, et al.Ultra low-power and low-energy 32-bit datapath AES architecture for IoT applications[C]//2016International Conference on IC Design and Technology (ICICDT) .Ho Chi Minh City:IEEE, 2016:1-4.
                                    </a>
                                </li>
                                <li id="57">


                                    <a id="bibliography_10" title="HAGHIGHIZADEH F, ATTARZADEH H, SHAR-IFKHANI M.A compact 8-Bit AES crypto-processor[C]//2010Second International Conference on Computer&amp;amp;Network Technology.Bangkok:IEEE, 2010:71-75." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A compact 8-bit AES crypto-processor">
                                        <b>[10]</b>
                                        HAGHIGHIZADEH F, ATTARZADEH H, SHAR-IFKHANI M.A compact 8-Bit AES crypto-processor[C]//2010Second International Conference on Computer&amp;amp;Network Technology.Bangkok:IEEE, 2010:71-75.
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">



        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=WXYJ" target="_blank">微电子学与计算机</a>
                2019,36(07),27-31             </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm">基于Bus-Invert编码的低功耗AES加密电路设计</span>
                                    </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E6%9D%8E%E5%87%AF%E5%88%A9&amp;code=42157104&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">李凯利</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%BC%A0%E5%8D%AB%E8%88%AA&amp;code=42157105&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">张卫航</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E9%83%AD%E6%A1%82%E8%89%AF&amp;code=42157106&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">郭桂良</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E4%B8%AD%E5%9B%BD%E7%A7%91%E5%AD%A6%E9%99%A2%E5%A4%A7%E5%AD%A6%E5%BE%AE%E7%94%B5%E5%AD%90%E5%AD%A6%E9%99%A2&amp;code=1698842&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">中国科学院大学微电子学院</a>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E4%B8%AD%E8%8A%AF%E5%9B%BD%E9%99%85%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF%E5%88%B6%E9%80%A0%E6%9C%89%E9%99%90%E5%85%AC%E5%8F%B8&amp;code=1502977&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">中芯国际集成电路制造有限公司</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>随着无线设备的广泛应用, 半导体应用市场对低功耗加密电路提出了更高的要求.降低功耗可以延长无线设备的工作时间以及待机时间, 而加密电路能够保障数据传输的安全性.在低功耗设计方法中, 通过对信号编码来降低信号翻转率具有重要的研究意义.BI (Bus-Invert) 编码技术可以降低随机信号的翻转率, 在AES加密电路中引入BI编码技术, 对电路输入数据BI编码, 可得到一种改进型的低功耗AES加密电路.经验证, 与原电路相比, 改进型电路的ShiftRow、MixColumn、SubByte、KeyExpansion各子模块每周期内的平均翻转率分别降低了68%、42%、50%、46%, 动态功耗降低了36.4%.</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=Bus-Invert%E7%BC%96%E7%A0%81&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">Bus-Invert编码;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E4%BD%8E%E7%BF%BB%E8%BD%AC%E7%8E%87&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">低翻转率;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E4%BD%8E%E5%8A%9F%E8%80%97&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">低功耗;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=AES%E5%8A%A0%E5%AF%86%E7%94%B5%E8%B7%AF&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">AES加密电路;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    李凯利 男, (1993-) , 硕士研究生.研究方向为低功耗数字电路设计.E-mail:hi_likaili@163.com.;
                                </span>
                                <span>
                                    张卫航 男, (1981-) , 硕士.研究方向为低功耗SoC设计.;
                                </span>
                                <span>
                                    郭桂良 男, (1981-) , 博士, 副研究员.研究方向为模拟/射频集成电路设计.;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2018-09-20</p>

            </div>
                    <h1>Design of low power AES encryption circuit based on Bus-Invert coding</h1>
                    <h2>
                    <span>LI Kai-li</span>
                    <span>ZHANG Wei-hang</span>
                    <span>GUO Gui-liang</span>
            </h2>
                    <h2>
                    <span>School of Microelectronics, University of Chinese Academy of Science (UCAS)</span>
                    <span>Semiconductor Manufacturing International Corporation (SMIC)</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>With the widespread use of wireless devices, the semiconductor application market has placed higher demands on low-power encryption circuits.Reducing power consumption can extend the operating time and standby time of wireless devices, while encryption circuits ensure data transmission security.In the low-power design method, it is of great research significance to reduce the signal toggle rate by coding the signal.BI (Bus-Invert) [1]coding technology can reduce the toggle rate of random signals.By introducing BI coding technology in AES encryption circuit and encoding input data, an improved low-power AES encryption circuit can be obtained.It is verified that compared with the original circuit, the average toggle rate of the ShiftRow, MixColumn, SubByte, and KeyExpansion sub-modules of the improved circuit is reduced by 68%, 42%, 50%, and 46%, respectively, and the dynamic power consumption is reduced 36.4%.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=Bus-Invert%20coding&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">Bus-Invert coding;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=reduce%20the%20toggle%20rate&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">reduce the toggle rate;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=low%20power%20consumption&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">low power consumption;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=AES%20encryption%20circuit&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">AES encryption circuit;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2018-09-20</p>
                            </div>


        <!--brief start-->
                        <h3 id="1" name="1" class="anchor-tag">1 引言</h3>
                <div class="p1">
                    <p id="2">随着集成电路制造工艺的发展, 集成电路的集成度和性能飞速提高, 芯片功耗在系统中的影响越来越大.降低功耗不但可以降低芯片的散热和封装成本, 而且可以减少系统故障, 提高系统可靠性.所以低功耗电路设计有着重要的研究意义<citation id="59" type="reference"><link href="39" rel="bibliography" /><sup>[<a class="sup">1</a>]</sup></citation>.</p>
                </div>
                <div class="p1">
                    <p id="3">CMOS电路中的功耗主要有以下四大来源:功能跳变、短路电流、竞争冒险、漏电流.前三种统称为动态功耗 (Dynamic Power) , 是由电路正常工作时信号翻转引起的.漏电流产生的功耗称为静态功耗 (Static Power) , 电路中的功耗由动态功耗和静态功耗组成.动态功耗是由电路中信号翻转引起的, 降低信号的翻转率是降低动态功耗的有效方法, SoC数据总线中常用的BI编码技术可以降低随机数据的翻转率, 将BI编码技术应用到逻辑运算之前, 先对输入数据BI编码, 然后再逻辑运算.AES加密电路的运算逻辑比较复杂, 电路中信号的翻转率比较高, 可以将这一方法用在AES电路中.</p>
                </div>
                <div class="p1">
                    <p id="4">AES加密算法是一种迭代分组加密算法, 具有安全性能高、加密效率高、易于实现、灵活性强等优点, 广泛应用于计算机通信等各个领域.2001年11月, 美国国家标准技术研究所 (National Institute of Standard and Technologies, NIST) 选定Rijndael算法作为新的高级加密标准 (Advanced Encryption Standard, AES) <citation id="60" type="reference"><link href="41" rel="bibliography" /><sup>[<a class="sup">2</a>]</sup></citation>, 用来代替DES加密算法.</p>
                </div>
                <div class="p1">
                    <p id="5">在低功耗AES加密电路设计中, Guido Bertoni等人提出了一种解码 (Decode) -置换 (Permutation) -编码 (Encode) 的SBox硬件架构<citation id="61" type="reference"><link href="43" rel="bibliography" /><sup>[<a class="sup">3</a>]</sup></citation>, 该架构对SBox电路的输入数据One-Hot编码, 达到降低输入数据翻转率的目的.但One-Hot编码后, 会增加输入数据的位宽, 导致置换电路的面积增加.Jinyi Zhang等人采用Sequence-Switch Coding (SSC) 技术对SBox输入数据进行编码<citation id="62" type="reference"><link href="45" rel="bibliography" /><sup>[<a class="sup">4</a>]</sup></citation>, 这种编码方式将SBox电路的输入数据重排次序, 排序后数据的翻转率降低.但编码电路占用的时钟周期较多, 使加密速度变慢.上面提到的两种方法均是对SBox电路输入数据编码, 本文设计了一种新的低功耗AES加密电路, 在AES加密电路之前增加BI编码电路, 对输入数据BI编码, 该方法在保证电路面积和速度性能变化较小的情况下, 可以更加有效地降低输入信号的翻转率.</p>
                </div>
                <h3 id="6" name="6" class="anchor-tag">2 降低翻转率编码技术和AES算法电路实现</h3>
                <h4 class="anchor-tag" id="7" name="7">2.1 降低翻转率编码技术</h4>
                <div class="p1">
                    <p id="8">CMOS电路动态功耗表达式如公式 (1) 所示.</p>
                </div>
                <div class="area_img" id="9">
                            <div class="imgformula">
                                <img class="pFormula" alt="" src="Detail/GetImg?filename=images/WXYJ201907006_00900.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                <p class="formula_seq"></p>
                            </div>

                </div>
                <div class="p1">
                    <p id="10">式中, v<sub>dd</sub>是电源电压;f是系统频率;c<sub>i</sub>是节点i处的负载电容;a<sub>i</sub>是单个周期内信号的翻转率;n是节点个数.由公式 (1) 可知:电路动态功耗和v<sub>dd</sub>、f、, a<sub>i</sub>、c<sub>i</sub>有关, 减小翻转率a<sub>i</sub>可以降低动态功耗.在电路的RTL级可以通过插入门控时钟的方法来减少信号的翻转.在算法级和体系结构级可以通过编码技术来减少信号的翻转, 比如对SoC数据总线上的数据BI编码.地址总线传输的数据有很强的连续性, 可以采用Gray码<citation id="63" type="reference"><link href="47" rel="bibliography" /><sup>[<a class="sup">5</a>]</sup></citation>技术进行编码, 相邻的Gray码只有一位变化, 所以翻转率比较低.在状态机中可以用One-Hot编码<citation id="64" type="reference"><link href="49" rel="bibliography" /><sup>[<a class="sup">6</a>]</sup></citation>技术对状态编码, One-Hot编码后的数据只有1位为高电平, 其余位均为低电平, 每次状态转移有2位信号跳变.</p>
                </div>
                <div class="p1">
                    <p id="11">对于BI编码技术, 如图1 (a) 所示, 数据经BI编码, 然后通过数据总线传输, 在接收端对数据BI译码, 得到原始数据.如果将这种编码方式用在图1 (b) 所示的电路中, 先对数据进行BI编码, 编码后的数据进行逻辑运算, 最后将运算结果译码, 并不能得到期望的输出结果 (数据未经BI编码直接逻辑运算得到的结果) .但是对于加密电路而言, 如图1 (c) 所示, 原文经BI编码后, 通过AES加密电路得到密文, 此密文与只进行AES加密 (不加BI编码模块) 得到的结果不同, 但密文经过AES解密电路和BI译码电路可以得到原文.针对这一特点, 可以将BI编码技术用在AES加密电路中.</p>
                </div>
                <div class="area_img" id="12">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201907006_01200.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 BI编码电路应用" src="Detail/GetImg?filename=images/WXYJ201907006_01200.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图1 BI编码电路应用  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201907006_01200.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="13" name="13">2.2 AES算法电路实现</h4>
                <div class="p1">
                    <p id="14">AES电路多采用并行结构和流水线结构, Hyun Suk Choi等人提出了一种低功耗的AES并行电路结构<citation id="65" type="reference"><link href="51" rel="bibliography" /><sup>[<a class="sup">7</a>]</sup></citation>, 该结构有两个加密块同时进行加密操作, 使得数据吞吐量增加一倍, 相对于非并行结构的电路, 在数据处理速度相同的情况下, 并行结构电路的时钟频率可以降为原来的一半, 供电电压也可以降低, 从而降低电路功耗.而Salma Hesham等人提出了一种流水线结构的电路<citation id="66" type="reference"><link href="53" rel="bibliography" /><sup>[<a class="sup">8</a>]</sup></citation>, 通过在加密主电路和密钥扩展电路中插入三级流水线寄存器, 同样可以提高数据处理速度, 并且在满足数据处理速度的基础上降低频率和供电电压.此外, 许多研究人员提出了新的硬件结构.从原来的128位结构的AES电路, 发展出了32位<citation id="67" type="reference"><link href="55" rel="bibliography" /><sup>[<a class="sup">9</a>]</sup></citation>、16位、8位<citation id="68" type="reference"><link href="57" rel="bibliography" /><sup>[<a class="sup">10</a>]</sup></citation>结构的电路, 这些结构下的电路面积变小, 功耗变低, 但数据处理速度变慢.在AES电路中, SubByte运算是唯一的非线性运算, 其电路设计比较复杂, 并且占用较多的硬件资源, 所以SBox电路是AES电路低功耗设计的热点<citation id="69" type="reference"><link href="43" rel="bibliography" /><link href="45" rel="bibliography" /><sup>[<a class="sup">3</a>,<a class="sup">4</a>]</sup></citation>.</p>
                </div>
                <div class="p1">
                    <p id="15">一种基本的AES加密电路硬件架构如图2所示:第0轮时, 原文或密文经数据选择器MUX1输入到寄存器DataReg中, 并且先与UserKey异或.第1-10轮操作时, 每轮可分为3步完成:</p>
                </div>
                <div class="p1">
                    <p id="16"> (1) 将DataReg中数据送入到SubByte/InvSubByte模块进行字节置换或者字节置换逆运算操作;</p>
                </div>
                <div class="p1">
                    <p id="17"> (2) 通过选择器MUX2模块将进行加密或者解密的数据送入到ShiftRow/InvShiftRow模块来完成行移位或者行移位逆运算操作;</p>
                </div>
                <div class="p1">
                    <p id="18"> (3) 将得到的数据通过选择器MUX3输出到MixColumn/InvMixColumn模块, 若此时进行的是加密操作, 并且不是最后一轮操作, 那么MUX3中输出的数据首先与轮密钥RoundKey异或, 然后进入MixColumn模块完成列混合运算, 最后将结果通过选择器MUX4和MUX5输出;若此时进行的是解密操作, 并且不是最后一轮操作, 那么MUX3中的数据首先输入到InvMixColumn模块完成列混合逆运算, 然后将得到的结果与RoundKey异或, 异或后的结果通过选择器MUX4和MUX5输出;若此时进行的是最后一轮的加密或者解密操作, 那么MUX3中输出的数据先与RoundKey异或, 然后经选择器MUX5输出.</p>
                </div>
                <div class="p1">
                    <p id="19">AES加密时1-9轮进行周期性的运算, 第十轮运算仅仅少了MixColumn操作.为了减小芯片的面积和功耗, 采用数据依次经过SubByte、ShiftRow、MixColumn等模块的逻辑复用结构, 数据输出作为下一轮的数据输入进行循环迭代运算.</p>
                </div>
                <h3 id="20" name="20" class="anchor-tag">3 基于BI编码的改进型AES加密电路</h3>
                <div class="p1">
                    <p id="21">对于无线传感器网络和物联网的一些终端设备, 采集到的数据可能会只进行加密处理, 数据的解密在一些专门的数据处理中心 (如服务器) 上完成, 所以在这些场景中可以只对加密电路做低功耗设计.本文设计了一种低功耗AES加密电路, 有效降低了数据加密时的功耗, 如图3所示, 在AES每一轮数据运算时, 先对输入的数据BI编码, 其编码方式是:计算输入数据当前码字和前一个码字之间的汉明距离, 然后将求得的汉明距离与设定的阈值 (输入数据位宽的一半) 相比较, 若两个码字之间的汉明距离大于所设定的阈值, 则将输入的数据按位取反, 这样两个码字之间的汉明距离就会小于所设定的阈值, 从而降低了输入信号的翻转.输出数据的同时输出一位标志位C, 若输入信号进行了取反操作, 则标志位置为1, 否则标志位置为0.在解码时由标志位来决定是否对解码输入信号进行取反操作.</p>
                </div>
                <div class="area_img" id="22">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201907006_02200.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 一种基本AES硬件设计架构" src="Detail/GetImg?filename=images/WXYJ201907006_02200.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图2 一种基本AES硬件设计架构  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201907006_02200.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="23">改进型AES加密电路 (如图3所示) 是在图2电路的基础上增加了BIE (Bus＿Invert＿Encode) 模块和BID (Bus＿Invert＿Decode) 模块.如果是加密操作, 选择器MUX2会将经BIE模块运算过的数据寄存到Datareg中, 如果是解密操作, 选择器MUX2选择MUX1中的数据寄存到DataReg中.同时, 在每轮运算的最后, 增加一个BID模块和一个MUX7模块, 当进行加密操作时, 选择器MUX7选择MUX6中的数据作为输出, 当进行解密操作时, 选择器MUX7选择经BID模块运算过的数据作为输出.其中BIE和BID模块的电路结构如图4和图5所示:BIE模块首先将Data＿In输入到寄存器Data＿Reg之中, 然后将Data＿Reg中的数据和下一个时钟周期要输入的数据按位异或, 对于这两组数据, 如果数据对应的某一位相同, 则异或之后为0, 若数据对应的某一位不同, 则异或之后为1, 下一步将异或结果求和, 求和结果正是两组数据间的汉明距离.第四步进行逻辑判断, 若求和结果大于所设定的阈值, 则下一个周期要输入到BIE模块的数据按位取反, 标志位C置1, 若求和结果小于或等于所设定的阈值, 则下一个周期要输入到BIE模块的数据不做任何处理, 标志位C置0.对于BID模块, 首先将输入Data＿In和标志位C输入到寄存器Data＿Reg中, 第二步判断C的值是否为1, 若C的值为1, 则将Data＿Reg中的数据按位取反输出, 若C的值为0, 则将Data＿Reg中的数据直接输出.</p>
                </div>
                <div class="area_img" id="24">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201907006_02400.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 采用BI编码的改进型AES硬件设计架构" src="Detail/GetImg?filename=images/WXYJ201907006_02400.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图3 采用BI编码的改进型AES硬件设计架构  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201907006_02400.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="25">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201907006_02500.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图4 Bus＿Invert＿Encode电路结构图" src="Detail/GetImg?filename=images/WXYJ201907006_02500.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图4 Bus＿Invert＿Encode电路结构图  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201907006_02500.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="26">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201907006_02600.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图5 Bus＿Invert＿Decode电路结构图" src="Detail/GetImg?filename=images/WXYJ201907006_02600.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图5 Bus＿Invert＿Decode电路结构图  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201907006_02600.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h3 id="27" name="27" class="anchor-tag">4 仿真结果及分析</h3>
                <div class="p1">
                    <p id="28">对于改进型电路和未改进的AES电路, 先用Verilog编写RTL代码, 然后用Synopsys公司的Design Compiler工具综合成门级电路, 在Design Compiler Topographical式下提取时序、寄生参数等信息, 用Synopsys公司vcs工具对网表仿真, 提取出翻转率信息.然后用PrimeTime PX工具在Time＿Based模式下生成功耗信息.</p>
                </div>
                <div class="p1">
                    <p id="29">未改进电路和改进型电路各子模块每周期内的平均翻转率如表1所示.每周期内的平均翻转率由公式 (2) 表示, 平均翻转率等于每周期内跳变信号的个数与信号总数的比值, 信号的平均翻转率可以表示出信号的跳变程度.</p>
                </div>
                <div class="area_img" id="30">
                            <div class="imgformula">
                                <img class="pFormula" alt="" src="Detail/GetImg?filename=images/WXYJ201907006_03000.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                <p class="formula_seq"></p>
                            </div>

                </div>
                <div class="area_img" id="31">
                                            <p class="img_tit">
                                                表1 各子模块每周期内平均翻转率
                                                
                                                &nbsp;&nbsp;
                                                <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201907006_03100.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a>
                                                <a class="table downimg" data-tablename="Detail/GetImg?filename=images/WXYJ201907006_03100.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">下载原表</a>
                                            </p>
                                    <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201907006_03100.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <img alt="表1 各子模块每周期内平均翻转率" src="Detail/GetImg?filename=images/WXYJ201907006_03100.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                    </a>

                </div>
                <div class="p1">
                    <p id="32">图6是表1中数据对应的柱状图, 从柱状图中可以更加直观地看到, 相对于未改进的电路, 改进型电路中ShiftRow、MixColumn、SubByte、KeyExpansion等模块的平均翻转率明显降低了.改进型电路中的ShiftRow、MixColumn、SubByte、KeyExpansion各子模块每周期内的平均翻转率分别降低了68%、42%、50%、46%.</p>
                </div>
                <div class="area_img" id="33">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201907006_03300.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图6 电路主要模块翻转率" src="Detail/GetImg?filename=images/WXYJ201907006_03300.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图6 电路主要模块翻转率  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201907006_03300.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="34">动态功耗与翻转率有关, 降低信号翻转率, 电路功耗也应该随之降低.表2中展示了未改进电路和改进型电路Internal Power、Switching Power、Leakage Power、Total Power的值.Internal Power为短路功耗, 即PMOS和NMOS同时导通时的功耗.Switching Power为开关功耗.Leakage Power为漏电功耗.动态功耗 (Dynamic Power) 等于短路功耗 (Internal Power) 与开关功耗 (Switching Power) 之和.图7是表2对应的功耗柱状图, 从中可以直观地看到电路中的功耗主要是短路功耗和开关功耗.改进型电路中短路功耗和开关功耗都有所下降, 改进后电路的短路功耗和开关功耗相较于未改进电路分别降低了31.3%, 43.6%, 动态功耗降低了36.4%, 而漏电功耗所占比重较小, 只是略微变高.所以本文提到的改进型AES加密电路达到了降低动态功耗的目的.</p>
                </div>
                <div class="area_img" id="35">
                                            <p class="img_tit">
                                                表2 电路动态功耗、静态功耗及总功耗表
                                                
                                                &nbsp;&nbsp;
                                                <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201907006_03500.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a>
                                                <a class="table downimg" data-tablename="Detail/GetImg?filename=images/WXYJ201907006_03500.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">下载原表</a>
                                            </p>
                                    <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201907006_03500.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <img alt="表2 电路动态功耗、静态功耗及总功耗表" src="Detail/GetImg?filename=images/WXYJ201907006_03500.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                    </a>

                </div>
                <div class="area_img" id="36">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201907006_03600.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图7 电路动态功耗、静态功耗及总功耗柱状图" src="Detail/GetImg?filename=images/WXYJ201907006_03600.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图7 电路动态功耗、静态功耗及总功耗柱状图  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201907006_03600.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h3 id="37" name="37" class="anchor-tag">5 结束语</h3>
                <div class="p1">
                    <p id="38">利用BI编码技术可以降低信号翻转率, 本文提出了一种改进型的低功耗AES加密电路, 在AES电路中加入BI编码电路, 每轮加密操作之前先对输入数据编码, 然后再对编码后数据加密.编码后数据翻转率降低, 使得加密电路的动态功耗降低.从仿真结果可知, AES加密电路的动态功耗占了很大的比重.与原电路相比, 改进型电路中的ShiftRow、MixColumn、SubByte、KeyExpansion各子模块每周期内的平均翻转率分别降低了68%、42%、50%、46%, 动态功耗降低了36.4%电路以牺牲较小的面积和速度性能为代价, 换取了动态功耗的显著降低.</p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="39">
                            <a id="bibliography_1" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Integrated circuit having outputs configured forreducedstate changes">

                                <b>[1]</b>FLETCHER R J.Integrated circuit having outputs configured forreducedstate changes:U.S.Patent4667337[P].1987-5-19.
                            </a>
                        </p>
                        <p id="41">
                            <a id="bibliography_2" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Advanced Encryption Standard (AES)">

                                <b>[2]</b>NIST.FIPS PUBS 197.Advanced Encryption Standard (AES) [S].America:National Institute of Standards and Technology, 2001.
                            </a>
                        </p>
                        <p id="43">
                            <a id="bibliography_3" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Power efficient ASIC Synthesis of Cryptographic S-boxes">

                                <b>[3]</b>BERTONI G, MACCHETTI M, NEGRI L, et al.Power-efficient ASIC synthesis of cryptographic sboxes[C]//Acm Great Lakes Symposium on VLSI.Boston:ACM, 2004:277-281.
                            </a>
                        </p>
                        <p id="45">
                            <a id="bibliography_4" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Reducing the power consumption of the AES S-Box by SSC">

                                <b>[4]</b>ZHANG J Y, ZUO Q H, ZHANG T B.Reducing the power consumption of the AES S-Box by SSC[C]//International Conference on Wireless Communications, Networking and Mobile Computing.Shanghai:IEEE, 2007:2226-2229.
                            </a>
                        </p>
                        <p id="47">
                            <a id="bibliography_5" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Some issues in Gray Code addressing">

                                <b>[5]</b>MEHTA H, OWENS R M, IRWIN M J.Some issues in gray code addressing[C]//Proceedings of the Sixth Great Lakes Symposium on VLSI.Ames:IEEE, 1996:178-181.
                            </a>
                        </p>
                        <p id="49">
                            <a id="bibliography_6" target="_blank" href="http://scholar.cnki.net/result.aspx?q=One-hot state machine design for FPGAs">

                                <b>[6]</b>GOLSON S.One-hot state machine design for FPGAs[C]//Proc.3rdAnnual PLD Design Conference&amp;Exhibit, 1993:1.1.3.B.
                            </a>
                        </p>
                        <p id="51">
                            <a id="bibliography_7" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Low-Power AESdesign using parallel architecture">

                                <b>[7]</b>CHOI H S, CHOI J H, KIM J T.Low-Power AESdesign using parallel architecture[C]//2008International Conference on Convergence&amp;Hybrid Information Technology.Daejeon:IEEE, 2008:413-416.
                            </a>
                        </p>
                        <p id="53">
                            <a id="bibliography_8" target="_blank" href="http://scholar.cnki.net/result.aspx?q=High throughput architecture for the Advanced Encryption Standard Algorithm">

                                <b>[8]</b>HESHAM S, ABD EL GHANY M A, HOFMANNK.High throughput architecture for the advanced encryption standard algorithm[C]//17th International Symposium on Design&amp;Diagnostics of Electronic Circuits&amp;Systems.Warsaw:IEEE, 2014:167-170.
                            </a>
                        </p>
                        <p id="55">
                            <a id="bibliography_9" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Ultra low-power and low-energy 32-bit datapath AES architecture for IoT applications">

                                <b>[9]</b>BUI D H, PUSCHINI D, BACLES-MIN S, et al.Ultra low-power and low-energy 32-bit datapath AES architecture for IoT applications[C]//2016International Conference on IC Design and Technology (ICICDT) .Ho Chi Minh City:IEEE, 2016:1-4.
                            </a>
                        </p>
                        <p id="57">
                            <a id="bibliography_10" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A compact 8-bit AES crypto-processor">

                                <b>[10]</b>HAGHIGHIZADEH F, ATTARZADEH H, SHAR-IFKHANI M.A compact 8-Bit AES crypto-processor[C]//2010Second International Conference on Computer&amp;Network Technology.Bangkok:IEEE, 2010:71-75.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="WXYJ201907006" />
        <input id="dpi" type="hidden" value="300" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>

    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201907006&amp;v=MjQ2NDVMT2VaZVZ1RnluaFVidkxNalhTWkxHNEg5ak1xSTlGWW9RS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVI=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="1" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>

</body>
</html>
