{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711051101213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711051101213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 20:58:21 2024 " "Processing started: Thu Mar 21 20:58:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711051101213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711051101213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711051101213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711051101362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711051101362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bit_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2bit_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2bit_4to1-Behavior " "Found design unit 1: mux_2bit_4to1-Behavior" {  } { { "mux_2bit_4to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/mux_2bit_4to1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106009 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2bit_4to1 " "Found entity 1: mux_2bit_4to1" {  } { { "mux_2bit_4to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/mux_2bit_4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051106009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1bit_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1bit_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1bit_2to1-Behavior " "Found design unit 1: mux_1bit_2to1-Behavior" {  } { { "mux_1bit_2to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/mux_1bit_2to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106010 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1bit_2to1 " "Found entity 1: mux_1bit_2to1" {  } { { "mux_1bit_2to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/mux_1bit_2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051106010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-Behavior " "Found design unit 1: part1-Behavior" {  } { { "part1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106010 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051106010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-Behavior " "Found design unit 1: part2-Behavior" {  } { { "part2.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106010 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051106010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bit_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2bit_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2bit_2to1-Behavior " "Found design unit 1: mux_2bit_2to1-Behavior" {  } { { "mux_2bit_2to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/mux_2bit_2to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106010 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2bit_2to1 " "Found entity 1: mux_2bit_2to1" {  } { { "mux_2bit_2to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/mux_2bit_2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051106010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3-Behavior " "Found design unit 1: part3-Behavior" {  } { { "part3.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106010 ""} { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051106010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_7seg-Behavior " "Found design unit 1: char_7seg-Behavior" {  } { { "char_7seg.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106011 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_7seg " "Found entity 1: char_7seg" {  } { { "char_7seg.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051106011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part4-Behavior " "Found design unit 1: part4-Behavior" {  } { { "part4.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106011 ""} { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051106011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part5-Behavior " "Found design unit 1: part5-Behavior" {  } { { "part5.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part5.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106011 ""} { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051106011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bit_6to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2bit_6to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2bit_6to1-Behavior " "Found design unit 1: mux_2bit_6to1-Behavior" {  } { { "mux_2bit_6to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/mux_2bit_6to1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106011 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2bit_6to1 " "Found entity 1: mux_2bit_6to1" {  } { { "mux_2bit_6to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/mux_2bit_6to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051106011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part6-Behavior " "Found design unit 1: part6-Behavior" {  } { { "part6.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106011 ""} { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "part6.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051106011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_7seg_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_7seg_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_7seg_3bit-Behavior " "Found design unit 1: char_7seg_3bit-Behavior" {  } { { "char_7seg_3bit.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106012 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_7seg_3bit " "Found entity 1: char_7seg_3bit" {  } { { "char_7seg_3bit.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051106012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051106012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part6 " "Elaborating entity \"part6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711051106030 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 part6.vhd(8) " "VHDL Signal Declaration warning at part6.vhd(8): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "part6.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1711051106030 "|part6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 part6.vhd(9) " "VHDL Signal Declaration warning at part6.vhd(9): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "part6.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1711051106030 "|part6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 part6.vhd(10) " "VHDL Signal Declaration warning at part6.vhd(10): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "part6.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1711051106030 "|part6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 part6.vhd(11) " "VHDL Signal Declaration warning at part6.vhd(11): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "part6.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1711051106030 "|part6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 part6.vhd(12) " "VHDL Signal Declaration warning at part6.vhd(12): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "part6.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1711051106030 "|part6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2bit_6to1 mux_2bit_6to1:mux_seg0 " "Elaborating entity \"mux_2bit_6to1\" for hierarchy \"mux_2bit_6to1:mux_seg0\"" {  } { { "part6.vhd" "mux_seg0" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711051106034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg_3bit char_7seg_3bit:\\gen_segments:0:seg_inst " "Elaborating entity \"char_7seg_3bit\" for hierarchy \"char_7seg_3bit:\\gen_segments:0:seg_inst\"" {  } { { "part6.vhd" "\\gen_segments:0:seg_inst" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711051106035 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[0\] HEX0\[0\] " "Net \"HEX0\[0\]\", which fans out to \"HEX0\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:0:seg_inst\|display\[0\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:0:seg_inst\|display\[0\]\"" {  } { { "char_7seg_3bit.vhd" "display\[0\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:1:seg_inst\|display\[0\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:1:seg_inst\|display\[0\]\"" {  } { { "char_7seg_3bit.vhd" "display\[0\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:2:seg_inst\|display\[0\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:2:seg_inst\|display\[0\]\"" {  } { { "char_7seg_3bit.vhd" "display\[0\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:3:seg_inst\|display\[0\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:3:seg_inst\|display\[0\]\"" {  } { { "char_7seg_3bit.vhd" "display\[0\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:4:seg_inst\|display\[0\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:4:seg_inst\|display\[0\]\"" {  } { { "char_7seg_3bit.vhd" "display\[0\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:5:seg_inst\|display\[0\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:5:seg_inst\|display\[0\]\"" {  } { { "char_7seg_3bit.vhd" "display\[0\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""}  } { { "part6.vhd" "HEX0\[0\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1711051106048 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[1\] HEX0\[1\] " "Net \"HEX0\[1\]\", which fans out to \"HEX0\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:0:seg_inst\|display\[1\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:0:seg_inst\|display\[1\]\"" {  } { { "char_7seg_3bit.vhd" "display\[1\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:1:seg_inst\|display\[1\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:1:seg_inst\|display\[1\]\"" {  } { { "char_7seg_3bit.vhd" "display\[1\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:2:seg_inst\|display\[1\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:2:seg_inst\|display\[1\]\"" {  } { { "char_7seg_3bit.vhd" "display\[1\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:3:seg_inst\|display\[1\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:3:seg_inst\|display\[1\]\"" {  } { { "char_7seg_3bit.vhd" "display\[1\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:4:seg_inst\|display\[1\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:4:seg_inst\|display\[1\]\"" {  } { { "char_7seg_3bit.vhd" "display\[1\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:5:seg_inst\|display\[1\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:5:seg_inst\|display\[1\]\"" {  } { { "char_7seg_3bit.vhd" "display\[1\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""}  } { { "part6.vhd" "HEX0\[1\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1711051106048 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[2\] HEX0\[2\] " "Net \"HEX0\[2\]\", which fans out to \"HEX0\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:0:seg_inst\|display\[2\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:0:seg_inst\|display\[2\]\"" {  } { { "char_7seg_3bit.vhd" "display\[2\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:1:seg_inst\|display\[2\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:1:seg_inst\|display\[2\]\"" {  } { { "char_7seg_3bit.vhd" "display\[2\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:2:seg_inst\|display\[2\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:2:seg_inst\|display\[2\]\"" {  } { { "char_7seg_3bit.vhd" "display\[2\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:3:seg_inst\|display\[2\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:3:seg_inst\|display\[2\]\"" {  } { { "char_7seg_3bit.vhd" "display\[2\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:4:seg_inst\|display\[2\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:4:seg_inst\|display\[2\]\"" {  } { { "char_7seg_3bit.vhd" "display\[2\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:5:seg_inst\|display\[2\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:5:seg_inst\|display\[2\]\"" {  } { { "char_7seg_3bit.vhd" "display\[2\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""}  } { { "part6.vhd" "HEX0\[2\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1711051106048 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[3\] HEX0\[3\] " "Net \"HEX0\[3\]\", which fans out to \"HEX0\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:0:seg_inst\|display\[3\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:0:seg_inst\|display\[3\]\"" {  } { { "char_7seg_3bit.vhd" "display\[3\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:1:seg_inst\|display\[3\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:1:seg_inst\|display\[3\]\"" {  } { { "char_7seg_3bit.vhd" "display\[3\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:2:seg_inst\|display\[3\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:2:seg_inst\|display\[3\]\"" {  } { { "char_7seg_3bit.vhd" "display\[3\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:3:seg_inst\|display\[3\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:3:seg_inst\|display\[3\]\"" {  } { { "char_7seg_3bit.vhd" "display\[3\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:4:seg_inst\|display\[3\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:4:seg_inst\|display\[3\]\"" {  } { { "char_7seg_3bit.vhd" "display\[3\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:5:seg_inst\|display\[3\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:5:seg_inst\|display\[3\]\"" {  } { { "char_7seg_3bit.vhd" "display\[3\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""}  } { { "part6.vhd" "HEX0\[3\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1711051106048 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[4\] HEX0\[4\] " "Net \"HEX0\[4\]\", which fans out to \"HEX0\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:0:seg_inst\|display\[4\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:0:seg_inst\|display\[4\]\"" {  } { { "char_7seg_3bit.vhd" "display\[4\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:1:seg_inst\|display\[4\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:1:seg_inst\|display\[4\]\"" {  } { { "char_7seg_3bit.vhd" "display\[4\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:2:seg_inst\|display\[4\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:2:seg_inst\|display\[4\]\"" {  } { { "char_7seg_3bit.vhd" "display\[4\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:3:seg_inst\|display\[4\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:3:seg_inst\|display\[4\]\"" {  } { { "char_7seg_3bit.vhd" "display\[4\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:4:seg_inst\|display\[4\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:4:seg_inst\|display\[4\]\"" {  } { { "char_7seg_3bit.vhd" "display\[4\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:5:seg_inst\|display\[4\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:5:seg_inst\|display\[4\]\"" {  } { { "char_7seg_3bit.vhd" "display\[4\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106048 ""}  } { { "part6.vhd" "HEX0\[4\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1711051106048 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[5\] HEX0\[5\] " "Net \"HEX0\[5\]\", which fans out to \"HEX0\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:0:seg_inst\|display\[5\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:0:seg_inst\|display\[5\]\"" {  } { { "char_7seg_3bit.vhd" "display\[5\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:1:seg_inst\|display\[5\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:1:seg_inst\|display\[5\]\"" {  } { { "char_7seg_3bit.vhd" "display\[5\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:2:seg_inst\|display\[5\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:2:seg_inst\|display\[5\]\"" {  } { { "char_7seg_3bit.vhd" "display\[5\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:3:seg_inst\|display\[5\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:3:seg_inst\|display\[5\]\"" {  } { { "char_7seg_3bit.vhd" "display\[5\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:4:seg_inst\|display\[5\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:4:seg_inst\|display\[5\]\"" {  } { { "char_7seg_3bit.vhd" "display\[5\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:5:seg_inst\|display\[5\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:5:seg_inst\|display\[5\]\"" {  } { { "char_7seg_3bit.vhd" "display\[5\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106049 ""}  } { { "part6.vhd" "HEX0\[5\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1711051106049 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[6\] HEX0\[6\] " "Net \"HEX0\[6\]\", which fans out to \"HEX0\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:0:seg_inst\|display\[6\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:0:seg_inst\|display\[6\]\"" {  } { { "char_7seg_3bit.vhd" "display\[6\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:1:seg_inst\|display\[6\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:1:seg_inst\|display\[6\]\"" {  } { { "char_7seg_3bit.vhd" "display\[6\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:2:seg_inst\|display\[6\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:2:seg_inst\|display\[6\]\"" {  } { { "char_7seg_3bit.vhd" "display\[6\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:3:seg_inst\|display\[6\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:3:seg_inst\|display\[6\]\"" {  } { { "char_7seg_3bit.vhd" "display\[6\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:4:seg_inst\|display\[6\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:4:seg_inst\|display\[6\]\"" {  } { { "char_7seg_3bit.vhd" "display\[6\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "char_7seg_3bit:\\gen_segments:5:seg_inst\|display\[6\] " "Net is fed by \"char_7seg_3bit:\\gen_segments:5:seg_inst\|display\[6\]\"" {  } { { "char_7seg_3bit.vhd" "display\[6\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1711051106049 ""}  } { { "part6.vhd" "HEX0\[6\]" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1711051106049 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 49 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 49 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "784 " "Peak virtual memory: 784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711051106083 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 21 20:58:26 2024 " "Processing ended: Thu Mar 21 20:58:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711051106083 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711051106083 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711051106083 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711051106083 ""}
