<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>matrixmul</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <TargetInitiationInterval>4294967295</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.972</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>9</Best-caseLatency>
            <Average-caseLatency>9</Average-caseLatency>
            <Worst-caseLatency>9</Worst-caseLatency>
            <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>5</PipelineInitiationInterval>
            <PipelineDepth>10</PipelineDepth>
            <Interval-min>5</Interval-min>
            <Interval-max>5</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../files/matrixmul.cpp:28</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>18</DSP>
            <FF>335</FF>
            <LUT>636</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>matrixmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>matrixmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>matrixmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>matrixmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>matrixmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>matrixmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_Addr_A</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_EN_A</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_WEN_A</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_Din_A</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_Dout_A</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_Clk_A</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_Rst_A</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_Addr_A</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_EN_A</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_WEN_A</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_Din_A</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_Dout_A</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_Clk_A</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_Rst_A</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_2_Addr_A</name>
            <Object>a_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_2_EN_A</name>
            <Object>a_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_2_WEN_A</name>
            <Object>a_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_2_Din_A</name>
            <Object>a_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_2_Dout_A</name>
            <Object>a_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_2_Clk_A</name>
            <Object>a_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_2_Rst_A</name>
            <Object>a_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_Addr_A</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_EN_A</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_WEN_A</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_Din_A</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_Dout_A</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_Clk_A</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_Rst_A</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_Addr_A</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_EN_A</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_WEN_A</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_Din_A</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_Dout_A</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_Clk_A</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_Rst_A</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_2_Addr_A</name>
            <Object>b_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_2_EN_A</name>
            <Object>b_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_2_WEN_A</name>
            <Object>b_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_2_Din_A</name>
            <Object>b_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_2_Dout_A</name>
            <Object>b_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_2_Clk_A</name>
            <Object>b_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_2_Rst_A</name>
            <Object>b_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>res_address0</name>
            <Object>res</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>res_ce0</name>
            <Object>res</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>res_we0</name>
            <Object>res</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>res_d0</name>
            <Object>res</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>res_address1</name>
            <Object>res</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>res_ce1</name>
            <Object>res</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>res_we1</name>
            <Object>res</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>res_d1</name>
            <Object>res</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>matrixmul</ModuleName>
            <BindInstances>mul_8s_8s_16_1_1_U1 mac_muladd_8s_8s_16ns_16_4_1_U12 mac_muladd_8s_8s_16s_16_4_1_U10 mac_muladd_8s_8s_16s_16_4_1_U10 mac_muladd_8s_8s_16ns_16_4_1_U12 mul_8s_8s_16_1_1_U2 mac_muladd_8s_8s_16ns_16_4_1_U13 mac_muladd_8s_8s_16s_16_4_1_U11 mac_muladd_8s_8s_16s_16_4_1_U11 mac_muladd_8s_8s_16ns_16_4_1_U13 mul_8s_8s_16_1_1_U3 mac_muladd_8s_8s_16ns_16_4_1_U16 mac_muladd_8s_8s_16s_16_4_1_U14 mac_muladd_8s_8s_16s_16_4_1_U14 mac_muladd_8s_8s_16ns_16_4_1_U16 mul_8s_8s_16_1_1_U4 mac_muladd_8s_8s_16ns_16_4_1_U17 mac_muladd_8s_8s_16s_16_4_1_U15 mac_muladd_8s_8s_16s_16_4_1_U15 mac_muladd_8s_8s_16ns_16_4_1_U17 mul_8s_8s_16_1_1_U5 mac_muladd_8s_8s_16ns_16_4_1_U20 mac_muladd_8s_8s_16s_16_4_1_U18 mac_muladd_8s_8s_16s_16_4_1_U18 mac_muladd_8s_8s_16ns_16_4_1_U20 mul_8s_8s_16_1_1_U6 mac_muladd_8s_8s_16ns_16_4_1_U21 mac_muladd_8s_8s_16s_16_4_1_U19 mac_muladd_8s_8s_16s_16_4_1_U19 mac_muladd_8s_8s_16ns_16_4_1_U21 mul_8s_8s_16_1_1_U7 mac_muladd_8s_8s_16ns_16_4_1_U24 mac_muladd_8s_8s_16s_16_4_1_U22 mac_muladd_8s_8s_16s_16_4_1_U22 mac_muladd_8s_8s_16ns_16_4_1_U24 mul_8s_8s_16_1_1_U8 mac_muladd_8s_8s_16ns_16_4_1_U25 mac_muladd_8s_8s_16s_16_4_1_U23 mac_muladd_8s_8s_16s_16_4_1_U23 mac_muladd_8s_8s_16ns_16_4_1_U25 mul_8s_8s_16_1_1_U9 mac_muladd_8s_8s_16ns_16_4_1_U27 mac_muladd_8s_8s_16s_16_4_1_U26 mac_muladd_8s_8s_16s_16_4_1_U26 mac_muladd_8s_8s_16ns_16_4_1_U27</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>matrixmul</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.972</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineDepth>10</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../files/matrixmul.cpp:28</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>18</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>335</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>636</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U1" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U12" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U10" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U10" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U12" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U2" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U13" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U11" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U11" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U13" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U3" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U16" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U14" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U14" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U16" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U4" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U17" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U15" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U15" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U17" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U5" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U20" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U18" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U18" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U20" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U6" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U21" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U19" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U19" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U21" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U7" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U24" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U22" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U22" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U24" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U8" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U25" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U23" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U23" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U25" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U9" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U27" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U26" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U26" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16ns_16_4_1_U27" SOURCE="../files/matrixmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim rtl="vhdl" trace_level="all"/>
        <config_csim code_analyzer="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="a" index="0" direction="in" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="a_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="a_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="a_2_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b" index="1" direction="in" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="b_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="b_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="b_2_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="res" index="2" direction="out" srcType="short*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="res_address0" name="res_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="res_ce0" name="res_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="res_we0" name="res_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="res_d0" name="res_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="res_address1" name="res_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="res_ce1" name="res_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="res_we1" name="res_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="res_d1" name="res_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="a_0_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="8" addrWidth="32" portPrefix="a_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">3</busParam>
                <busParam busParamName="MEM_WIDTH">8</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="a_0_Addr_A">ADDR</portMap>
                <portMap portMapName="a_0_EN_A">EN</portMap>
                <portMap portMapName="a_0_WEN_A">WE</portMap>
                <portMap portMapName="a_0_Din_A">DIN</portMap>
                <portMap portMapName="a_0_Dout_A">DOUT</portMap>
                <portMap portMapName="a_0_Clk_A">CLK</portMap>
                <portMap portMapName="a_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>a_0_Addr_A</port>
                <port>a_0_Clk_A</port>
                <port>a_0_Din_A</port>
                <port>a_0_Dout_A</port>
                <port>a_0_EN_A</port>
                <port>a_0_Rst_A</port>
                <port>a_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_storage="666" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_1_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="8" addrWidth="32" portPrefix="a_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">3</busParam>
                <busParam busParamName="MEM_WIDTH">8</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="a_1_Addr_A">ADDR</portMap>
                <portMap portMapName="a_1_EN_A">EN</portMap>
                <portMap portMapName="a_1_WEN_A">WE</portMap>
                <portMap portMapName="a_1_Din_A">DIN</portMap>
                <portMap portMapName="a_1_Dout_A">DOUT</portMap>
                <portMap portMapName="a_1_Clk_A">CLK</portMap>
                <portMap portMapName="a_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>a_1_Addr_A</port>
                <port>a_1_Clk_A</port>
                <port>a_1_Din_A</port>
                <port>a_1_Dout_A</port>
                <port>a_1_EN_A</port>
                <port>a_1_Rst_A</port>
                <port>a_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_storage="666" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_2_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="8" addrWidth="32" portPrefix="a_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">3</busParam>
                <busParam busParamName="MEM_WIDTH">8</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="a_2_Addr_A">ADDR</portMap>
                <portMap portMapName="a_2_EN_A">EN</portMap>
                <portMap portMapName="a_2_WEN_A">WE</portMap>
                <portMap portMapName="a_2_Din_A">DIN</portMap>
                <portMap portMapName="a_2_Dout_A">DOUT</portMap>
                <portMap portMapName="a_2_Clk_A">CLK</portMap>
                <portMap portMapName="a_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>a_2_Addr_A</port>
                <port>a_2_Clk_A</port>
                <port>a_2_Din_A</port>
                <port>a_2_Dout_A</port>
                <port>a_2_EN_A</port>
                <port>a_2_Rst_A</port>
                <port>a_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_storage="666" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_0_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="8" addrWidth="32" portPrefix="b_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">3</busParam>
                <busParam busParamName="MEM_WIDTH">8</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="b_0_Addr_A">ADDR</portMap>
                <portMap portMapName="b_0_EN_A">EN</portMap>
                <portMap portMapName="b_0_WEN_A">WE</portMap>
                <portMap portMapName="b_0_Din_A">DIN</portMap>
                <portMap portMapName="b_0_Dout_A">DOUT</portMap>
                <portMap portMapName="b_0_Clk_A">CLK</portMap>
                <portMap portMapName="b_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>b_0_Addr_A</port>
                <port>b_0_Clk_A</port>
                <port>b_0_Din_A</port>
                <port>b_0_Dout_A</port>
                <port>b_0_EN_A</port>
                <port>b_0_Rst_A</port>
                <port>b_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_storage="666" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_1_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="8" addrWidth="32" portPrefix="b_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">3</busParam>
                <busParam busParamName="MEM_WIDTH">8</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="b_1_Addr_A">ADDR</portMap>
                <portMap portMapName="b_1_EN_A">EN</portMap>
                <portMap portMapName="b_1_WEN_A">WE</portMap>
                <portMap portMapName="b_1_Din_A">DIN</portMap>
                <portMap portMapName="b_1_Dout_A">DOUT</portMap>
                <portMap portMapName="b_1_Clk_A">CLK</portMap>
                <portMap portMapName="b_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>b_1_Addr_A</port>
                <port>b_1_Clk_A</port>
                <port>b_1_Din_A</port>
                <port>b_1_Dout_A</port>
                <port>b_1_EN_A</port>
                <port>b_1_Rst_A</port>
                <port>b_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_storage="666" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_2_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="8" addrWidth="32" portPrefix="b_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">3</busParam>
                <busParam busParamName="MEM_WIDTH">8</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="b_2_Addr_A">ADDR</portMap>
                <portMap portMapName="b_2_EN_A">EN</portMap>
                <portMap portMapName="b_2_WEN_A">WE</portMap>
                <portMap portMapName="b_2_Din_A">DIN</portMap>
                <portMap portMapName="b_2_Dout_A">DOUT</portMap>
                <portMap portMapName="b_2_Clk_A">CLK</portMap>
                <portMap portMapName="b_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>b_2_Addr_A</port>
                <port>b_2_Clk_A</port>
                <port>b_2_Din_A</port>
                <port>b_2_Dout_A</port>
                <port>b_2_EN_A</port>
                <port>b_2_Rst_A</port>
                <port>b_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_storage="666" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="res_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="res_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>res_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="res"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="res_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="res_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>res_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="res"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="res_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="res_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>res_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="res"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="res_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="res_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>res_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="res"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="res_address0">out, 4</column>
                    <column name="res_address1">out, 4</column>
                    <column name="res_d0">out, 16</column>
                    <column name="res_d1">out, 16</column>
                </table>
            </item>
            <item name="BRAM">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="a_0_PORTA">8, 32</column>
                    <column name="a_1_PORTA">8, 32</column>
                    <column name="a_2_PORTA">8, 32</column>
                    <column name="b_0_PORTA">8, 32</column>
                    <column name="b_1_PORTA">8, 32</column>
                    <column name="b_2_PORTA">8, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="a">in, char*</column>
                    <column name="b">in, char*</column>
                    <column name="res">out, short*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="a">a_0_PORTA, interface, </column>
                    <column name="a">a_1_PORTA, interface, </column>
                    <column name="a">a_2_PORTA, interface, </column>
                    <column name="b">b_0_PORTA, interface, </column>
                    <column name="b">b_1_PORTA, interface, </column>
                    <column name="b">b_2_PORTA, interface, </column>
                    <column name="res">res_address0, port, offset</column>
                    <column name="res">res_ce0, port, </column>
                    <column name="res">res_we0, port, </column>
                    <column name="res">res_d0, port, </column>
                    <column name="res">res_address1, port, offset</column>
                    <column name="res">res_ce1, port, </column>
                    <column name="res">res_we1, port, </column>
                    <column name="res">res_d1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="hls_config.cfg:20" status="valid" parentFunction="matrixmul" variable="a" isDirective="1" options="complete dim=2 variable=a"/>
        <Pragma type="array_partition" location="hls_config.cfg:19" status="valid" parentFunction="matrixmul" variable="b" isDirective="1" options="complete dim=2 variable=b"/>
        <Pragma type="interface" location="hls_config.cfg:17" status="valid" parentFunction="matrixmul" variable="a" isDirective="1" options="bram port=a storage_type=ram_1p"/>
        <Pragma type="interface" location="hls_config.cfg:18" status="valid" parentFunction="matrixmul" variable="b" isDirective="1" options="bram port=b storage_type=ram_1p"/>
        <Pragma type="pipeline" location="hls_config.cfg:15" status="valid" parentFunction="matrixmul" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="hls_config.cfg:16" status="valid" parentFunction="matrixmul" variable="" isDirective="1" options="off=true"/>
    </PragmaReport>
</profile>

