Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_single_port_implementation/matrix_multiplier_tb_isim_map.exe -prj Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_single_port_implementation/matrix_multiplier_tb_map.prj work.matrix_multiplier_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 5
Turning on mult-threading, number of parallel sub-compilation jobs: 10 
Determining compilation order of HDL files
Parsing VHDL file "Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_single_port_implementation/netgen/map/matrix_multiplier_map.vhd" into library work
Parsing VHDL file "Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_single_port_implementation/../matrix_multiplier_single_port_implementation_arq/matrix_multiplier_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package vital_timing
Compiling package vcomponents
Compiling package vital_primitives
Compiling package vpackage
Compiling architecture x_buf_v of entity X_BUF [\X_BUF(true,true,"UNPLACED",(0,0...]
Compiling architecture x_roc_v of entity X_ROC [\X_ROC("UNPLACED",100000,"*")(1,...]
Compiling architecture x_toc_v of entity X_TOC [\X_TOC("UNPLACED",0,"*")(1,8,1,1...]
Compiling architecture structure of entity matrix_multiplier [matrix_multiplier_default]
Compiling architecture behavior of entity matrix_multiplier_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 VHDL Units
Built simulation executable Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_single_port_implementation/matrix_multiplier_tb_isim_map.exe
Fuse Memory Usage: 78892 KB
Fuse CPU Usage: 921 ms
