// Seed: 490625357
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7#(
        .id_8(1 == id_1(id_4, 1, 1'b0)),
        .id_9(id_7 - id_3)
    )
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  timeprecision 1ps;
  assign id_9 = 1;
endmodule
module module_1;
  always begin : LABEL_0
    id_1 = 1;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
