{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1499982958460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499982958475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 13 17:55:58 2017 " "Processing started: Thu Jul 13 17:55:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499982958475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499982958475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off poly_function_mod -c poly_function_mod " "Command: quartus_map --read_settings_files=on --write_settings_files=off poly_function_mod -c poly_function_mod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499982958475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1499982959201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1499982959201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/shreyansh/uoft/csc258/summer/lab6/part2/poly_function_mod.v 5 5 " "Found 5 design units, including 5 entities, in source file /cygwin64/home/shreyansh/uoft/csc258/summer/lab6/part2/poly_function_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_function_mod " "Found entity 1: poly_function_mod" {  } { { "../part2/poly_function_mod.v" "" { Text "C:/cygwin64/home/Shreyansh/UofT/CSC258/summer/lab6/part2/poly_function_mod.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499982974600 ""} { "Info" "ISGN_ENTITY_NAME" "2 part2 " "Found entity 2: part2" {  } { { "../part2/poly_function_mod.v" "" { Text "C:/cygwin64/home/Shreyansh/UofT/CSC258/summer/lab6/part2/poly_function_mod.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499982974600 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "../part2/poly_function_mod.v" "" { Text "C:/cygwin64/home/Shreyansh/UofT/CSC258/summer/lab6/part2/poly_function_mod.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499982974600 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "../part2/poly_function_mod.v" "" { Text "C:/cygwin64/home/Shreyansh/UofT/CSC258/summer/lab6/part2/poly_function_mod.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499982974600 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex_decoder " "Found entity 5: hex_decoder" {  } { { "../part2/poly_function_mod.v" "" { Text "C:/cygwin64/home/Shreyansh/UofT/CSC258/summer/lab6/part2/poly_function_mod.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499982974600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499982974600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "poly_function_mod " "Elaborating entity \"poly_function_mod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1499982974632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part2 part2:u0 " "Elaborating entity \"part2\" for hierarchy \"part2:u0\"" {  } { { "../part2/poly_function_mod.v" "u0" { Text "C:/cygwin64/home/Shreyansh/UofT/CSC258/summer/lab6/part2/poly_function_mod.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499982974632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control part2:u0\|control:C0 " "Elaborating entity \"control\" for hierarchy \"part2:u0\|control:C0\"" {  } { { "../part2/poly_function_mod.v" "C0" { Text "C:/cygwin64/home/Shreyansh/UofT/CSC258/summer/lab6/part2/poly_function_mod.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499982974632 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "poly_function_mod.v(160) " "Verilog HDL Case Statement warning at poly_function_mod.v(160): incomplete case statement has no default case item" {  } { { "../part2/poly_function_mod.v" "" { Text "C:/cygwin64/home/Shreyansh/UofT/CSC258/summer/lab6/part2/poly_function_mod.v" 160 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1499982974632 "|poly_function_mod|part2:u0|control:C0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "poly_function_mod.v(160) " "Verilog HDL Case Statement information at poly_function_mod.v(160): all case item expressions in this case statement are onehot" {  } { { "../part2/poly_function_mod.v" "" { Text "C:/cygwin64/home/Shreyansh/UofT/CSC258/summer/lab6/part2/poly_function_mod.v" 160 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1499982974632 "|poly_function_mod|part2:u0|control:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath part2:u0\|datapath:D0 " "Elaborating entity \"datapath\" for hierarchy \"part2:u0\|datapath:D0\"" {  } { { "../part2/poly_function_mod.v" "D0" { Text "C:/cygwin64/home/Shreyansh/UofT/CSC258/summer/lab6/part2/poly_function_mod.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499982974647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:H0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:H0\"" {  } { { "../part2/poly_function_mod.v" "H0" { Text "C:/cygwin64/home/Shreyansh/UofT/CSC258/summer/lab6/part2/poly_function_mod.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499982974647 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../part2/poly_function_mod.v" "" { Text "C:/cygwin64/home/Shreyansh/UofT/CSC258/summer/lab6/part2/poly_function_mod.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499982975600 "|poly_function_mod|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../part2/poly_function_mod.v" "" { Text "C:/cygwin64/home/Shreyansh/UofT/CSC258/summer/lab6/part2/poly_function_mod.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499982975600 "|poly_function_mod|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1499982975600 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1499982975725 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1499982976022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1499982976429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499982976429 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../part2/poly_function_mod.v" "" { Text "C:/cygwin64/home/Shreyansh/UofT/CSC258/summer/lab6/part2/poly_function_mod.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499982976554 "|poly_function_mod|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../part2/poly_function_mod.v" "" { Text "C:/cygwin64/home/Shreyansh/UofT/CSC258/summer/lab6/part2/poly_function_mod.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499982976554 "|poly_function_mod|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../part2/poly_function_mod.v" "" { Text "C:/cygwin64/home/Shreyansh/UofT/CSC258/summer/lab6/part2/poly_function_mod.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499982976554 "|poly_function_mod|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../part2/poly_function_mod.v" "" { Text "C:/cygwin64/home/Shreyansh/UofT/CSC258/summer/lab6/part2/poly_function_mod.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499982976554 "|poly_function_mod|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1499982976554 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1499982976554 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1499982976554 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1499982976554 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1499982976554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1499982976554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "868 " "Peak virtual memory: 868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499982976616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 13 17:56:16 2017 " "Processing ended: Thu Jul 13 17:56:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499982976616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499982976616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499982976616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1499982976616 ""}
