$date
	Sun Jun 22 12:37:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_Q34 $end
$var wire 1 ! Out_3 $end
$var wire 1 " Out_2 $end
$var wire 1 # Out_1 $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & C $end
$var reg 1 ' D $end
$var integer 32 ( i [31:0] $end
$scope module uut $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 # Out_1 $end
$var wire 1 " Out_2 $end
$var wire 1 ! Out_3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1"
1#
1'
b1 (
#20000
1!
0#
1&
0'
b10 (
#30000
0"
1'
b11 (
#40000
0!
1%
0&
0'
b100 (
#50000
1"
1'
b101 (
#60000
1&
0'
b110 (
#70000
1"
1!
1'
b111 (
#80000
0"
0!
1$
0%
0&
0'
b1000 (
#90000
1#
1'
b1001 (
#100000
1!
0#
1&
0'
b1010 (
#110000
1'
b1011 (
#120000
0!
1%
0&
0'
b1100 (
#130000
1"
1#
1!
1'
b1101 (
#140000
0#
0!
1&
0'
b1110 (
#150000
1"
1!
1'
b1111 (
#160000
b10000 (
#170000
