`timescale 1ns/1ps

module tx_uart(    
    input tx_clk, tx_start,
    input rst,
    input [7:0] tx_data,
    input [3:0] length,
    input parity_type, parity_en,
    input stop2,
    output reg tx, tx_done, 
    output tx_err 					// não utilizado (corrigir) -> correção na linha 15 
);
    
    // Alteração realizada na aula de 9 de abril;
    assign tx_err = 1'b0;
    // ... 
    
    logic [7:0] tx_reg;
    
    logic start_b = 1'b0;
    logic stop_b = 1'b1;
    logic parity_bit = 1'b0;
    integer count = 0;
    
    typedef enum bit [2:0] {
    	idle 			= 	0,
    	start_bit 		=	1,
    	send_data 		=	2,
    	send_parity 	=	3,
    	send_first_stop =	4,
    	send_sec_stop	=	5,
    	done			=	6
    } state_type;
    
    state_type state = idle, next_state = idle;
    
    // PARITY GENERATOR
    always@(posedge tx_clk)begin
        if(parity_type == 1'b1)begin ///odd
           case(length)
               4'd5 : parity_bit = ^(tx_data[4:0]); 
               4'd6 : parity_bit = ^(tx_data[5:0]); 
               4'd7 : parity_bit = ^(tx_data[6:0]); 
               4'd8 : parity_bit = ^(tx_data[7:0]); 
               default: parity_bit = 1'b0;
           endcase
        end
        else begin
           case(length)
               4'd5 : parity_bit = ~^(tx_data[4:0]); 
               4'd6 : parity_bit = ~^(tx_data[5:0]); 
               4'd7 : parity_bit = ~^(tx_data[6:0]); 
               4'd8 : parity_bit = ~^(tx_data[7:0]); 
               default: parity_bit = 1'b0;
           endcase
        end
    end
    
    // RESET DETECTOR
    always @(posedge tx_clk)begin
        if(rst)begin
            state <= idle;
        end else begin
            state <= next_state;
        end
    end
    
    // NEXT STATE OP DECODE
    always @(*)begin
        case(state)
            idle: begin
                tx_done = 1'b0;
                tx = 1'b1;
                tx_reg = 8'd0;
                if(tx_start) begin
                    next_state = start_bit;
                end else begin
                    next_state = idle;
                end
            end
            start_bit: begin
                tx_reg      = tx_data;
                tx          = start_b;
                next_state  = send_data;
            end  
            
            send_data: begin
                if(count < (length - 1)) begin
                    next_state = send_data;
                    tx         = tx_reg[count];
                
                end else if (parity_en) begin
                	next_state  = send_parity;
                    tx         = tx_reg[count];
                
                end else begin
                    next_state  = send_first_stop;
                    tx         = tx_reg[count];
                end
            end  
     //    
            send_parity: begin
                 tx          = parity_bit;
                 next_state  = send_first_stop;
            end
     //
            send_first_stop: begin
                tx  = stop_b;
                if(stop2)
                    next_state  = send_sec_stop;       
                else
                    next_state  = done;
            end 
            
            send_sec_stop: begin
            	tx          = stop_b;
                next_state  = done;
            end   
            
            done: begin
                tx_done     = 1'b1;
                next_state  = idle;
            end
            
            default : next_state  = idle;
    
            endcase
        end
        
        // Analisar composição para ativação do count;
        always@(posedge tx_clk) begin
	        case(state)
	            idle: begin
	                count <= 0;
	            end
   
	            start_bit: begin
	                count <= 0;
	            end 
  
	            send_data: begin
	                count <= count + 1;
	            end
   
	            send_parity: begin
	                count <= 0;
	            end 
 
	            send_first_stop : begin
	                count <= 0;
	            end
 
	            send_sec_stop : begin
	                count <= 0;
	            end
  
	            done: begin
	                count <= 0;
	            end
  
	            default : count <= 0;
 
			endcase
		end
		
endmodule
