
C:\Users\USER\Desktop\ProjetoMicroprocessados_Codigo\Version 1.0\Debug\Version 1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000018d4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  080019e0  080019e0  000119e0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001a28  08001a28  00011a28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001a2c  08001a2c  00011a2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08001a30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000e8  20000004  08001a34  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000ec  08001a34  000200ec  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   00014d83  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002c5d  00000000  00000000  00034db0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005742  00000000  00000000  00037a0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000818  00000000  00000000  0003d150  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000bb0  00000000  00000000  0003d968  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005646  00000000  00000000  0003e518  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000032a6  00000000  00000000  00043b5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00046e04  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001648  00000000  00000000  00046e80  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000004 	.word	0x20000004
 8000128:	00000000 	.word	0x00000000
 800012c:	080019c8 	.word	0x080019c8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000008 	.word	0x20000008
 8000148:	080019c8 	.word	0x080019c8

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b510      	push	{r4, lr}
 800014e:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000150:	f000 fefc 	bl	8000f4c <HAL_RCC_GetHCLKFreq>
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb0 f0f3 	udiv	r0, r0, r3
 800015c:	f000 fa8e 	bl	800067c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000160:	2200      	movs	r2, #0
 8000162:	4621      	mov	r1, r4
 8000164:	f04f 30ff 	mov.w	r0, #4294967295
 8000168:	f000 fa54 	bl	8000614 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 800016c:	2000      	movs	r0, #0
 800016e:	bd10      	pop	{r4, pc}

08000170 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000170:	4a07      	ldr	r2, [pc, #28]	; (8000190 <HAL_Init+0x20>)
{
 8000172:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000174:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000176:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000178:	f043 0310 	orr.w	r3, r3, #16
 800017c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800017e:	f000 fa37 	bl	80005f0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000182:	2000      	movs	r0, #0
 8000184:	f7ff ffe2 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 8000188:	f001 fac8 	bl	800171c <HAL_MspInit>
}
 800018c:	2000      	movs	r0, #0
 800018e:	bd08      	pop	{r3, pc}
 8000190:	40022000 	.word	0x40022000

08000194 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000194:	4a02      	ldr	r2, [pc, #8]	; (80001a0 <HAL_IncTick+0xc>)
 8000196:	6813      	ldr	r3, [r2, #0]
 8000198:	3301      	adds	r3, #1
 800019a:	6013      	str	r3, [r2, #0]
 800019c:	4770      	bx	lr
 800019e:	bf00      	nop
 80001a0:	20000020 	.word	0x20000020

080001a4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001a4:	4b01      	ldr	r3, [pc, #4]	; (80001ac <HAL_GetTick+0x8>)
 80001a6:	6818      	ldr	r0, [r3, #0]
}
 80001a8:	4770      	bx	lr
 80001aa:	bf00      	nop
 80001ac:	20000020 	.word	0x20000020

080001b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80001b0:	b513      	push	{r0, r1, r4, lr}
 80001b2:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 80001b4:	f7ff fff6 	bl	80001a4 <HAL_GetTick>
 80001b8:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 80001ba:	f7ff fff3 	bl	80001a4 <HAL_GetTick>
 80001be:	9b01      	ldr	r3, [sp, #4]
 80001c0:	1b00      	subs	r0, r0, r4
 80001c2:	4298      	cmp	r0, r3
 80001c4:	d3f9      	bcc.n	80001ba <HAL_Delay+0xa>
  {
  }
}
 80001c6:	b002      	add	sp, #8
 80001c8:	bd10      	pop	{r4, pc}

080001ca <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80001ca:	6803      	ldr	r3, [r0, #0]
 80001cc:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80001ce:	4770      	bx	lr

080001d0 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0;
 80001d0:	2300      	movs	r3, #0
{ 
 80001d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 80001d4:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80001d6:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80001da:	2b01      	cmp	r3, #1
 80001dc:	f000 80af 	beq.w	800033e <HAL_ADC_ConfigChannel+0x16e>
 80001e0:	2301      	movs	r3, #1
 80001e2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80001e6:	684b      	ldr	r3, [r1, #4]
 80001e8:	6804      	ldr	r4, [r0, #0]
 80001ea:	2b06      	cmp	r3, #6
 80001ec:	680d      	ldr	r5, [r1, #0]
 80001ee:	d83f      	bhi.n	8000270 <HAL_ADC_ConfigChannel+0xa0>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80001f0:	6b66      	ldr	r6, [r4, #52]	; 0x34
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80001f2:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80001f6:	fa92 f7a2 	rbit	r7, r2
 80001fa:	fab7 f787 	clz	r7, r7
 80001fe:	3b01      	subs	r3, #1
 8000200:	fa92 f2a2 	rbit	r2, r2
 8000204:	fab2 f282 	clz	r2, r2
 8000208:	f04f 0e1f 	mov.w	lr, #31
 800020c:	435f      	muls	r7, r3
 800020e:	4353      	muls	r3, r2
 8000210:	fa0e f707 	lsl.w	r7, lr, r7
 8000214:	ea26 0607 	bic.w	r6, r6, r7
 8000218:	fa05 f303 	lsl.w	r3, r5, r3
 800021c:	4333      	orrs	r3, r6
 800021e:	6363      	str	r3, [r4, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000220:	2d09      	cmp	r5, #9
 8000222:	f04f 0338 	mov.w	r3, #56	; 0x38
 8000226:	688f      	ldr	r7, [r1, #8]
 8000228:	d954      	bls.n	80002d4 <HAL_ADC_ConfigChannel+0x104>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800022a:	68e6      	ldr	r6, [r4, #12]
 800022c:	fa93 fea3 	rbit	lr, r3
 8000230:	fabe fe8e 	clz	lr, lr
 8000234:	f1a5 010a 	sub.w	r1, r5, #10
 8000238:	fa93 f3a3 	rbit	r3, r3
 800023c:	fab3 f283 	clz	r2, r3
 8000240:	fb01 f30e 	mul.w	r3, r1, lr
 8000244:	f04f 0e07 	mov.w	lr, #7
 8000248:	434a      	muls	r2, r1
 800024a:	fa0e f303 	lsl.w	r3, lr, r3
 800024e:	ea26 0303 	bic.w	r3, r6, r3
 8000252:	fa07 f202 	lsl.w	r2, r7, r2
 8000256:	431a      	orrs	r2, r3
 8000258:	60e2      	str	r2, [r4, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800025a:	f1a5 0310 	sub.w	r3, r5, #16
 800025e:	2b01      	cmp	r3, #1
 8000260:	d94d      	bls.n	80002fe <HAL_ADC_ConfigChannel+0x12e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000262:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000264:	2200      	movs	r2, #0
 8000266:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 800026a:	4618      	mov	r0, r3
 800026c:	b003      	add	sp, #12
 800026e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if (sConfig->Rank < 13)
 8000270:	2b0c      	cmp	r3, #12
 8000272:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8000276:	d816      	bhi.n	80002a6 <HAL_ADC_ConfigChannel+0xd6>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000278:	6b26      	ldr	r6, [r4, #48]	; 0x30
 800027a:	fa92 f7a2 	rbit	r7, r2
 800027e:	fab7 f787 	clz	r7, r7
 8000282:	3b07      	subs	r3, #7
 8000284:	fa92 f2a2 	rbit	r2, r2
 8000288:	fab2 f282 	clz	r2, r2
 800028c:	f04f 0e1f 	mov.w	lr, #31
 8000290:	435f      	muls	r7, r3
 8000292:	435a      	muls	r2, r3
 8000294:	fa0e f707 	lsl.w	r7, lr, r7
 8000298:	ea26 0607 	bic.w	r6, r6, r7
 800029c:	fa05 f202 	lsl.w	r2, r5, r2
 80002a0:	4332      	orrs	r2, r6
 80002a2:	6322      	str	r2, [r4, #48]	; 0x30
 80002a4:	e7bc      	b.n	8000220 <HAL_ADC_ConfigChannel+0x50>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80002a6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80002a8:	fa92 f7a2 	rbit	r7, r2
 80002ac:	fab7 f787 	clz	r7, r7
 80002b0:	3b0d      	subs	r3, #13
 80002b2:	fa92 f2a2 	rbit	r2, r2
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	f04f 0e1f 	mov.w	lr, #31
 80002be:	435f      	muls	r7, r3
 80002c0:	4353      	muls	r3, r2
 80002c2:	fa0e f707 	lsl.w	r7, lr, r7
 80002c6:	ea26 0607 	bic.w	r6, r6, r7
 80002ca:	fa05 f303 	lsl.w	r3, r5, r3
 80002ce:	4333      	orrs	r3, r6
 80002d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80002d2:	e7a5      	b.n	8000220 <HAL_ADC_ConfigChannel+0x50>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80002d4:	6926      	ldr	r6, [r4, #16]
 80002d6:	fa93 f2a3 	rbit	r2, r3
 80002da:	fab2 f282 	clz	r2, r2
 80002de:	fa93 f3a3 	rbit	r3, r3
 80002e2:	fab3 f383 	clz	r3, r3
 80002e6:	2107      	movs	r1, #7
 80002e8:	436a      	muls	r2, r5
 80002ea:	436b      	muls	r3, r5
 80002ec:	fa01 f202 	lsl.w	r2, r1, r2
 80002f0:	ea26 0602 	bic.w	r6, r6, r2
 80002f4:	fa07 f303 	lsl.w	r3, r7, r3
 80002f8:	4333      	orrs	r3, r6
 80002fa:	6123      	str	r3, [r4, #16]
 80002fc:	e7ad      	b.n	800025a <HAL_ADC_ConfigChannel+0x8a>
    if (hadc->Instance == ADC1)
 80002fe:	4b11      	ldr	r3, [pc, #68]	; (8000344 <HAL_ADC_ConfigChannel+0x174>)
 8000300:	429c      	cmp	r4, r3
 8000302:	d116      	bne.n	8000332 <HAL_ADC_ConfigChannel+0x162>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000304:	68a3      	ldr	r3, [r4, #8]
 8000306:	021b      	lsls	r3, r3, #8
 8000308:	d4ab      	bmi.n	8000262 <HAL_ADC_ConfigChannel+0x92>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800030a:	68a3      	ldr	r3, [r4, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800030c:	2d10      	cmp	r5, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800030e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000312:	60a3      	str	r3, [r4, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000314:	d1a5      	bne.n	8000262 <HAL_ADC_ConfigChannel+0x92>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8000316:	4b0c      	ldr	r3, [pc, #48]	; (8000348 <HAL_ADC_ConfigChannel+0x178>)
 8000318:	4a0c      	ldr	r2, [pc, #48]	; (800034c <HAL_ADC_ConfigChannel+0x17c>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	fbb3 f2f2 	udiv	r2, r3, r2
 8000320:	230a      	movs	r3, #10
 8000322:	4353      	muls	r3, r2
            wait_loop_index--;
 8000324:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0)
 8000326:	9b01      	ldr	r3, [sp, #4]
 8000328:	2b00      	cmp	r3, #0
 800032a:	d09a      	beq.n	8000262 <HAL_ADC_ConfigChannel+0x92>
            wait_loop_index--;
 800032c:	9b01      	ldr	r3, [sp, #4]
 800032e:	3b01      	subs	r3, #1
 8000330:	e7f8      	b.n	8000324 <HAL_ADC_ConfigChannel+0x154>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000332:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000334:	f043 0320 	orr.w	r3, r3, #32
 8000338:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 800033a:	2301      	movs	r3, #1
 800033c:	e792      	b.n	8000264 <HAL_ADC_ConfigChannel+0x94>
  __HAL_LOCK(hadc);
 800033e:	2302      	movs	r3, #2
 8000340:	e793      	b.n	800026a <HAL_ADC_ConfigChannel+0x9a>
 8000342:	bf00      	nop
 8000344:	40012400 	.word	0x40012400
 8000348:	20000000 	.word	0x20000000
 800034c:	000f4240 	.word	0x000f4240

08000350 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0;
  __IO uint32_t wait_loop_index = 0;
 8000350:	2300      	movs	r3, #0
{
 8000352:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0;
 8000354:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000356:	6803      	ldr	r3, [r0, #0]
{
 8000358:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800035a:	689a      	ldr	r2, [r3, #8]
 800035c:	07d2      	lsls	r2, r2, #31
 800035e:	d502      	bpl.n	8000366 <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000360:	2000      	movs	r0, #0
}
 8000362:	b002      	add	sp, #8
 8000364:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8000366:	689a      	ldr	r2, [r3, #8]
 8000368:	f042 0201 	orr.w	r2, r2, #1
 800036c:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800036e:	4b12      	ldr	r3, [pc, #72]	; (80003b8 <ADC_Enable+0x68>)
 8000370:	4a12      	ldr	r2, [pc, #72]	; (80003bc <ADC_Enable+0x6c>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000378:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 800037a:	9b01      	ldr	r3, [sp, #4]
 800037c:	b9c3      	cbnz	r3, 80003b0 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 800037e:	f7ff ff11 	bl	80001a4 <HAL_GetTick>
 8000382:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000384:	6823      	ldr	r3, [r4, #0]
 8000386:	689d      	ldr	r5, [r3, #8]
 8000388:	f015 0501 	ands.w	r5, r5, #1
 800038c:	d1e8      	bne.n	8000360 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800038e:	f7ff ff09 	bl	80001a4 <HAL_GetTick>
 8000392:	1b80      	subs	r0, r0, r6
 8000394:	2802      	cmp	r0, #2
 8000396:	d9f5      	bls.n	8000384 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000398:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 800039a:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800039e:	f043 0310 	orr.w	r3, r3, #16
 80003a2:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80003a4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 80003a6:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80003a8:	f043 0301 	orr.w	r3, r3, #1
 80003ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 80003ae:	e7d8      	b.n	8000362 <ADC_Enable+0x12>
      wait_loop_index--;
 80003b0:	9b01      	ldr	r3, [sp, #4]
 80003b2:	3b01      	subs	r3, #1
 80003b4:	e7e0      	b.n	8000378 <ADC_Enable+0x28>
 80003b6:	bf00      	nop
 80003b8:	20000000 	.word	0x20000000
 80003bc:	000f4240 	.word	0x000f4240

080003c0 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 80003c0:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 80003c4:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 80003c6:	2b01      	cmp	r3, #1
{
 80003c8:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80003ca:	d054      	beq.n	8000476 <HAL_ADC_Start+0xb6>
 80003cc:	2301      	movs	r3, #1
 80003ce:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 80003d2:	f7ff ffbd 	bl	8000350 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 80003d6:	2800      	cmp	r0, #0
 80003d8:	d149      	bne.n	800046e <HAL_ADC_Start+0xae>
    ADC_STATE_CLR_SET(hadc->State,
 80003da:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80003dc:	4a27      	ldr	r2, [pc, #156]	; (800047c <HAL_ADC_Start+0xbc>)
    ADC_STATE_CLR_SET(hadc->State,
 80003de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80003e2:	f023 0301 	bic.w	r3, r3, #1
 80003e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003ea:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80003ec:	6823      	ldr	r3, [r4, #0]
 80003ee:	4293      	cmp	r3, r2
 80003f0:	d104      	bne.n	80003fc <HAL_ADC_Start+0x3c>
 80003f2:	4923      	ldr	r1, [pc, #140]	; (8000480 <HAL_ADC_Start+0xc0>)
 80003f4:	684a      	ldr	r2, [r1, #4]
 80003f6:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80003fa:	d12e      	bne.n	800045a <HAL_ADC_Start+0x9a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80003fc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80003fe:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000402:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000404:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000406:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000408:	bf41      	itttt	mi
 800040a:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 800040c:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8000410:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8000414:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000416:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000418:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800041c:	bf1c      	itt	ne
 800041e:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 8000420:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8000424:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 8000426:	2200      	movs	r2, #0
 8000428:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800042c:	f06f 0202 	mvn.w	r2, #2
 8000430:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000432:	689a      	ldr	r2, [r3, #8]
 8000434:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000438:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800043c:	d113      	bne.n	8000466 <HAL_ADC_Start+0xa6>
 800043e:	4a0f      	ldr	r2, [pc, #60]	; (800047c <HAL_ADC_Start+0xbc>)
 8000440:	4293      	cmp	r3, r2
 8000442:	d105      	bne.n	8000450 <HAL_ADC_Start+0x90>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000444:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8000448:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800044a:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 800044e:	d10a      	bne.n	8000466 <HAL_ADC_Start+0xa6>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000450:	689a      	ldr	r2, [r3, #8]
 8000452:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000456:	609a      	str	r2, [r3, #8]
 8000458:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800045a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800045c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000460:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000462:	684a      	ldr	r2, [r1, #4]
 8000464:	e7cf      	b.n	8000406 <HAL_ADC_Start+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000466:	689a      	ldr	r2, [r3, #8]
 8000468:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800046c:	e7f3      	b.n	8000456 <HAL_ADC_Start+0x96>
    __HAL_UNLOCK(hadc);
 800046e:	2300      	movs	r3, #0
 8000470:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000474:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8000476:	2002      	movs	r0, #2
}
 8000478:	bd10      	pop	{r4, pc}
 800047a:	bf00      	nop
 800047c:	40012800 	.word	0x40012800
 8000480:	40012400 	.word	0x40012400

08000484 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000484:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000486:	6803      	ldr	r3, [r0, #0]
{
 8000488:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 800048a:	689a      	ldr	r2, [r3, #8]
 800048c:	07d2      	lsls	r2, r2, #31
 800048e:	d401      	bmi.n	8000494 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000490:	2000      	movs	r0, #0
 8000492:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000494:	689a      	ldr	r2, [r3, #8]
 8000496:	f022 0201 	bic.w	r2, r2, #1
 800049a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800049c:	f7ff fe82 	bl	80001a4 <HAL_GetTick>
 80004a0:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80004a2:	6823      	ldr	r3, [r4, #0]
 80004a4:	689b      	ldr	r3, [r3, #8]
 80004a6:	07db      	lsls	r3, r3, #31
 80004a8:	d5f2      	bpl.n	8000490 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80004aa:	f7ff fe7b 	bl	80001a4 <HAL_GetTick>
 80004ae:	1b40      	subs	r0, r0, r5
 80004b0:	2802      	cmp	r0, #2
 80004b2:	d9f6      	bls.n	80004a2 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80004b4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004b6:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80004b8:	f043 0310 	orr.w	r3, r3, #16
 80004bc:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004be:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80004c0:	f043 0301 	orr.w	r3, r3, #1
 80004c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80004c6:	bd38      	pop	{r3, r4, r5, pc}

080004c8 <HAL_ADC_Init>:
{
 80004c8:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 80004ca:	4604      	mov	r4, r0
 80004cc:	2800      	cmp	r0, #0
 80004ce:	f000 8085 	beq.w	80005dc <HAL_ADC_Init+0x114>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80004d2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80004d4:	b923      	cbnz	r3, 80004e0 <HAL_ADC_Init+0x18>
    ADC_CLEAR_ERRORCODE(hadc);
 80004d6:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80004d8:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80004dc:	f000 ffe2 	bl	80014a4 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80004e0:	4620      	mov	r0, r4
 80004e2:	f7ff ffcf 	bl	8000484 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80004e6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80004e8:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 80004ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80004ee:	d177      	bne.n	80005e0 <HAL_ADC_Init+0x118>
 80004f0:	2800      	cmp	r0, #0
 80004f2:	d175      	bne.n	80005e0 <HAL_ADC_Init+0x118>
    ADC_STATE_CLR_SET(hadc->State,
 80004f4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80004f8:	f023 0302 	bic.w	r3, r3, #2
 80004fc:	f043 0302 	orr.w	r3, r3, #2
 8000500:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8000502:	68e6      	ldr	r6, [r4, #12]
 8000504:	2302      	movs	r3, #2
 8000506:	fa93 f3a3 	rbit	r3, r3
 800050a:	fab3 f383 	clz	r3, r3
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800050e:	6862      	ldr	r2, [r4, #4]
 8000510:	69e1      	ldr	r1, [r4, #28]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000512:	68a5      	ldr	r5, [r4, #8]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000514:	430a      	orrs	r2, r1
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8000516:	fa06 f303 	lsl.w	r3, r6, r3
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800051a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800051e:	ea42 0203 	orr.w	r2, r2, r3
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000522:	d044      	beq.n	80005ae <HAL_ADC_Init+0xe6>
 8000524:	2d01      	cmp	r5, #1
 8000526:	bf14      	ite	ne
 8000528:	4601      	movne	r1, r0
 800052a:	f44f 7180 	moveq.w	r1, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800052e:	6963      	ldr	r3, [r4, #20]
 8000530:	2b01      	cmp	r3, #1
 8000532:	d10d      	bne.n	8000550 <HAL_ADC_Init+0x88>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000534:	2e00      	cmp	r6, #0
 8000536:	d13c      	bne.n	80005b2 <HAL_ADC_Init+0xea>
 8000538:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800053c:	fa93 f3a3 	rbit	r3, r3
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000540:	fab3 f683 	clz	r6, r3
 8000544:	69a3      	ldr	r3, [r4, #24]
 8000546:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800054a:	3b01      	subs	r3, #1
 800054c:	40b3      	lsls	r3, r6
 800054e:	4319      	orrs	r1, r3
      MODIFY_REG(hadc->Instance->CR1,
 8000550:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000552:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8000556:	685e      	ldr	r6, [r3, #4]
 8000558:	f426 4669 	bic.w	r6, r6, #59648	; 0xe900
 800055c:	ea41 0106 	orr.w	r1, r1, r6
 8000560:	6059      	str	r1, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000562:	689e      	ldr	r6, [r3, #8]
 8000564:	4920      	ldr	r1, [pc, #128]	; (80005e8 <HAL_ADC_Init+0x120>)
 8000566:	ea01 0106 	and.w	r1, r1, r6
 800056a:	ea41 0102 	orr.w	r1, r1, r2
 800056e:	6099      	str	r1, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000570:	d001      	beq.n	8000576 <HAL_ADC_Init+0xae>
 8000572:	2d01      	cmp	r5, #1
 8000574:	d126      	bne.n	80005c4 <HAL_ADC_Init+0xfc>
 8000576:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 800057a:	fa91 f1a1 	rbit	r1, r1
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800057e:	fab1 f581 	clz	r5, r1
 8000582:	6921      	ldr	r1, [r4, #16]
 8000584:	3901      	subs	r1, #1
 8000586:	40a9      	lsls	r1, r5
    MODIFY_REG(hadc->Instance->SQR1,
 8000588:	6add      	ldr	r5, [r3, #44]	; 0x2c
 800058a:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 800058e:	4329      	orrs	r1, r5
 8000590:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000592:	6899      	ldr	r1, [r3, #8]
 8000594:	4b15      	ldr	r3, [pc, #84]	; (80005ec <HAL_ADC_Init+0x124>)
 8000596:	400b      	ands	r3, r1
 8000598:	429a      	cmp	r2, r3
 800059a:	d115      	bne.n	80005c8 <HAL_ADC_Init+0x100>
      ADC_CLEAR_ERRORCODE(hadc);
 800059c:	2300      	movs	r3, #0
 800059e:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80005a0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80005a2:	f023 0303 	bic.w	r3, r3, #3
 80005a6:	f043 0301 	orr.w	r3, r3, #1
 80005aa:	62a3      	str	r3, [r4, #40]	; 0x28
 80005ac:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80005ae:	4629      	mov	r1, r5
 80005b0:	e7bd      	b.n	800052e <HAL_ADC_Init+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80005b2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80005b4:	f043 0320 	orr.w	r3, r3, #32
 80005b8:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80005ba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80005bc:	f043 0301 	orr.w	r3, r3, #1
 80005c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80005c2:	e7c5      	b.n	8000550 <HAL_ADC_Init+0x88>
  uint32_t tmp_sqr1 = 0;
 80005c4:	2100      	movs	r1, #0
 80005c6:	e7df      	b.n	8000588 <HAL_ADC_Init+0xc0>
      ADC_STATE_CLR_SET(hadc->State,
 80005c8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80005ca:	f023 0312 	bic.w	r3, r3, #18
 80005ce:	f043 0310 	orr.w	r3, r3, #16
 80005d2:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80005d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80005d6:	f043 0301 	orr.w	r3, r3, #1
 80005da:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 80005dc:	2001      	movs	r0, #1
}
 80005de:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80005e0:	f043 0310 	orr.w	r3, r3, #16
 80005e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80005e6:	e7f9      	b.n	80005dc <HAL_ADC_Init+0x114>
 80005e8:	ffe1f7fd 	.word	0xffe1f7fd
 80005ec:	ff1f0efe 	.word	0xff1f0efe

080005f0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005f0:	4a07      	ldr	r2, [pc, #28]	; (8000610 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80005f2:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005f4:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80005f6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005fa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005fe:	041b      	lsls	r3, r3, #16
 8000600:	0c1b      	lsrs	r3, r3, #16
 8000602:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000606:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800060a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800060c:	60d3      	str	r3, [r2, #12]
 800060e:	4770      	bx	lr
 8000610:	e000ed00 	.word	0xe000ed00

08000614 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000614:	4b17      	ldr	r3, [pc, #92]	; (8000674 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000616:	b530      	push	{r4, r5, lr}
 8000618:	68dc      	ldr	r4, [r3, #12]
 800061a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800061e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000622:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000624:	2b04      	cmp	r3, #4
 8000626:	bf28      	it	cs
 8000628:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800062a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800062c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000630:	bf98      	it	ls
 8000632:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000634:	fa05 f303 	lsl.w	r3, r5, r3
 8000638:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800063c:	bf88      	it	hi
 800063e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000640:	4019      	ands	r1, r3
 8000642:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000644:	fa05 f404 	lsl.w	r4, r5, r4
 8000648:	3c01      	subs	r4, #1
 800064a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800064c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800064e:	ea42 0201 	orr.w	r2, r2, r1
 8000652:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000656:	bfaf      	iteee	ge
 8000658:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800065c:	4b06      	ldrlt	r3, [pc, #24]	; (8000678 <HAL_NVIC_SetPriority+0x64>)
 800065e:	f000 000f 	andlt.w	r0, r0, #15
 8000662:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000664:	bfa5      	ittet	ge
 8000666:	b2d2      	uxtbge	r2, r2
 8000668:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066c:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066e:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000672:	bd30      	pop	{r4, r5, pc}
 8000674:	e000ed00 	.word	0xe000ed00
 8000678:	e000ed14 	.word	0xe000ed14

0800067c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800067c:	3801      	subs	r0, #1
 800067e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000682:	d20a      	bcs.n	800069a <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000684:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000686:	4b06      	ldr	r3, [pc, #24]	; (80006a0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000688:	4a06      	ldr	r2, [pc, #24]	; (80006a4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800068a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800068c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000690:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000692:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000694:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800069a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	e000e010 	.word	0xe000e010
 80006a4:	e000ed00 	.word	0xe000ed00

080006a8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80006a8:	4b04      	ldr	r3, [pc, #16]	; (80006bc <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80006aa:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80006ac:	681a      	ldr	r2, [r3, #0]
 80006ae:	bf0c      	ite	eq
 80006b0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80006b4:	f022 0204 	bicne.w	r2, r2, #4
 80006b8:	601a      	str	r2, [r3, #0]
 80006ba:	4770      	bx	lr
 80006bc:	e000e010 	.word	0xe000e010

080006c0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80006c0:	4770      	bx	lr

080006c2 <HAL_SYSTICK_IRQHandler>:
{
 80006c2:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80006c4:	f7ff fffc 	bl	80006c0 <HAL_SYSTICK_Callback>
 80006c8:	bd08      	pop	{r3, pc}
	...

080006cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80006cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;
  uint32_t config = 0x00;
 80006d0:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80006d2:	4616      	mov	r6, r2
 80006d4:	4b65      	ldr	r3, [pc, #404]	; (800086c <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80006d6:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800087c <HAL_GPIO_Init+0x1b0>
 80006da:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8000880 <HAL_GPIO_Init+0x1b4>
    ioposition = ((uint32_t)0x01) << position;
 80006de:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006e2:	680c      	ldr	r4, [r1, #0]
    ioposition = ((uint32_t)0x01) << position;
 80006e4:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006e8:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80006ec:	45a0      	cmp	r8, r4
 80006ee:	d17f      	bne.n	80007f0 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 80006f0:	684d      	ldr	r5, [r1, #4]
 80006f2:	2d12      	cmp	r5, #18
 80006f4:	f000 80af 	beq.w	8000856 <HAL_GPIO_Init+0x18a>
 80006f8:	f200 8088 	bhi.w	800080c <HAL_GPIO_Init+0x140>
 80006fc:	2d02      	cmp	r5, #2
 80006fe:	f000 80a7 	beq.w	8000850 <HAL_GPIO_Init+0x184>
 8000702:	d87c      	bhi.n	80007fe <HAL_GPIO_Init+0x132>
 8000704:	2d00      	cmp	r5, #0
 8000706:	f000 808e 	beq.w	8000826 <HAL_GPIO_Init+0x15a>
 800070a:	2d01      	cmp	r5, #1
 800070c:	f000 809e 	beq.w	800084c <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8000710:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000714:	2cff      	cmp	r4, #255	; 0xff
 8000716:	bf93      	iteet	ls
 8000718:	4682      	movls	sl, r0
 800071a:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800071e:	3d08      	subhi	r5, #8
 8000720:	f8d0 b000 	ldrls.w	fp, [r0]
 8000724:	bf92      	itee	ls
 8000726:	00b5      	lslls	r5, r6, #2
 8000728:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 800072c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 800072e:	fa09 f805 	lsl.w	r8, r9, r5
 8000732:	ea2b 0808 	bic.w	r8, fp, r8
 8000736:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800073a:	bf88      	it	hi
 800073c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8000740:	ea48 0505 	orr.w	r5, r8, r5
 8000744:	f8ca 5000 	str.w	r5, [sl]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000748:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800074c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000750:	d04e      	beq.n	80007f0 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000752:	4d47      	ldr	r5, [pc, #284]	; (8000870 <HAL_GPIO_Init+0x1a4>)
 8000754:	4f46      	ldr	r7, [pc, #280]	; (8000870 <HAL_GPIO_Init+0x1a4>)
 8000756:	69ad      	ldr	r5, [r5, #24]
 8000758:	f026 0803 	bic.w	r8, r6, #3
 800075c:	f045 0501 	orr.w	r5, r5, #1
 8000760:	61bd      	str	r5, [r7, #24]
 8000762:	69bd      	ldr	r5, [r7, #24]
 8000764:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000768:	f005 0501 	and.w	r5, r5, #1
 800076c:	9501      	str	r5, [sp, #4]
 800076e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000772:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000776:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000778:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2];
 800077c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000780:	fa09 f90b 	lsl.w	r9, r9, fp
 8000784:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000788:	4d3a      	ldr	r5, [pc, #232]	; (8000874 <HAL_GPIO_Init+0x1a8>)
 800078a:	42a8      	cmp	r0, r5
 800078c:	d068      	beq.n	8000860 <HAL_GPIO_Init+0x194>
 800078e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000792:	42a8      	cmp	r0, r5
 8000794:	d066      	beq.n	8000864 <HAL_GPIO_Init+0x198>
 8000796:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800079a:	42a8      	cmp	r0, r5
 800079c:	d064      	beq.n	8000868 <HAL_GPIO_Init+0x19c>
 800079e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007a2:	42a8      	cmp	r0, r5
 80007a4:	bf0c      	ite	eq
 80007a6:	2503      	moveq	r5, #3
 80007a8:	2504      	movne	r5, #4
 80007aa:	fa05 f50b 	lsl.w	r5, r5, fp
 80007ae:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2] = temp;
 80007b2:	f8c8 5008 	str.w	r5, [r8, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 80007b6:	681d      	ldr	r5, [r3, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80007b8:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent); 
 80007bc:	bf14      	ite	ne
 80007be:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 80007c0:	43a5      	biceq	r5, r4
 80007c2:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 80007c4:	685d      	ldr	r5, [r3, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80007c6:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent); 
 80007ca:	bf14      	ite	ne
 80007cc:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 80007ce:	43a5      	biceq	r5, r4
 80007d0:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 80007d2:	689d      	ldr	r5, [r3, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007d4:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent); 
 80007d8:	bf14      	ite	ne
 80007da:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 80007dc:	43a5      	biceq	r5, r4
 80007de:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 80007e0:	68dd      	ldr	r5, [r3, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007e2:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent); 
 80007e6:	bf14      	ite	ne
 80007e8:	432c      	orrne	r4, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 80007ea:	ea25 0404 	biceq.w	r4, r5, r4
 80007ee:	60dc      	str	r4, [r3, #12]
  for (position = 0; position < GPIO_NUMBER; position++)
 80007f0:	3601      	adds	r6, #1
 80007f2:	2e10      	cmp	r6, #16
 80007f4:	f47f af73 	bne.w	80006de <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 80007f8:	b003      	add	sp, #12
 80007fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80007fe:	2d03      	cmp	r5, #3
 8000800:	d022      	beq.n	8000848 <HAL_GPIO_Init+0x17c>
 8000802:	2d11      	cmp	r5, #17
 8000804:	d184      	bne.n	8000710 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000806:	68ca      	ldr	r2, [r1, #12]
 8000808:	3204      	adds	r2, #4
          break;
 800080a:	e781      	b.n	8000710 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800080c:	4f1a      	ldr	r7, [pc, #104]	; (8000878 <HAL_GPIO_Init+0x1ac>)
 800080e:	42bd      	cmp	r5, r7
 8000810:	d009      	beq.n	8000826 <HAL_GPIO_Init+0x15a>
 8000812:	d812      	bhi.n	800083a <HAL_GPIO_Init+0x16e>
 8000814:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000884 <HAL_GPIO_Init+0x1b8>
 8000818:	454d      	cmp	r5, r9
 800081a:	d004      	beq.n	8000826 <HAL_GPIO_Init+0x15a>
 800081c:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000820:	454d      	cmp	r5, r9
 8000822:	f47f af75 	bne.w	8000710 <HAL_GPIO_Init+0x44>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 8000826:	688a      	ldr	r2, [r1, #8]
 8000828:	b1c2      	cbz	r2, 800085c <HAL_GPIO_Init+0x190>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 800082a:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 800082c:	bf0c      	ite	eq
 800082e:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000832:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000836:	2208      	movs	r2, #8
 8000838:	e76a      	b.n	8000710 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800083a:	4575      	cmp	r5, lr
 800083c:	d0f3      	beq.n	8000826 <HAL_GPIO_Init+0x15a>
 800083e:	4565      	cmp	r5, ip
 8000840:	d0f1      	beq.n	8000826 <HAL_GPIO_Init+0x15a>
 8000842:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000888 <HAL_GPIO_Init+0x1bc>
 8000846:	e7eb      	b.n	8000820 <HAL_GPIO_Init+0x154>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000848:	2200      	movs	r2, #0
 800084a:	e761      	b.n	8000710 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800084c:	68ca      	ldr	r2, [r1, #12]
          break;
 800084e:	e75f      	b.n	8000710 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000850:	68ca      	ldr	r2, [r1, #12]
 8000852:	3208      	adds	r2, #8
          break;
 8000854:	e75c      	b.n	8000710 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000856:	68ca      	ldr	r2, [r1, #12]
 8000858:	320c      	adds	r2, #12
          break;
 800085a:	e759      	b.n	8000710 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800085c:	2204      	movs	r2, #4
 800085e:	e757      	b.n	8000710 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000860:	2500      	movs	r5, #0
 8000862:	e7a2      	b.n	80007aa <HAL_GPIO_Init+0xde>
 8000864:	2501      	movs	r5, #1
 8000866:	e7a0      	b.n	80007aa <HAL_GPIO_Init+0xde>
 8000868:	2502      	movs	r5, #2
 800086a:	e79e      	b.n	80007aa <HAL_GPIO_Init+0xde>
 800086c:	40010400 	.word	0x40010400
 8000870:	40021000 	.word	0x40021000
 8000874:	40010800 	.word	0x40010800
 8000878:	10210000 	.word	0x10210000
 800087c:	10310000 	.word	0x10310000
 8000880:	10320000 	.word	0x10320000
 8000884:	10110000 	.word	0x10110000
 8000888:	10220000 	.word	0x10220000

0800088c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800088c:	b10a      	cbz	r2, 8000892 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800088e:	6101      	str	r1, [r0, #16]
 8000890:	4770      	bx	lr
 8000892:	0409      	lsls	r1, r1, #16
 8000894:	e7fb      	b.n	800088e <HAL_GPIO_WritePin+0x2>

08000896 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000896:	68c3      	ldr	r3, [r0, #12]
 8000898:	4059      	eors	r1, r3
 800089a:	60c1      	str	r1, [r0, #12]
 800089c:	4770      	bx	lr
	...

080008a0 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008a0:	6803      	ldr	r3, [r0, #0]
{
 80008a2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008a6:	07de      	lsls	r6, r3, #31
{
 80008a8:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008aa:	d434      	bmi.n	8000916 <HAL_RCC_OscConfig+0x76>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008ac:	682b      	ldr	r3, [r5, #0]
 80008ae:	079c      	lsls	r4, r3, #30
 80008b0:	f100 80a7 	bmi.w	8000a02 <HAL_RCC_OscConfig+0x162>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80008b4:	682b      	ldr	r3, [r5, #0]
 80008b6:	071a      	lsls	r2, r3, #28
 80008b8:	d523      	bpl.n	8000902 <HAL_RCC_OscConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80008ba:	69aa      	ldr	r2, [r5, #24]
 80008bc:	4cbe      	ldr	r4, [pc, #760]	; (8000bb8 <HAL_RCC_OscConfig+0x318>)
 80008be:	2301      	movs	r3, #1
 80008c0:	49be      	ldr	r1, [pc, #760]	; (8000bbc <HAL_RCC_OscConfig+0x31c>)
 80008c2:	2a00      	cmp	r2, #0
 80008c4:	f000 8115 	beq.w	8000af2 <HAL_RCC_OscConfig+0x252>
 80008c8:	fa93 f2a3 	rbit	r2, r3
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80008cc:	fab2 f282 	clz	r2, r2
 80008d0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80008d4:	f7ff fc66 	bl	80001a4 <HAL_GetTick>
 80008d8:	2602      	movs	r6, #2
 80008da:	4607      	mov	r7, r0
 80008dc:	fa96 f3a6 	rbit	r3, r6
 80008e0:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80008e6:	fa96 f3a6 	rbit	r3, r6
 80008ea:	fab3 f383 	clz	r3, r3
 80008ee:	f003 031f 	and.w	r3, r3, #31
 80008f2:	fa22 f303 	lsr.w	r3, r2, r3
 80008f6:	07db      	lsls	r3, r3, #31
 80008f8:	f140 80f4 	bpl.w	8000ae4 <HAL_RCC_OscConfig+0x244>
          return HAL_TIMEOUT;
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      HAL_Delay(1);
 80008fc:	2001      	movs	r0, #1
 80008fe:	f7ff fc57 	bl	80001b0 <HAL_Delay>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000902:	682b      	ldr	r3, [r5, #0]
 8000904:	0759      	lsls	r1, r3, #29
 8000906:	f100 8114 	bmi.w	8000b32 <HAL_RCC_OscConfig+0x292>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800090a:	69ea      	ldr	r2, [r5, #28]
 800090c:	2a00      	cmp	r2, #0
 800090e:	f040 8193 	bne.w	8000c38 <HAL_RCC_OscConfig+0x398>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000912:	2000      	movs	r0, #0
 8000914:	e020      	b.n	8000958 <HAL_RCC_OscConfig+0xb8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000916:	4ca8      	ldr	r4, [pc, #672]	; (8000bb8 <HAL_RCC_OscConfig+0x318>)
 8000918:	6863      	ldr	r3, [r4, #4]
 800091a:	f003 030c 	and.w	r3, r3, #12
 800091e:	2b04      	cmp	r3, #4
 8000920:	d007      	beq.n	8000932 <HAL_RCC_OscConfig+0x92>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000922:	6863      	ldr	r3, [r4, #4]
 8000924:	f003 030c 	and.w	r3, r3, #12
 8000928:	2b08      	cmp	r3, #8
 800092a:	d118      	bne.n	800095e <HAL_RCC_OscConfig+0xbe>
 800092c:	6863      	ldr	r3, [r4, #4]
 800092e:	03d8      	lsls	r0, r3, #15
 8000930:	d515      	bpl.n	800095e <HAL_RCC_OscConfig+0xbe>
 8000932:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000936:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800093a:	6822      	ldr	r2, [r4, #0]
 800093c:	fa93 f3a3 	rbit	r3, r3
 8000940:	fab3 f383 	clz	r3, r3
 8000944:	f003 031f 	and.w	r3, r3, #31
 8000948:	fa22 f303 	lsr.w	r3, r2, r3
 800094c:	07d9      	lsls	r1, r3, #31
 800094e:	d5ad      	bpl.n	80008ac <HAL_RCC_OscConfig+0xc>
 8000950:	686b      	ldr	r3, [r5, #4]
 8000952:	2b00      	cmp	r3, #0
 8000954:	d1aa      	bne.n	80008ac <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000956:	2001      	movs	r0, #1
}
 8000958:	b003      	add	sp, #12
 800095a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800095e:	686b      	ldr	r3, [r5, #4]
 8000960:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000964:	d11c      	bne.n	80009a0 <HAL_RCC_OscConfig+0x100>
 8000966:	6823      	ldr	r3, [r4, #0]
 8000968:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800096c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800096e:	f7ff fc19 	bl	80001a4 <HAL_GetTick>
 8000972:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000976:	4607      	mov	r7, r0
 8000978:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800097c:	6822      	ldr	r2, [r4, #0]
 800097e:	fa96 f3a6 	rbit	r3, r6
 8000982:	fab3 f383 	clz	r3, r3
 8000986:	f003 031f 	and.w	r3, r3, #31
 800098a:	fa22 f303 	lsr.w	r3, r2, r3
 800098e:	07da      	lsls	r2, r3, #31
 8000990:	d48c      	bmi.n	80008ac <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000992:	f7ff fc07 	bl	80001a4 <HAL_GetTick>
 8000996:	1bc0      	subs	r0, r0, r7
 8000998:	2864      	cmp	r0, #100	; 0x64
 800099a:	d9ed      	bls.n	8000978 <HAL_RCC_OscConfig+0xd8>
            return HAL_TIMEOUT;
 800099c:	2003      	movs	r0, #3
 800099e:	e7db      	b.n	8000958 <HAL_RCC_OscConfig+0xb8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80009a0:	bb03      	cbnz	r3, 80009e4 <HAL_RCC_OscConfig+0x144>
 80009a2:	6823      	ldr	r3, [r4, #0]
 80009a4:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 80009a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80009ac:	6023      	str	r3, [r4, #0]
 80009ae:	6823      	ldr	r3, [r4, #0]
 80009b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80009b4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80009b6:	f7ff fbf5 	bl	80001a4 <HAL_GetTick>
 80009ba:	4607      	mov	r7, r0
 80009bc:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009c0:	6822      	ldr	r2, [r4, #0]
 80009c2:	fa96 f3a6 	rbit	r3, r6
 80009c6:	fab3 f383 	clz	r3, r3
 80009ca:	f003 031f 	and.w	r3, r3, #31
 80009ce:	fa22 f303 	lsr.w	r3, r2, r3
 80009d2:	07db      	lsls	r3, r3, #31
 80009d4:	f57f af6a 	bpl.w	80008ac <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009d8:	f7ff fbe4 	bl	80001a4 <HAL_GetTick>
 80009dc:	1bc0      	subs	r0, r0, r7
 80009de:	2864      	cmp	r0, #100	; 0x64
 80009e0:	d9ec      	bls.n	80009bc <HAL_RCC_OscConfig+0x11c>
 80009e2:	e7db      	b.n	800099c <HAL_RCC_OscConfig+0xfc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80009e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80009e8:	6823      	ldr	r3, [r4, #0]
 80009ea:	d103      	bne.n	80009f4 <HAL_RCC_OscConfig+0x154>
 80009ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009f0:	6023      	str	r3, [r4, #0]
 80009f2:	e7b8      	b.n	8000966 <HAL_RCC_OscConfig+0xc6>
 80009f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80009f8:	6023      	str	r3, [r4, #0]
 80009fa:	6823      	ldr	r3, [r4, #0]
 80009fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a00:	e7b4      	b.n	800096c <HAL_RCC_OscConfig+0xcc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000a02:	4c6d      	ldr	r4, [pc, #436]	; (8000bb8 <HAL_RCC_OscConfig+0x318>)
 8000a04:	6863      	ldr	r3, [r4, #4]
 8000a06:	f013 0f0c 	tst.w	r3, #12
 8000a0a:	d007      	beq.n	8000a1c <HAL_RCC_OscConfig+0x17c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000a0c:	6863      	ldr	r3, [r4, #4]
 8000a0e:	f003 030c 	and.w	r3, r3, #12
 8000a12:	2b08      	cmp	r3, #8
 8000a14:	d120      	bne.n	8000a58 <HAL_RCC_OscConfig+0x1b8>
 8000a16:	6863      	ldr	r3, [r4, #4]
 8000a18:	03df      	lsls	r7, r3, #15
 8000a1a:	d41d      	bmi.n	8000a58 <HAL_RCC_OscConfig+0x1b8>
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a22:	6822      	ldr	r2, [r4, #0]
 8000a24:	fa93 f3a3 	rbit	r3, r3
 8000a28:	fab3 f383 	clz	r3, r3
 8000a2c:	f003 031f 	and.w	r3, r3, #31
 8000a30:	fa22 f303 	lsr.w	r3, r2, r3
 8000a34:	07de      	lsls	r6, r3, #31
 8000a36:	d502      	bpl.n	8000a3e <HAL_RCC_OscConfig+0x19e>
 8000a38:	692b      	ldr	r3, [r5, #16]
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d18b      	bne.n	8000956 <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a3e:	6821      	ldr	r1, [r4, #0]
 8000a40:	23f8      	movs	r3, #248	; 0xf8
 8000a42:	fa93 f3a3 	rbit	r3, r3
 8000a46:	fab3 f283 	clz	r2, r3
 8000a4a:	696b      	ldr	r3, [r5, #20]
 8000a4c:	4093      	lsls	r3, r2
 8000a4e:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8000a52:	4313      	orrs	r3, r2
 8000a54:	6023      	str	r3, [r4, #0]
 8000a56:	e72d      	b.n	80008b4 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000a58:	692a      	ldr	r2, [r5, #16]
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	b302      	cbz	r2, 8000aa0 <HAL_RCC_OscConfig+0x200>
 8000a5e:	fa93 f2a3 	rbit	r2, r3
        __HAL_RCC_HSI_ENABLE();
 8000a62:	fab2 f282 	clz	r2, r2
 8000a66:	0092      	lsls	r2, r2, #2
 8000a68:	f102 4284 	add.w	r2, r2, #1107296256	; 0x42000000
 8000a6c:	f502 0284 	add.w	r2, r2, #4325376	; 0x420000
 8000a70:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000a72:	f7ff fb97 	bl	80001a4 <HAL_GetTick>
 8000a76:	2602      	movs	r6, #2
 8000a78:	4607      	mov	r7, r0
 8000a7a:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a7e:	6822      	ldr	r2, [r4, #0]
 8000a80:	fa96 f3a6 	rbit	r3, r6
 8000a84:	fab3 f383 	clz	r3, r3
 8000a88:	f003 031f 	and.w	r3, r3, #31
 8000a8c:	fa22 f303 	lsr.w	r3, r2, r3
 8000a90:	07d8      	lsls	r0, r3, #31
 8000a92:	d4d4      	bmi.n	8000a3e <HAL_RCC_OscConfig+0x19e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a94:	f7ff fb86 	bl	80001a4 <HAL_GetTick>
 8000a98:	1bc0      	subs	r0, r0, r7
 8000a9a:	2802      	cmp	r0, #2
 8000a9c:	d9ed      	bls.n	8000a7a <HAL_RCC_OscConfig+0x1da>
 8000a9e:	e77d      	b.n	800099c <HAL_RCC_OscConfig+0xfc>
 8000aa0:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 8000aa4:	fab3 f383 	clz	r3, r3
 8000aa8:	009b      	lsls	r3, r3, #2
 8000aaa:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8000aae:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8000ab2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ab4:	f7ff fb76 	bl	80001a4 <HAL_GetTick>
 8000ab8:	2602      	movs	r6, #2
 8000aba:	4607      	mov	r7, r0
 8000abc:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ac0:	6822      	ldr	r2, [r4, #0]
 8000ac2:	fa96 f3a6 	rbit	r3, r6
 8000ac6:	fab3 f383 	clz	r3, r3
 8000aca:	f003 031f 	and.w	r3, r3, #31
 8000ace:	fa22 f303 	lsr.w	r3, r2, r3
 8000ad2:	07d9      	lsls	r1, r3, #31
 8000ad4:	f57f aeee 	bpl.w	80008b4 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ad8:	f7ff fb64 	bl	80001a4 <HAL_GetTick>
 8000adc:	1bc0      	subs	r0, r0, r7
 8000ade:	2802      	cmp	r0, #2
 8000ae0:	d9ec      	bls.n	8000abc <HAL_RCC_OscConfig+0x21c>
 8000ae2:	e75b      	b.n	800099c <HAL_RCC_OscConfig+0xfc>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ae4:	f7ff fb5e 	bl	80001a4 <HAL_GetTick>
 8000ae8:	1bc0      	subs	r0, r0, r7
 8000aea:	2802      	cmp	r0, #2
 8000aec:	f67f aef6 	bls.w	80008dc <HAL_RCC_OscConfig+0x3c>
 8000af0:	e754      	b.n	800099c <HAL_RCC_OscConfig+0xfc>
 8000af2:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_LSI_DISABLE();
 8000af6:	fab3 f383 	clz	r3, r3
 8000afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      tickstart = HAL_GetTick();
 8000afe:	f7ff fb51 	bl	80001a4 <HAL_GetTick>
 8000b02:	2602      	movs	r6, #2
 8000b04:	4607      	mov	r7, r0
 8000b06:	fa96 f3a6 	rbit	r3, r6
 8000b0a:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b0e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b10:	fa96 f3a6 	rbit	r3, r6
 8000b14:	fab3 f383 	clz	r3, r3
 8000b18:	f003 031f 	and.w	r3, r3, #31
 8000b1c:	fa22 f303 	lsr.w	r3, r2, r3
 8000b20:	07d8      	lsls	r0, r3, #31
 8000b22:	f57f aeee 	bpl.w	8000902 <HAL_RCC_OscConfig+0x62>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b26:	f7ff fb3d 	bl	80001a4 <HAL_GetTick>
 8000b2a:	1bc0      	subs	r0, r0, r7
 8000b2c:	2802      	cmp	r0, #2
 8000b2e:	d9ea      	bls.n	8000b06 <HAL_RCC_OscConfig+0x266>
 8000b30:	e734      	b.n	800099c <HAL_RCC_OscConfig+0xfc>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b32:	4c21      	ldr	r4, [pc, #132]	; (8000bb8 <HAL_RCC_OscConfig+0x318>)
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b34:	4e22      	ldr	r6, [pc, #136]	; (8000bc0 <HAL_RCC_OscConfig+0x320>)
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b36:	69e3      	ldr	r3, [r4, #28]
 8000b38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b3c:	61e3      	str	r3, [r4, #28]
 8000b3e:	69e3      	ldr	r3, [r4, #28]
 8000b40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b44:	9301      	str	r3, [sp, #4]
 8000b46:	9b01      	ldr	r3, [sp, #4]
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b48:	6833      	ldr	r3, [r6, #0]
 8000b4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b4e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000b50:	f7ff fb28 	bl	80001a4 <HAL_GetTick>
 8000b54:	4607      	mov	r7, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8000b56:	6833      	ldr	r3, [r6, #0]
 8000b58:	05da      	lsls	r2, r3, #23
 8000b5a:	d526      	bpl.n	8000baa <HAL_RCC_OscConfig+0x30a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b5c:	68eb      	ldr	r3, [r5, #12]
 8000b5e:	2b01      	cmp	r3, #1
 8000b60:	d130      	bne.n	8000bc4 <HAL_RCC_OscConfig+0x324>
 8000b62:	6a23      	ldr	r3, [r4, #32]
 8000b64:	f043 0301 	orr.w	r3, r3, #1
 8000b68:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000b6a:	f7ff fb1b 	bl	80001a4 <HAL_GetTick>
 8000b6e:	2602      	movs	r6, #2
 8000b70:	4681      	mov	r9, r0
 8000b72:	46b0      	mov	r8, r6
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b74:	f241 3788 	movw	r7, #5000	; 0x1388
 8000b78:	fa96 f3a6 	rbit	r3, r6
 8000b7c:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d055      	beq.n	8000c30 <HAL_RCC_OscConfig+0x390>
 8000b84:	6a22      	ldr	r2, [r4, #32]
 8000b86:	fa98 f3a8 	rbit	r3, r8
 8000b8a:	fab3 f383 	clz	r3, r3
 8000b8e:	f003 031f 	and.w	r3, r3, #31
 8000b92:	fa22 f303 	lsr.w	r3, r2, r3
 8000b96:	07db      	lsls	r3, r3, #31
 8000b98:	f53f aeb7 	bmi.w	800090a <HAL_RCC_OscConfig+0x6a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b9c:	f7ff fb02 	bl	80001a4 <HAL_GetTick>
 8000ba0:	eba0 0009 	sub.w	r0, r0, r9
 8000ba4:	42b8      	cmp	r0, r7
 8000ba6:	d9e7      	bls.n	8000b78 <HAL_RCC_OscConfig+0x2d8>
 8000ba8:	e6f8      	b.n	800099c <HAL_RCC_OscConfig+0xfc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000baa:	f7ff fafb 	bl	80001a4 <HAL_GetTick>
 8000bae:	1bc0      	subs	r0, r0, r7
 8000bb0:	2864      	cmp	r0, #100	; 0x64
 8000bb2:	d9d0      	bls.n	8000b56 <HAL_RCC_OscConfig+0x2b6>
 8000bb4:	e6f2      	b.n	800099c <HAL_RCC_OscConfig+0xfc>
 8000bb6:	bf00      	nop
 8000bb8:	40021000 	.word	0x40021000
 8000bbc:	42420480 	.word	0x42420480
 8000bc0:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bc4:	bb33      	cbnz	r3, 8000c14 <HAL_RCC_OscConfig+0x374>
 8000bc6:	6a23      	ldr	r3, [r4, #32]
 8000bc8:	2602      	movs	r6, #2
 8000bca:	f023 0301 	bic.w	r3, r3, #1
 8000bce:	6223      	str	r3, [r4, #32]
 8000bd0:	6a23      	ldr	r3, [r4, #32]
 8000bd2:	4637      	mov	r7, r6
 8000bd4:	f023 0304 	bic.w	r3, r3, #4
 8000bd8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000bda:	f7ff fae3 	bl	80001a4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000bde:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000be2:	4680      	mov	r8, r0
 8000be4:	fa96 f3a6 	rbit	r3, r6
 8000be8:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000bec:	b313      	cbz	r3, 8000c34 <HAL_RCC_OscConfig+0x394>
 8000bee:	6a22      	ldr	r2, [r4, #32]
 8000bf0:	fa97 f3a7 	rbit	r3, r7
 8000bf4:	fab3 f383 	clz	r3, r3
 8000bf8:	f003 031f 	and.w	r3, r3, #31
 8000bfc:	fa22 f303 	lsr.w	r3, r2, r3
 8000c00:	07d8      	lsls	r0, r3, #31
 8000c02:	f57f ae82 	bpl.w	800090a <HAL_RCC_OscConfig+0x6a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c06:	f7ff facd 	bl	80001a4 <HAL_GetTick>
 8000c0a:	eba0 0008 	sub.w	r0, r0, r8
 8000c0e:	4548      	cmp	r0, r9
 8000c10:	d9e8      	bls.n	8000be4 <HAL_RCC_OscConfig+0x344>
 8000c12:	e6c3      	b.n	800099c <HAL_RCC_OscConfig+0xfc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c14:	2b05      	cmp	r3, #5
 8000c16:	6a23      	ldr	r3, [r4, #32]
 8000c18:	d103      	bne.n	8000c22 <HAL_RCC_OscConfig+0x382>
 8000c1a:	f043 0304 	orr.w	r3, r3, #4
 8000c1e:	6223      	str	r3, [r4, #32]
 8000c20:	e79f      	b.n	8000b62 <HAL_RCC_OscConfig+0x2c2>
 8000c22:	f023 0301 	bic.w	r3, r3, #1
 8000c26:	6223      	str	r3, [r4, #32]
 8000c28:	6a23      	ldr	r3, [r4, #32]
 8000c2a:	f023 0304 	bic.w	r3, r3, #4
 8000c2e:	e79b      	b.n	8000b68 <HAL_RCC_OscConfig+0x2c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c30:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000c32:	e7a8      	b.n	8000b86 <HAL_RCC_OscConfig+0x2e6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c34:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000c36:	e7db      	b.n	8000bf0 <HAL_RCC_OscConfig+0x350>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c38:	4c44      	ldr	r4, [pc, #272]	; (8000d4c <HAL_RCC_OscConfig+0x4ac>)
 8000c3a:	6863      	ldr	r3, [r4, #4]
 8000c3c:	f003 030c 	and.w	r3, r3, #12
 8000c40:	2b08      	cmp	r3, #8
 8000c42:	f43f ae88 	beq.w	8000956 <HAL_RCC_OscConfig+0xb6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c46:	2a02      	cmp	r2, #2
 8000c48:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000c4c:	d159      	bne.n	8000d02 <HAL_RCC_OscConfig+0x462>
 8000c4e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8000c52:	fab3 f383 	clz	r3, r3
 8000c56:	2200      	movs	r2, #0
 8000c58:	009b      	lsls	r3, r3, #2
 8000c5a:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8000c5e:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8000c62:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000c64:	f7ff fa9e 	bl	80001a4 <HAL_GetTick>
 8000c68:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8000c6c:	4607      	mov	r7, r0
 8000c6e:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c72:	6822      	ldr	r2, [r4, #0]
 8000c74:	fa96 f3a6 	rbit	r3, r6
 8000c78:	fab3 f383 	clz	r3, r3
 8000c7c:	f003 031f 	and.w	r3, r3, #31
 8000c80:	fa22 f303 	lsr.w	r3, r2, r3
 8000c84:	07d9      	lsls	r1, r3, #31
 8000c86:	d436      	bmi.n	8000cf6 <HAL_RCC_OscConfig+0x456>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000c88:	6a2b      	ldr	r3, [r5, #32]
 8000c8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c8e:	d105      	bne.n	8000c9c <HAL_RCC_OscConfig+0x3fc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c90:	6862      	ldr	r2, [r4, #4]
 8000c92:	68a9      	ldr	r1, [r5, #8]
 8000c94:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000c98:	430a      	orrs	r2, r1
 8000c9a:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c9c:	6862      	ldr	r2, [r4, #4]
 8000c9e:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000ca0:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000ca4:	430b      	orrs	r3, r1
 8000ca6:	4313      	orrs	r3, r2
 8000ca8:	6063      	str	r3, [r4, #4]
 8000caa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000cae:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8000cb2:	fab3 f383 	clz	r3, r3
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	009b      	lsls	r3, r3, #2
 8000cba:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8000cbe:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8000cc2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000cc4:	f7ff fa6e 	bl	80001a4 <HAL_GetTick>
 8000cc8:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8000ccc:	4606      	mov	r6, r0
 8000cce:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000cd2:	6822      	ldr	r2, [r4, #0]
 8000cd4:	fa95 f3a5 	rbit	r3, r5
 8000cd8:	fab3 f383 	clz	r3, r3
 8000cdc:	f003 031f 	and.w	r3, r3, #31
 8000ce0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ce4:	07da      	lsls	r2, r3, #31
 8000ce6:	f53f ae14 	bmi.w	8000912 <HAL_RCC_OscConfig+0x72>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000cea:	f7ff fa5b 	bl	80001a4 <HAL_GetTick>
 8000cee:	1b80      	subs	r0, r0, r6
 8000cf0:	2802      	cmp	r0, #2
 8000cf2:	d9ec      	bls.n	8000cce <HAL_RCC_OscConfig+0x42e>
 8000cf4:	e652      	b.n	800099c <HAL_RCC_OscConfig+0xfc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000cf6:	f7ff fa55 	bl	80001a4 <HAL_GetTick>
 8000cfa:	1bc0      	subs	r0, r0, r7
 8000cfc:	2802      	cmp	r0, #2
 8000cfe:	d9b6      	bls.n	8000c6e <HAL_RCC_OscConfig+0x3ce>
 8000d00:	e64c      	b.n	800099c <HAL_RCC_OscConfig+0xfc>
 8000d02:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8000d06:	fab3 f383 	clz	r3, r3
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	009b      	lsls	r3, r3, #2
 8000d0e:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8000d12:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8000d16:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000d18:	f7ff fa44 	bl	80001a4 <HAL_GetTick>
 8000d1c:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8000d20:	4606      	mov	r6, r0
 8000d22:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d26:	6822      	ldr	r2, [r4, #0]
 8000d28:	fa95 f3a5 	rbit	r3, r5
 8000d2c:	fab3 f383 	clz	r3, r3
 8000d30:	f003 031f 	and.w	r3, r3, #31
 8000d34:	fa22 f303 	lsr.w	r3, r2, r3
 8000d38:	07db      	lsls	r3, r3, #31
 8000d3a:	f57f adea 	bpl.w	8000912 <HAL_RCC_OscConfig+0x72>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d3e:	f7ff fa31 	bl	80001a4 <HAL_GetTick>
 8000d42:	1b80      	subs	r0, r0, r6
 8000d44:	2802      	cmp	r0, #2
 8000d46:	d9ec      	bls.n	8000d22 <HAL_RCC_OscConfig+0x482>
 8000d48:	e628      	b.n	800099c <HAL_RCC_OscConfig+0xfc>
 8000d4a:	bf00      	nop
 8000d4c:	40021000 	.word	0x40021000

08000d50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000d50:	b530      	push	{r4, r5, lr}
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000d52:	4b20      	ldr	r3, [pc, #128]	; (8000dd4 <HAL_RCC_GetSysClockFreq+0x84>)
{
 8000d54:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000d56:	ac02      	add	r4, sp, #8
 8000d58:	f103 0510 	add.w	r5, r3, #16
 8000d5c:	4622      	mov	r2, r4
 8000d5e:	6818      	ldr	r0, [r3, #0]
 8000d60:	6859      	ldr	r1, [r3, #4]
 8000d62:	3308      	adds	r3, #8
 8000d64:	c203      	stmia	r2!, {r0, r1}
 8000d66:	42ab      	cmp	r3, r5
 8000d68:	4614      	mov	r4, r2
 8000d6a:	d1f7      	bne.n	8000d5c <HAL_RCC_GetSysClockFreq+0xc>
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	f88d 3004 	strb.w	r3, [sp, #4]
 8000d72:	2302      	movs	r3, #2
  uint32_t sysclockfreq = 0;
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8000d74:	4c18      	ldr	r4, [pc, #96]	; (8000dd8 <HAL_RCC_GetSysClockFreq+0x88>)
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8000d76:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000d7a:	6861      	ldr	r1, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000d7c:	f001 030c 	and.w	r3, r1, #12
 8000d80:	2b08      	cmp	r3, #8
 8000d82:	d124      	bne.n	8000dce <HAL_RCC_GetSysClockFreq+0x7e>
 8000d84:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8000d88:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 8000d8c:	fab3 f283 	clz	r2, r3
 8000d90:	f401 1370 	and.w	r3, r1, #3932160	; 0x3c0000
 8000d94:	40d3      	lsrs	r3, r2
 8000d96:	aa06      	add	r2, sp, #24
 8000d98:	4413      	add	r3, r2
 8000d9a:	f813 0c10 	ldrb.w	r0, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000d9e:	03cb      	lsls	r3, r1, #15
 8000da0:	d513      	bpl.n	8000dca <HAL_RCC_GetSysClockFreq+0x7a>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 8000da2:	6863      	ldr	r3, [r4, #4]
 8000da4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000da8:	fa92 f2a2 	rbit	r2, r2
 8000dac:	fab2 f282 	clz	r2, r2
 8000db0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000db4:	40d3      	lsrs	r3, r2
 8000db6:	aa06      	add	r2, sp, #24
 8000db8:	4413      	add	r3, r2
 8000dba:	f813 2c14 	ldrb.w	r2, [r3, #-20]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8000dbe:	4b07      	ldr	r3, [pc, #28]	; (8000ddc <HAL_RCC_GetSysClockFreq+0x8c>)
 8000dc0:	fbb3 f3f2 	udiv	r3, r3, r2
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000dc4:	4358      	muls	r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000dc6:	b007      	add	sp, #28
 8000dc8:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000dca:	4b05      	ldr	r3, [pc, #20]	; (8000de0 <HAL_RCC_GetSysClockFreq+0x90>)
 8000dcc:	e7fa      	b.n	8000dc4 <HAL_RCC_GetSysClockFreq+0x74>
      sysclockfreq = HSE_VALUE;
 8000dce:	4803      	ldr	r0, [pc, #12]	; (8000ddc <HAL_RCC_GetSysClockFreq+0x8c>)
  return sysclockfreq;
 8000dd0:	e7f9      	b.n	8000dc6 <HAL_RCC_GetSysClockFreq+0x76>
 8000dd2:	bf00      	nop
 8000dd4:	080019e0 	.word	0x080019e0
 8000dd8:	40021000 	.word	0x40021000
 8000ddc:	007a1200 	.word	0x007a1200
 8000de0:	003d0900 	.word	0x003d0900

08000de4 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000de4:	4a55      	ldr	r2, [pc, #340]	; (8000f3c <HAL_RCC_ClockConfig+0x158>)
{
 8000de6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000dea:	6813      	ldr	r3, [r2, #0]
{
 8000dec:	4606      	mov	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000dee:	f003 0307 	and.w	r3, r3, #7
 8000df2:	428b      	cmp	r3, r1
{
 8000df4:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000df6:	d330      	bcc.n	8000e5a <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000df8:	6832      	ldr	r2, [r6, #0]
 8000dfa:	0794      	lsls	r4, r2, #30
 8000dfc:	d43a      	bmi.n	8000e74 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000dfe:	07d0      	lsls	r0, r2, #31
 8000e00:	d440      	bmi.n	8000e84 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e02:	4a4e      	ldr	r2, [pc, #312]	; (8000f3c <HAL_RCC_ClockConfig+0x158>)
 8000e04:	6813      	ldr	r3, [r2, #0]
 8000e06:	f003 0307 	and.w	r3, r3, #7
 8000e0a:	429d      	cmp	r5, r3
 8000e0c:	f0c0 8084 	bcc.w	8000f18 <HAL_RCC_ClockConfig+0x134>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e10:	6832      	ldr	r2, [r6, #0]
 8000e12:	4c4b      	ldr	r4, [pc, #300]	; (8000f40 <HAL_RCC_ClockConfig+0x15c>)
 8000e14:	f012 0f04 	tst.w	r2, #4
 8000e18:	f040 8089 	bne.w	8000f2e <HAL_RCC_ClockConfig+0x14a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e1c:	0713      	lsls	r3, r2, #28
 8000e1e:	d506      	bpl.n	8000e2e <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000e20:	6863      	ldr	r3, [r4, #4]
 8000e22:	6932      	ldr	r2, [r6, #16]
 8000e24:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000e28:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000e2c:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000e2e:	f7ff ff8f 	bl	8000d50 <HAL_RCC_GetSysClockFreq>
 8000e32:	6863      	ldr	r3, [r4, #4]
 8000e34:	22f0      	movs	r2, #240	; 0xf0
 8000e36:	fa92 f2a2 	rbit	r2, r2
 8000e3a:	fab2 f282 	clz	r2, r2
 8000e3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000e42:	40d3      	lsrs	r3, r2
 8000e44:	4a3f      	ldr	r2, [pc, #252]	; (8000f44 <HAL_RCC_ClockConfig+0x160>)
 8000e46:	5cd3      	ldrb	r3, [r2, r3]
 8000e48:	40d8      	lsrs	r0, r3
 8000e4a:	4b3f      	ldr	r3, [pc, #252]	; (8000f48 <HAL_RCC_ClockConfig+0x164>)
 8000e4c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000e4e:	2000      	movs	r0, #0
 8000e50:	f7ff f97c 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 8000e54:	2000      	movs	r0, #0
}
 8000e56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e5a:	6813      	ldr	r3, [r2, #0]
 8000e5c:	f023 0307 	bic.w	r3, r3, #7
 8000e60:	430b      	orrs	r3, r1
 8000e62:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e64:	6813      	ldr	r3, [r2, #0]
 8000e66:	f003 0307 	and.w	r3, r3, #7
 8000e6a:	4299      	cmp	r1, r3
 8000e6c:	d0c4      	beq.n	8000df8 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000e6e:	2001      	movs	r0, #1
 8000e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000e74:	4932      	ldr	r1, [pc, #200]	; (8000f40 <HAL_RCC_ClockConfig+0x15c>)
 8000e76:	68b0      	ldr	r0, [r6, #8]
 8000e78:	684b      	ldr	r3, [r1, #4]
 8000e7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000e7e:	4303      	orrs	r3, r0
 8000e80:	604b      	str	r3, [r1, #4]
 8000e82:	e7bc      	b.n	8000dfe <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e84:	6872      	ldr	r2, [r6, #4]
 8000e86:	4c2e      	ldr	r4, [pc, #184]	; (8000f40 <HAL_RCC_ClockConfig+0x15c>)
 8000e88:	2a01      	cmp	r2, #1
 8000e8a:	d128      	bne.n	8000ede <HAL_RCC_ClockConfig+0xfa>
 8000e8c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e90:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e94:	6821      	ldr	r1, [r4, #0]
 8000e96:	fa93 f3a3 	rbit	r3, r3
 8000e9a:	fab3 f383 	clz	r3, r3
 8000e9e:	f003 031f 	and.w	r3, r3, #31
 8000ea2:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea6:	07d9      	lsls	r1, r3, #31
 8000ea8:	d5e1      	bpl.n	8000e6e <HAL_RCC_ClockConfig+0x8a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000eaa:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000eac:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000eb0:	f023 0303 	bic.w	r3, r3, #3
 8000eb4:	431a      	orrs	r2, r3
 8000eb6:	6062      	str	r2, [r4, #4]
    tickstart = HAL_GetTick();
 8000eb8:	f7ff f974 	bl	80001a4 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ebc:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000ebe:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d112      	bne.n	8000eea <HAL_RCC_ClockConfig+0x106>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ec4:	6863      	ldr	r3, [r4, #4]
 8000ec6:	f003 030c 	and.w	r3, r3, #12
 8000eca:	2b04      	cmp	r3, #4
 8000ecc:	d099      	beq.n	8000e02 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ece:	f7ff f969 	bl	80001a4 <HAL_GetTick>
 8000ed2:	1bc0      	subs	r0, r0, r7
 8000ed4:	4540      	cmp	r0, r8
 8000ed6:	d9f5      	bls.n	8000ec4 <HAL_RCC_ClockConfig+0xe0>
          return HAL_TIMEOUT;
 8000ed8:	2003      	movs	r0, #3
 8000eda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ede:	2a02      	cmp	r2, #2
 8000ee0:	bf0c      	ite	eq
 8000ee2:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8000ee6:	2302      	movne	r3, #2
 8000ee8:	e7d2      	b.n	8000e90 <HAL_RCC_ClockConfig+0xac>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000eea:	2b02      	cmp	r3, #2
 8000eec:	d10f      	bne.n	8000f0e <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000eee:	6863      	ldr	r3, [r4, #4]
 8000ef0:	f003 030c 	and.w	r3, r3, #12
 8000ef4:	2b08      	cmp	r3, #8
 8000ef6:	d084      	beq.n	8000e02 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ef8:	f7ff f954 	bl	80001a4 <HAL_GetTick>
 8000efc:	1bc0      	subs	r0, r0, r7
 8000efe:	4540      	cmp	r0, r8
 8000f00:	d9f5      	bls.n	8000eee <HAL_RCC_ClockConfig+0x10a>
 8000f02:	e7e9      	b.n	8000ed8 <HAL_RCC_ClockConfig+0xf4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f04:	f7ff f94e 	bl	80001a4 <HAL_GetTick>
 8000f08:	1bc0      	subs	r0, r0, r7
 8000f0a:	4540      	cmp	r0, r8
 8000f0c:	d8e4      	bhi.n	8000ed8 <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f0e:	6863      	ldr	r3, [r4, #4]
 8000f10:	f013 0f0c 	tst.w	r3, #12
 8000f14:	d1f6      	bne.n	8000f04 <HAL_RCC_ClockConfig+0x120>
 8000f16:	e774      	b.n	8000e02 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f18:	6813      	ldr	r3, [r2, #0]
 8000f1a:	f023 0307 	bic.w	r3, r3, #7
 8000f1e:	432b      	orrs	r3, r5
 8000f20:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000f22:	6813      	ldr	r3, [r2, #0]
 8000f24:	f003 0307 	and.w	r3, r3, #7
 8000f28:	429d      	cmp	r5, r3
 8000f2a:	d1a0      	bne.n	8000e6e <HAL_RCC_ClockConfig+0x8a>
 8000f2c:	e770      	b.n	8000e10 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f2e:	6863      	ldr	r3, [r4, #4]
 8000f30:	68f1      	ldr	r1, [r6, #12]
 8000f32:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f36:	430b      	orrs	r3, r1
 8000f38:	6063      	str	r3, [r4, #4]
 8000f3a:	e76f      	b.n	8000e1c <HAL_RCC_ClockConfig+0x38>
 8000f3c:	40022000 	.word	0x40022000
 8000f40:	40021000 	.word	0x40021000
 8000f44:	08001a0a 	.word	0x08001a0a
 8000f48:	20000000 	.word	0x20000000

08000f4c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000f4c:	4b01      	ldr	r3, [pc, #4]	; (8000f54 <HAL_RCC_GetHCLKFreq+0x8>)
 8000f4e:	6818      	ldr	r0, [r3, #0]
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	20000000 	.word	0x20000000

08000f58 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000f58:	6803      	ldr	r3, [r0, #0]
{
 8000f5a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000f5e:	07dc      	lsls	r4, r3, #31
{
 8000f60:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000f62:	d51e      	bpl.n	8000fa2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000f64:	4c3c      	ldr	r4, [pc, #240]	; (8001058 <HAL_RCCEx_PeriphCLKConfig+0x100>)
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f66:	4e3d      	ldr	r6, [pc, #244]	; (800105c <HAL_RCCEx_PeriphCLKConfig+0x104>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8000f68:	69e3      	ldr	r3, [r4, #28]
 8000f6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f6e:	61e3      	str	r3, [r4, #28]
 8000f70:	69e3      	ldr	r3, [r4, #28]
 8000f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f76:	9301      	str	r3, [sp, #4]
 8000f78:	9b01      	ldr	r3, [sp, #4]
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f7a:	6833      	ldr	r3, [r6, #0]
 8000f7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f80:	6033      	str	r3, [r6, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8000f82:	f7ff f90f 	bl	80001a4 <HAL_GetTick>
 8000f86:	4607      	mov	r7, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8000f88:	6833      	ldr	r3, [r6, #0]
 8000f8a:	05d8      	lsls	r0, r3, #23
 8000f8c:	d51f      	bpl.n	8000fce <HAL_RCCEx_PeriphCLKConfig+0x76>
        return HAL_TIMEOUT;
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000f8e:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000f90:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8000f94:	d124      	bne.n	8000fe0 <HAL_RCCEx_PeriphCLKConfig+0x88>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8000f96:	6a23      	ldr	r3, [r4, #32]
 8000f98:	686a      	ldr	r2, [r5, #4]
 8000f9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	6223      	str	r3, [r4, #32]
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8000fa2:	6828      	ldr	r0, [r5, #0]
 8000fa4:	0783      	lsls	r3, r0, #30
 8000fa6:	d506      	bpl.n	8000fb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8000fa8:	4a2b      	ldr	r2, [pc, #172]	; (8001058 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000faa:	68a9      	ldr	r1, [r5, #8]
 8000fac:	6853      	ldr	r3, [r2, #4]
 8000fae:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fb2:	430b      	orrs	r3, r1
 8000fb4:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8000fb6:	f010 0010 	ands.w	r0, r0, #16
 8000fba:	d00e      	beq.n	8000fda <HAL_RCCEx_PeriphCLKConfig+0x82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000fbc:	4a26      	ldr	r2, [pc, #152]	; (8001058 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000fbe:	68e9      	ldr	r1, [r5, #12]
 8000fc0:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8000fc2:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000fc4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000fc8:	430b      	orrs	r3, r1
 8000fca:	6053      	str	r3, [r2, #4]
 8000fcc:	e005      	b.n	8000fda <HAL_RCCEx_PeriphCLKConfig+0x82>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fce:	f7ff f8e9 	bl	80001a4 <HAL_GetTick>
 8000fd2:	1bc0      	subs	r0, r0, r7
 8000fd4:	2864      	cmp	r0, #100	; 0x64
 8000fd6:	d9d7      	bls.n	8000f88 <HAL_RCCEx_PeriphCLKConfig+0x30>
        return HAL_TIMEOUT;
 8000fd8:	2003      	movs	r0, #3
}
 8000fda:	b003      	add	sp, #12
 8000fdc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000fe0:	686a      	ldr	r2, [r5, #4]
 8000fe2:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d0d5      	beq.n	8000f96 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000fea:	6a21      	ldr	r1, [r4, #32]
 8000fec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ff0:	f421 7640 	bic.w	r6, r1, #768	; 0x300
 8000ff4:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8000ff8:	2701      	movs	r7, #1
 8000ffa:	fab2 f282 	clz	r2, r2
 8000ffe:	4818      	ldr	r0, [pc, #96]	; (8001060 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8001000:	f840 7022 	str.w	r7, [r0, r2, lsl #2]
 8001004:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001008:	2200      	movs	r2, #0
 800100a:	fab3 f383 	clz	r3, r3
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800100e:	07c9      	lsls	r1, r1, #31
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001010:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      RCC->BDCR = temp_reg;
 8001014:	6226      	str	r6, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001016:	d5be      	bpl.n	8000f96 <HAL_RCCEx_PeriphCLKConfig+0x3e>
        tickstart = HAL_GetTick();
 8001018:	f7ff f8c4 	bl	80001a4 <HAL_GetTick>
 800101c:	2602      	movs	r6, #2
 800101e:	4680      	mov	r8, r0
 8001020:	4637      	mov	r7, r6
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001022:	f241 3988 	movw	r9, #5000	; 0x1388
 8001026:	fa96 f3a6 	rbit	r3, r6
 800102a:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800102e:	b18b      	cbz	r3, 8001054 <HAL_RCCEx_PeriphCLKConfig+0xfc>
 8001030:	6a22      	ldr	r2, [r4, #32]
 8001032:	fa97 f3a7 	rbit	r3, r7
 8001036:	fab3 f383 	clz	r3, r3
 800103a:	f003 031f 	and.w	r3, r3, #31
 800103e:	fa22 f303 	lsr.w	r3, r2, r3
 8001042:	07da      	lsls	r2, r3, #31
 8001044:	d4a7      	bmi.n	8000f96 <HAL_RCCEx_PeriphCLKConfig+0x3e>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001046:	f7ff f8ad 	bl	80001a4 <HAL_GetTick>
 800104a:	eba0 0008 	sub.w	r0, r0, r8
 800104e:	4548      	cmp	r0, r9
 8001050:	d9e9      	bls.n	8001026 <HAL_RCCEx_PeriphCLKConfig+0xce>
 8001052:	e7c1      	b.n	8000fd8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001054:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001056:	e7ec      	b.n	8001032 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8001058:	40021000 	.word	0x40021000
 800105c:	40007000 	.word	0x40007000
 8001060:	42420400 	.word	0x42420400

08001064 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001064:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8001066:	4604      	mov	r4, r0
 8001068:	2800      	cmp	r0, #0
 800106a:	d034      	beq.n	80010d6 <HAL_SPI_Init+0x72>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));

  if(hspi->State == HAL_SPI_STATE_RESET)
 800106c:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001070:	b90b      	cbnz	r3, 8001076 <HAL_SPI_Init+0x12>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001072:	f000 fb31 	bl	80016d8 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8001076:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001078:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 800107a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 800107e:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001080:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8001082:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001086:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001088:	6863      	ldr	r3, [r4, #4]
 800108a:	69a2      	ldr	r2, [r4, #24]
 800108c:	4303      	orrs	r3, r0
 800108e:	68e0      	ldr	r0, [r4, #12]
 8001090:	4303      	orrs	r3, r0
 8001092:	6920      	ldr	r0, [r4, #16]
 8001094:	4303      	orrs	r3, r0
 8001096:	6960      	ldr	r0, [r4, #20]
 8001098:	4303      	orrs	r3, r0
 800109a:	69e0      	ldr	r0, [r4, #28]
 800109c:	4303      	orrs	r3, r0
 800109e:	6a20      	ldr	r0, [r4, #32]
 80010a0:	4303      	orrs	r3, r0
 80010a2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80010a4:	4303      	orrs	r3, r0
 80010a6:	f402 7000 	and.w	r0, r2, #512	; 0x200
 80010aa:	4303      	orrs	r3, r0
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0;
#else
  uCRCErrorWorkaroundCheck = 0;
 80010ac:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80010ae:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80010b0:	0c12      	lsrs	r2, r2, #16
 80010b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80010b4:	f002 0204 	and.w	r2, r2, #4
 80010b8:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80010ba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80010bc:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80010be:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80010c0:	69cb      	ldr	r3, [r1, #28]
 80010c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80010c6:	61cb      	str	r3, [r1, #28]
  uCRCErrorWorkaroundCheck = 0;
 80010c8:	4b04      	ldr	r3, [pc, #16]	; (80010dc <HAL_SPI_Init+0x78>)
#endif

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80010ca:	6560      	str	r0, [r4, #84]	; 0x54
  uCRCErrorWorkaroundCheck = 0;
 80010cc:	7018      	strb	r0, [r3, #0]
  hspi->State = HAL_SPI_STATE_READY;
 80010ce:	2301      	movs	r3, #1
 80010d0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
 80010d4:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80010d6:	2001      	movs	r0, #1
}
 80010d8:	bd10      	pop	{r4, pc}
 80010da:	bf00      	nop
 80010dc:	20000024 	.word	0x20000024

080010e0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80010e0:	6a03      	ldr	r3, [r0, #32]
{
 80010e2:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80010e4:	f023 0301 	bic.w	r3, r3, #1
 80010e8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80010ea:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80010ec:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80010ee:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80010f0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80010f2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80010f6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80010f8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80010fa:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80010fe:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001100:	4d0a      	ldr	r5, [pc, #40]	; (800112c <TIM_OC1_SetConfig+0x4c>)
 8001102:	42a8      	cmp	r0, r5
 8001104:	d10b      	bne.n	800111e <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001106:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001108:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800110c:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800110e:	698e      	ldr	r6, [r1, #24]
 8001110:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001112:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001116:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001118:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800111c:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800111e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001120:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001122:	684a      	ldr	r2, [r1, #4]
 8001124:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001126:	6203      	str	r3, [r0, #32]
 8001128:	bd70      	pop	{r4, r5, r6, pc}
 800112a:	bf00      	nop
 800112c:	40012c00 	.word	0x40012c00

08001130 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001130:	6a03      	ldr	r3, [r0, #32]
{
 8001132:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001134:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001138:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800113a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800113c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800113e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001140:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001142:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001146:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 8001148:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800114a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8);
 800114e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001152:	4d0b      	ldr	r5, [pc, #44]	; (8001180 <TIM_OC3_SetConfig+0x50>)
 8001154:	42a8      	cmp	r0, r5
 8001156:	d10d      	bne.n	8001174 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8001158:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800115a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8);
 800115e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8001162:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8001164:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001166:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 800116a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 800116c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8001170:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001174:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001176:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001178:	684a      	ldr	r2, [r1, #4]
 800117a:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800117c:	6203      	str	r3, [r0, #32]
 800117e:	bd70      	pop	{r4, r5, r6, pc}
 8001180:	40012c00 	.word	0x40012c00

08001184 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001184:	6a03      	ldr	r3, [r0, #32]
{
 8001186:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001188:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800118c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800118e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001190:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001192:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8001194:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001196:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 800119a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 800119e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80011a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12);
 80011a4:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80011a8:	4d06      	ldr	r5, [pc, #24]	; (80011c4 <TIM_OC4_SetConfig+0x40>)
 80011aa:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80011ac:	bf02      	ittt	eq
 80011ae:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80011b0:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80011b4:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80011b8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80011ba:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80011bc:	684a      	ldr	r2, [r1, #4]
 80011be:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80011c0:	6203      	str	r3, [r0, #32]
 80011c2:	bd30      	pop	{r4, r5, pc}
 80011c4:	40012c00 	.word	0x40012c00

080011c8 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80011c8:	4a18      	ldr	r2, [pc, #96]	; (800122c <TIM_Base_SetConfig+0x64>)
  tmpcr1 = TIMx->CR1;
 80011ca:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80011cc:	4290      	cmp	r0, r2
 80011ce:	d00a      	beq.n	80011e6 <TIM_Base_SetConfig+0x1e>
 80011d0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80011d4:	d007      	beq.n	80011e6 <TIM_Base_SetConfig+0x1e>
 80011d6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80011da:	4290      	cmp	r0, r2
 80011dc:	d003      	beq.n	80011e6 <TIM_Base_SetConfig+0x1e>
 80011de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80011e2:	4290      	cmp	r0, r2
 80011e4:	d115      	bne.n	8001212 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 80011e6:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80011e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80011ec:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80011ee:	4a0f      	ldr	r2, [pc, #60]	; (800122c <TIM_Base_SetConfig+0x64>)
 80011f0:	4290      	cmp	r0, r2
 80011f2:	d00a      	beq.n	800120a <TIM_Base_SetConfig+0x42>
 80011f4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80011f8:	d007      	beq.n	800120a <TIM_Base_SetConfig+0x42>
 80011fa:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80011fe:	4290      	cmp	r0, r2
 8001200:	d003      	beq.n	800120a <TIM_Base_SetConfig+0x42>
 8001202:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001206:	4290      	cmp	r0, r2
 8001208:	d103      	bne.n	8001212 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800120a:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800120c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001210:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001212:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001214:	688b      	ldr	r3, [r1, #8]
 8001216:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001218:	680b      	ldr	r3, [r1, #0]
 800121a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800121c:	4b03      	ldr	r3, [pc, #12]	; (800122c <TIM_Base_SetConfig+0x64>)
 800121e:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001220:	bf04      	itt	eq
 8001222:	690b      	ldreq	r3, [r1, #16]
 8001224:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001226:	2301      	movs	r3, #1
 8001228:	6143      	str	r3, [r0, #20]
 800122a:	4770      	bx	lr
 800122c:	40012c00 	.word	0x40012c00

08001230 <HAL_TIM_PWM_Init>:
{
 8001230:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001232:	4604      	mov	r4, r0
 8001234:	b1a0      	cbz	r0, 8001260 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001236:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800123a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800123e:	b91b      	cbnz	r3, 8001248 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001240:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 8001244:	f000 fae6 	bl	8001814 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001248:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800124a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800124c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001250:	1d21      	adds	r1, r4, #4
 8001252:	f7ff ffb9 	bl	80011c8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001256:	2301      	movs	r3, #1
  return HAL_OK;
 8001258:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800125a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 800125e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001260:	2001      	movs	r0, #1
}
 8001262:	bd10      	pop	{r4, pc}

08001264 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001264:	6a03      	ldr	r3, [r0, #32]
{
 8001266:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001268:	f023 0310 	bic.w	r3, r3, #16
 800126c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800126e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001270:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001272:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8);
 8001274:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001276:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 800127a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4);
 800127e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001280:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4);
 8001284:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001288:	4d0b      	ldr	r5, [pc, #44]	; (80012b8 <TIM_OC2_SetConfig+0x54>)
 800128a:	42a8      	cmp	r0, r5
 800128c:	d10d      	bne.n	80012aa <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4);
 800128e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001290:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8001294:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001298:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 800129a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800129c:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80012a0:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80012a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80012a6:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 80012aa:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80012ac:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80012ae:	684a      	ldr	r2, [r1, #4]
 80012b0:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80012b2:	6203      	str	r3, [r0, #32]
 80012b4:	bd70      	pop	{r4, r5, r6, pc}
 80012b6:	bf00      	nop
 80012b8:	40012c00 	.word	0x40012c00

080012bc <HAL_TIM_PWM_ConfigChannel>:
{
 80012bc:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80012be:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
{
 80012c2:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	f04f 0002 	mov.w	r0, #2
 80012ca:	d025      	beq.n	8001318 <HAL_TIM_PWM_ConfigChannel+0x5c>
 80012cc:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80012ce:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  __HAL_LOCK(htim);
 80012d2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  switch (Channel)
 80012d6:	2a0c      	cmp	r2, #12
 80012d8:	d818      	bhi.n	800130c <HAL_TIM_PWM_ConfigChannel+0x50>
 80012da:	e8df f002 	tbb	[pc, r2]
 80012de:	1707      	.short	0x1707
 80012e0:	171e1717 	.word	0x171e1717
 80012e4:	172f1717 	.word	0x172f1717
 80012e8:	1717      	.short	0x1717
 80012ea:	40          	.byte	0x40
 80012eb:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80012ec:	6820      	ldr	r0, [r4, #0]
 80012ee:	f7ff fef7 	bl	80010e0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80012f2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80012f4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80012f6:	699a      	ldr	r2, [r3, #24]
 80012f8:	f042 0208 	orr.w	r2, r2, #8
 80012fc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80012fe:	699a      	ldr	r2, [r3, #24]
 8001300:	f022 0204 	bic.w	r2, r2, #4
 8001304:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001306:	699a      	ldr	r2, [r3, #24]
 8001308:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800130a:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 800130c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800130e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001310:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8001314:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8001318:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800131a:	6820      	ldr	r0, [r4, #0]
 800131c:	f7ff ffa2 	bl	8001264 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001320:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001322:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001324:	699a      	ldr	r2, [r3, #24]
 8001326:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800132a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800132c:	699a      	ldr	r2, [r3, #24]
 800132e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001332:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001334:	699a      	ldr	r2, [r3, #24]
 8001336:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800133a:	e7e6      	b.n	800130a <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800133c:	6820      	ldr	r0, [r4, #0]
 800133e:	f7ff fef7 	bl	8001130 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001342:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001344:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001346:	69da      	ldr	r2, [r3, #28]
 8001348:	f042 0208 	orr.w	r2, r2, #8
 800134c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800134e:	69da      	ldr	r2, [r3, #28]
 8001350:	f022 0204 	bic.w	r2, r2, #4
 8001354:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001356:	69da      	ldr	r2, [r3, #28]
 8001358:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800135a:	61da      	str	r2, [r3, #28]
    break;
 800135c:	e7d6      	b.n	800130c <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800135e:	6820      	ldr	r0, [r4, #0]
 8001360:	f7ff ff10 	bl	8001184 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001364:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001366:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001368:	69da      	ldr	r2, [r3, #28]
 800136a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800136e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001370:	69da      	ldr	r2, [r3, #28]
 8001372:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001376:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001378:	69da      	ldr	r2, [r3, #28]
 800137a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800137e:	e7ec      	b.n	800135a <HAL_TIM_PWM_ConfigChannel+0x9e>

08001380 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001380:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8001382:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001384:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8001386:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001388:	ea23 0304 	bic.w	r3, r3, r4
 800138c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800138e:	6a03      	ldr	r3, [r0, #32]
 8001390:	408a      	lsls	r2, r1
 8001392:	431a      	orrs	r2, r3
 8001394:	6202      	str	r2, [r0, #32]
 8001396:	bd10      	pop	{r4, pc}

08001398 <HAL_TIM_PWM_Start>:
{
 8001398:	b510      	push	{r4, lr}
 800139a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800139c:	2201      	movs	r2, #1
 800139e:	6800      	ldr	r0, [r0, #0]
 80013a0:	f7ff ffee 	bl	8001380 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80013a4:	6823      	ldr	r3, [r4, #0]
 80013a6:	4a06      	ldr	r2, [pc, #24]	; (80013c0 <HAL_TIM_PWM_Start+0x28>)
}
 80013a8:	2000      	movs	r0, #0
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80013aa:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 80013ac:	bf02      	ittt	eq
 80013ae:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80013b0:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 80013b4:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 80013b6:	681a      	ldr	r2, [r3, #0]
 80013b8:	f042 0201 	orr.w	r2, r2, #1
 80013bc:	601a      	str	r2, [r3, #0]
}
 80013be:	bd10      	pop	{r4, pc}
 80013c0:	40012c00 	.word	0x40012c00

080013c4 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 80013c4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
{
 80013c8:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	f04f 0302 	mov.w	r3, #2
 80013d0:	d016      	beq.n	8001400 <HAL_TIMEx_ConfigBreakDeadTime+0x3c>

  htim->State = HAL_TIM_STATE_BUSY;
 80013d2:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  htim->Instance->BDTR = (uint32_t)sBreakDeadTimeConfig->OffStateRunMode  |
 80013d6:	e891 0018 	ldmia.w	r1, {r3, r4}
 80013da:	4323      	orrs	r3, r4
                                   sBreakDeadTimeConfig->OffStateIDLEMode |
 80013dc:	688c      	ldr	r4, [r1, #8]
  htim->Instance->BDTR = (uint32_t)sBreakDeadTimeConfig->OffStateRunMode  |
 80013de:	6802      	ldr	r2, [r0, #0]
                                   sBreakDeadTimeConfig->OffStateIDLEMode |
 80013e0:	4323      	orrs	r3, r4
                                   sBreakDeadTimeConfig->LockLevel        |
 80013e2:	68cc      	ldr	r4, [r1, #12]
 80013e4:	4323      	orrs	r3, r4
                                   sBreakDeadTimeConfig->DeadTime         |
 80013e6:	690c      	ldr	r4, [r1, #16]
 80013e8:	4323      	orrs	r3, r4
                                   sBreakDeadTimeConfig->BreakState       |
 80013ea:	694c      	ldr	r4, [r1, #20]
                                   sBreakDeadTimeConfig->BreakPolarity    |
 80013ec:	6989      	ldr	r1, [r1, #24]
                                   sBreakDeadTimeConfig->BreakState       |
 80013ee:	4323      	orrs	r3, r4
                                   sBreakDeadTimeConfig->BreakPolarity    |
 80013f0:	430b      	orrs	r3, r1
  htim->Instance->BDTR = (uint32_t)sBreakDeadTimeConfig->OffStateRunMode  |
 80013f2:	6453      	str	r3, [r2, #68]	; 0x44
                                   sBreakDeadTimeConfig->AutomaticOutput;


  htim->State = HAL_TIM_STATE_READY;
 80013f4:	2301      	movs	r3, #1
 80013f6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80013fa:	2300      	movs	r3, #0
 80013fc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8001400:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001402:	bd10      	pop	{r4, pc}

08001404 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8001404:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
{
 8001408:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 800140a:	2b01      	cmp	r3, #1
 800140c:	f04f 0302 	mov.w	r3, #2
 8001410:	d018      	beq.n	8001444 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8001412:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001416:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001418:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800141a:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800141c:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800141e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001422:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001424:	685a      	ldr	r2, [r3, #4]
 8001426:	4322      	orrs	r2, r4
 8001428:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800142a:	689a      	ldr	r2, [r3, #8]
 800142c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001430:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001432:	689a      	ldr	r2, [r3, #8]
 8001434:	430a      	orrs	r2, r1
 8001436:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8001438:	2301      	movs	r3, #1
 800143a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  __HAL_UNLOCK(htim);
 800143e:	2300      	movs	r3, #0
 8001440:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8001444:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001446:	bd10      	pop	{r4, pc}

08001448 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001448:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 800144a:	4813      	ldr	r0, [pc, #76]	; (8001498 <MX_ADC1_Init+0x50>)
 800144c:	4b13      	ldr	r3, [pc, #76]	; (800149c <MX_ADC1_Init+0x54>)
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800144e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  hadc1.Instance = ADC1;
 8001452:	6003      	str	r3, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001454:	2300      	movs	r3, #0
 8001456:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001458:	60c3      	str	r3, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800145a:	6143      	str	r3, [r0, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800145c:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 1;
 800145e:	2301      	movs	r3, #1
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001460:	61c2      	str	r2, [r0, #28]
  hadc1.Init.NbrOfConversion = 1;
 8001462:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001464:	f7ff f830 	bl	80004c8 <HAL_ADC_Init>
 8001468:	b118      	cbz	r0, 8001472 <MX_ADC1_Init+0x2a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800146a:	2143      	movs	r1, #67	; 0x43
 800146c:	480c      	ldr	r0, [pc, #48]	; (80014a0 <MX_ADC1_Init+0x58>)
 800146e:	f000 f909 	bl	8001684 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_3;
 8001472:	2303      	movs	r3, #3
 8001474:	9301      	str	r3, [sp, #4]
  sConfig.Rank = 1;
 8001476:	2301      	movs	r3, #1
 8001478:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800147a:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800147c:	a901      	add	r1, sp, #4
 800147e:	4806      	ldr	r0, [pc, #24]	; (8001498 <MX_ADC1_Init+0x50>)
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001480:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001482:	f7fe fea5 	bl	80001d0 <HAL_ADC_ConfigChannel>
 8001486:	b118      	cbz	r0, 8001490 <MX_ADC1_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001488:	214d      	movs	r1, #77	; 0x4d
 800148a:	4805      	ldr	r0, [pc, #20]	; (80014a0 <MX_ADC1_Init+0x58>)
 800148c:	f000 f8fa 	bl	8001684 <_Error_Handler>
  }

}
 8001490:	b005      	add	sp, #20
 8001492:	f85d fb04 	ldr.w	pc, [sp], #4
 8001496:	bf00      	nop
 8001498:	20000028 	.word	0x20000028
 800149c:	40012400 	.word	0x40012400
 80014a0:	080019f0 	.word	0x080019f0

080014a4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80014a4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 80014a6:	6802      	ldr	r2, [r0, #0]
 80014a8:	4b0c      	ldr	r3, [pc, #48]	; (80014dc <HAL_ADC_MspInit+0x38>)
 80014aa:	429a      	cmp	r2, r3
 80014ac:	d112      	bne.n	80014d4 <HAL_ADC_MspInit+0x30>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014ae:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80014b2:	699a      	ldr	r2, [r3, #24]
    /**ADC1 GPIO Configuration    
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b4:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80014ba:	619a      	str	r2, [r3, #24]
 80014bc:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014be:	4808      	ldr	r0, [pc, #32]	; (80014e0 <HAL_ADC_MspInit+0x3c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014c4:	9301      	str	r3, [sp, #4]
 80014c6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80014c8:	2308      	movs	r3, #8
 80014ca:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014cc:	2303      	movs	r3, #3
 80014ce:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d0:	f7ff f8fc 	bl	80006cc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80014d4:	b007      	add	sp, #28
 80014d6:	f85d fb04 	ldr.w	pc, [sp], #4
 80014da:	bf00      	nop
 80014dc:	40012400 	.word	0x40012400
 80014e0:	40010800 	.word	0x40010800

080014e4 <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014e4:	4b24      	ldr	r3, [pc, #144]	; (8001578 <MX_GPIO_Init+0x94>)
{
 80014e6:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014e8:	699a      	ldr	r2, [r3, #24]
{
 80014ea:	b089      	sub	sp, #36	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ec:	f042 0210 	orr.w	r2, r2, #16
 80014f0:	619a      	str	r2, [r3, #24]
 80014f2:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80014f4:	4f21      	ldr	r7, [pc, #132]	; (800157c <MX_GPIO_Init+0x98>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f6:	f002 0210 	and.w	r2, r2, #16
 80014fa:	9200      	str	r2, [sp, #0]
 80014fc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014fe:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001500:	4c1f      	ldr	r4, [pc, #124]	; (8001580 <MX_GPIO_Init+0x9c>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001502:	f042 0220 	orr.w	r2, r2, #32
 8001506:	619a      	str	r2, [r3, #24]
 8001508:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800150a:	4638      	mov	r0, r7
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800150c:	f002 0220 	and.w	r2, r2, #32
 8001510:	9201      	str	r2, [sp, #4]
 8001512:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001514:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001516:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800151a:	f042 0204 	orr.w	r2, r2, #4
 800151e:	619a      	str	r2, [r3, #24]
 8001520:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001522:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001524:	f002 0204 	and.w	r2, r2, #4
 8001528:	9202      	str	r2, [sp, #8]
 800152a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800152c:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152e:	2502      	movs	r5, #2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001530:	f042 0208 	orr.w	r2, r2, #8
 8001534:	619a      	str	r2, [r3, #24]
 8001536:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001538:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800153a:	f003 0308 	and.w	r3, r3, #8
 800153e:	9303      	str	r3, [sp, #12]
 8001540:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001542:	f7ff f9a3 	bl	800088c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001546:	2200      	movs	r2, #0
 8001548:	4620      	mov	r0, r4
 800154a:	2120      	movs	r1, #32
 800154c:	f7ff f99e 	bl	800088c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001550:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001554:	a904      	add	r1, sp, #16
 8001556:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001558:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800155a:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155c:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800155e:	f7ff f8b5 	bl	80006cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001562:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001564:	a904      	add	r1, sp, #16
 8001566:	4620      	mov	r0, r4
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001568:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800156a:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156c:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800156e:	f7ff f8ad 	bl	80006cc <HAL_GPIO_Init>

}
 8001572:	b009      	add	sp, #36	; 0x24
 8001574:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001576:	bf00      	nop
 8001578:	40021000 	.word	0x40021000
 800157c:	40011000 	.word	0x40011000
 8001580:	40010c00 	.word	0x40010c00

08001584 <SystemClock_Config>:
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001584:	2301      	movs	r3, #1
{
 8001586:	b510      	push	{r4, lr}
 8001588:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800158a:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800158c:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800158e:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001590:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001592:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001594:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001596:	940a      	str	r4, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001598:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800159a:	f7ff f981 	bl	80008a0 <HAL_RCC_OscConfig>
 800159e:	4601      	mov	r1, r0
 80015a0:	b100      	cbz	r0, 80015a4 <SystemClock_Config+0x20>
 80015a2:	e7fe      	b.n	80015a2 <SystemClock_Config+0x1e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015a4:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80015a6:	9006      	str	r0, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015a8:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015aa:	9008      	str	r0, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015ac:	9009      	str	r0, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015ae:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015b0:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015b2:	f7ff fc17 	bl	8000de4 <HAL_RCC_ClockConfig>
 80015b6:	b100      	cbz	r0, 80015ba <SystemClock_Config+0x36>
 80015b8:	e7fe      	b.n	80015b8 <SystemClock_Config+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80015ba:	9003      	str	r0, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015bc:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80015be:	9401      	str	r4, [sp, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015c0:	f7ff fcca 	bl	8000f58 <HAL_RCCEx_PeriphCLKConfig>
 80015c4:	4604      	mov	r4, r0
 80015c6:	b100      	cbz	r0, 80015ca <SystemClock_Config+0x46>
 80015c8:	e7fe      	b.n	80015c8 <SystemClock_Config+0x44>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80015ca:	f7ff fcbf 	bl	8000f4c <HAL_RCC_GetHCLKFreq>
 80015ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015d2:	fbb0 f0f3 	udiv	r0, r0, r3
 80015d6:	f7ff f851 	bl	800067c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80015da:	2004      	movs	r0, #4
 80015dc:	f7ff f864 	bl	80006a8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80015e0:	4622      	mov	r2, r4
 80015e2:	4621      	mov	r1, r4
 80015e4:	f04f 30ff 	mov.w	r0, #4294967295
 80015e8:	f7ff f814 	bl	8000614 <HAL_NVIC_SetPriority>
}
 80015ec:	b014      	add	sp, #80	; 0x50
 80015ee:	bd10      	pop	{r4, pc}

080015f0 <main>:
{
 80015f0:	b508      	push	{r3, lr}
  HAL_Init();
 80015f2:	f7fe fdbd 	bl	8000170 <HAL_Init>
  SystemClock_Config();
 80015f6:	f7ff ffc5 	bl	8001584 <SystemClock_Config>
  MX_GPIO_Init();
 80015fa:	f7ff ff73 	bl	80014e4 <MX_GPIO_Init>
  MX_TIM1_Init();
 80015fe:	f000 f933 	bl	8001868 <MX_TIM1_Init>
  MX_ADC1_Init();
 8001602:	f7ff ff21 	bl	8001448 <MX_ADC1_Init>
  MX_SPI1_Init();
 8001606:	f000 f83f 	bl	8001688 <MX_SPI1_Init>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // Inicializa os timers para gerao da PWM nos pinos A8, A9, A10
 800160a:	2100      	movs	r1, #0
 800160c:	481a      	ldr	r0, [pc, #104]	; (8001678 <main+0x88>)
 800160e:	f7ff fec3 	bl	8001398 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001612:	2104      	movs	r1, #4
 8001614:	4818      	ldr	r0, [pc, #96]	; (8001678 <main+0x88>)
 8001616:	f7ff febf 	bl	8001398 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800161a:	2108      	movs	r1, #8
 800161c:	4816      	ldr	r0, [pc, #88]	; (8001678 <main+0x88>)
 800161e:	f7ff febb 	bl	8001398 <HAL_TIM_PWM_Start>
  HAL_ADC_Start(&hadc1);
 8001622:	4816      	ldr	r0, [pc, #88]	; (800167c <main+0x8c>)
 8001624:	f7fe fecc 	bl	80003c0 <HAL_ADC_Start>
	  HAL_ADC_GetValue(&hadc1);
 8001628:	4e14      	ldr	r6, [pc, #80]	; (800167c <main+0x8c>)
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 370); // Seta o servo 1 (Pino A8) para a posio aberto
 800162a:	4c13      	ldr	r4, [pc, #76]	; (8001678 <main+0x88>)
	 HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 800162c:	4d14      	ldr	r5, [pc, #80]	; (8001680 <main+0x90>)
	  HAL_ADC_GetValue(&hadc1);
 800162e:	4630      	mov	r0, r6
 8001630:	f7fe fdcb 	bl	80001ca <HAL_ADC_GetValue>
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 370); // Seta o servo 1 (Pino A8) para a posio aberto
 8001634:	f44f 72b9 	mov.w	r2, #370	; 0x172
 8001638:	6823      	ldr	r3, [r4, #0]
	  HAL_Delay(5000);
 800163a:	f241 3088 	movw	r0, #5000	; 0x1388
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 370); // Seta o servo 1 (Pino A8) para a posio aberto
 800163e:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, 520); // Seta o servo 2 (Pino A9) para a posio aberto
 8001640:	f44f 7202 	mov.w	r2, #520	; 0x208
 8001644:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_3, 200); // Seta o servo 3 (Pino A10) para a posio aberto
 8001646:	22c8      	movs	r2, #200	; 0xc8
 8001648:	63da      	str	r2, [r3, #60]	; 0x3c
	  HAL_Delay(5000);
 800164a:	f7fe fdb1 	bl	80001b0 <HAL_Delay>
	 __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 870); //Seta o servo 1 (Pino A8) para a posio fechado
 800164e:	f240 3266 	movw	r2, #870	; 0x366
 8001652:	6823      	ldr	r3, [r4, #0]
	 HAL_Delay(5000);
 8001654:	f241 3088 	movw	r0, #5000	; 0x1388
	 __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 870); //Seta o servo 1 (Pino A8) para a posio fechado
 8001658:	635a      	str	r2, [r3, #52]	; 0x34
	 __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, 1300); //Seta o servo 2 (Pino A9) para a posio fechado
 800165a:	f240 5214 	movw	r2, #1300	; 0x514
 800165e:	639a      	str	r2, [r3, #56]	; 0x38
	 __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_3, 1000); //Seta o servo 3 (Pino A10) para a posio fechado
 8001660:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001664:	63da      	str	r2, [r3, #60]	; 0x3c
	 HAL_Delay(5000);
 8001666:	f7fe fda3 	bl	80001b0 <HAL_Delay>
	 HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 800166a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800166e:	4628      	mov	r0, r5
 8001670:	f7ff f911 	bl	8000896 <HAL_GPIO_TogglePin>
 8001674:	e7db      	b.n	800162e <main+0x3e>
 8001676:	bf00      	nop
 8001678:	200000b0 	.word	0x200000b0
 800167c:	20000028 	.word	0x20000028
 8001680:	40011000 	.word	0x40011000

08001684 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8001684:	e7fe      	b.n	8001684 <_Error_Handler>
	...

08001688 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001688:	b508      	push	{r3, lr}

  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800168a:	2202      	movs	r2, #2
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800168c:	f44f 7e82 	mov.w	lr, #260	; 0x104
  hspi1.Instance = SPI1;
 8001690:	480e      	ldr	r0, [pc, #56]	; (80016cc <MX_SPI1_Init+0x44>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001692:	4b0f      	ldr	r3, [pc, #60]	; (80016d0 <MX_SPI1_Init+0x48>)
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001694:	6102      	str	r2, [r0, #16]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001696:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800169a:	2201      	movs	r2, #1
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800169c:	2300      	movs	r3, #0
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800169e:	6142      	str	r2, [r0, #20]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80016a0:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80016a2:	60c3      	str	r3, [r0, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016a4:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016a8:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016aa:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016ac:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016ae:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80016b0:	230a      	movs	r3, #10
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016b2:	6182      	str	r2, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 80016b4:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016b6:	f7ff fcd5 	bl	8001064 <HAL_SPI_Init>
 80016ba:	b128      	cbz	r0, 80016c8 <MX_SPI1_Init+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 80016bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 80016c0:	2145      	movs	r1, #69	; 0x45
 80016c2:	4804      	ldr	r0, [pc, #16]	; (80016d4 <MX_SPI1_Init+0x4c>)
 80016c4:	f7ff bfde 	b.w	8001684 <_Error_Handler>
 80016c8:	bd08      	pop	{r3, pc}
 80016ca:	bf00      	nop
 80016cc:	20000058 	.word	0x20000058
 80016d0:	40013000 	.word	0x40013000
 80016d4:	080019fd 	.word	0x080019fd

080016d8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80016d8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI1)
 80016da:	6802      	ldr	r2, [r0, #0]
 80016dc:	4b0d      	ldr	r3, [pc, #52]	; (8001714 <HAL_SPI_MspInit+0x3c>)
 80016de:	429a      	cmp	r2, r3
 80016e0:	d114      	bne.n	800170c <HAL_SPI_MspInit+0x34>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016e2:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 80016e6:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e8:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016ea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80016ee:	619a      	str	r2, [r3, #24]
 80016f0:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f2:	4809      	ldr	r0, [pc, #36]	; (8001718 <HAL_SPI_MspInit+0x40>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016f8:	9301      	str	r3, [sp, #4]
 80016fa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80016fc:	23a0      	movs	r3, #160	; 0xa0
 80016fe:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001700:	2302      	movs	r3, #2
 8001702:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001704:	2303      	movs	r3, #3
 8001706:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001708:	f7fe ffe0 	bl	80006cc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800170c:	b007      	add	sp, #28
 800170e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001712:	bf00      	nop
 8001714:	40013000 	.word	0x40013000
 8001718:	40010800 	.word	0x40010800

0800171c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800171c:	4b20      	ldr	r3, [pc, #128]	; (80017a0 <HAL_MspInit+0x84>)
{
 800171e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001720:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001722:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001724:	f042 0201 	orr.w	r2, r2, #1
 8001728:	619a      	str	r2, [r3, #24]
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	9301      	str	r3, [sp, #4]
 8001732:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001734:	f7fe ff5c 	bl	80005f0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001738:	2200      	movs	r2, #0
 800173a:	f06f 000b 	mvn.w	r0, #11
 800173e:	4611      	mov	r1, r2
 8001740:	f7fe ff68 	bl	8000614 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001744:	2200      	movs	r2, #0
 8001746:	f06f 000a 	mvn.w	r0, #10
 800174a:	4611      	mov	r1, r2
 800174c:	f7fe ff62 	bl	8000614 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001750:	2200      	movs	r2, #0
 8001752:	f06f 0009 	mvn.w	r0, #9
 8001756:	4611      	mov	r1, r2
 8001758:	f7fe ff5c 	bl	8000614 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800175c:	2200      	movs	r2, #0
 800175e:	f06f 0004 	mvn.w	r0, #4
 8001762:	4611      	mov	r1, r2
 8001764:	f7fe ff56 	bl	8000614 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001768:	2200      	movs	r2, #0
 800176a:	f06f 0003 	mvn.w	r0, #3
 800176e:	4611      	mov	r1, r2
 8001770:	f7fe ff50 	bl	8000614 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001774:	2200      	movs	r2, #0
 8001776:	f06f 0001 	mvn.w	r0, #1
 800177a:	4611      	mov	r1, r2
 800177c:	f7fe ff4a 	bl	8000614 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001780:	2200      	movs	r2, #0
 8001782:	f04f 30ff 	mov.w	r0, #4294967295
 8001786:	4611      	mov	r1, r2
 8001788:	f7fe ff44 	bl	8000614 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800178c:	4a05      	ldr	r2, [pc, #20]	; (80017a4 <HAL_MspInit+0x88>)
 800178e:	6853      	ldr	r3, [r2, #4]
 8001790:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001794:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001798:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800179a:	b003      	add	sp, #12
 800179c:	f85d fb04 	ldr.w	pc, [sp], #4
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40010000 	.word	0x40010000

080017a8 <NMI_Handler>:
 80017a8:	4770      	bx	lr

080017aa <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80017aa:	e7fe      	b.n	80017aa <HardFault_Handler>

080017ac <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80017ac:	e7fe      	b.n	80017ac <MemManage_Handler>

080017ae <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80017ae:	e7fe      	b.n	80017ae <BusFault_Handler>

080017b0 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80017b0:	e7fe      	b.n	80017b0 <UsageFault_Handler>

080017b2 <SVC_Handler>:
 80017b2:	4770      	bx	lr

080017b4 <DebugMon_Handler>:
 80017b4:	4770      	bx	lr

080017b6 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80017b6:	4770      	bx	lr

080017b8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80017b8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017ba:	f7fe fceb 	bl	8000194 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80017c2:	f7fe bf7e 	b.w	80006c2 <HAL_SYSTICK_IRQHandler>
	...

080017c8 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80017c8:	4b0f      	ldr	r3, [pc, #60]	; (8001808 <SystemInit+0x40>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	f042 0201 	orr.w	r2, r2, #1
 80017d0:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80017d2:	6859      	ldr	r1, [r3, #4]
 80017d4:	4a0d      	ldr	r2, [pc, #52]	; (800180c <SystemInit+0x44>)
 80017d6:	400a      	ands	r2, r1
 80017d8:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80017e0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80017e4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80017ec:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80017ee:	685a      	ldr	r2, [r3, #4]
 80017f0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80017f4:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80017f6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80017fa:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80017fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001800:	4b03      	ldr	r3, [pc, #12]	; (8001810 <SystemInit+0x48>)
 8001802:	609a      	str	r2, [r3, #8]
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	40021000 	.word	0x40021000
 800180c:	f8ff0000 	.word	0xf8ff0000
 8001810:	e000ed00 	.word	0xe000ed00

08001814 <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM1)
 8001814:	6802      	ldr	r2, [r0, #0]
 8001816:	4b08      	ldr	r3, [pc, #32]	; (8001838 <HAL_TIM_PWM_MspInit+0x24>)
{
 8001818:	b082      	sub	sp, #8
  if(tim_pwmHandle->Instance==TIM1)
 800181a:	429a      	cmp	r2, r3
 800181c:	d10a      	bne.n	8001834 <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800181e:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8001822:	699a      	ldr	r2, [r3, #24]
 8001824:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001828:	619a      	str	r2, [r3, #24]
 800182a:	699b      	ldr	r3, [r3, #24]
 800182c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001830:	9301      	str	r3, [sp, #4]
 8001832:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001834:	b002      	add	sp, #8
 8001836:	4770      	bx	lr
 8001838:	40012c00 	.word	0x40012c00

0800183c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800183c:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 800183e:	6802      	ldr	r2, [r0, #0]
 8001840:	4b07      	ldr	r3, [pc, #28]	; (8001860 <HAL_TIM_MspPostInit+0x24>)
 8001842:	429a      	cmp	r2, r3
 8001844:	d109      	bne.n	800185a <HAL_TIM_MspPostInit+0x1e>
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001846:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800184a:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184c:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800184e:	4669      	mov	r1, sp
 8001850:	4804      	ldr	r0, [pc, #16]	; (8001864 <HAL_TIM_MspPostInit+0x28>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001852:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001854:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001856:	f7fe ff39 	bl	80006cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800185a:	b005      	add	sp, #20
 800185c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001860:	40012c00 	.word	0x40012c00
 8001864:	40010800 	.word	0x40010800

08001868 <MX_TIM1_Init>:
  htim1.Init.Prescaler = 8;
 8001868:	f04f 0c08 	mov.w	ip, #8
  htim1.Instance = TIM1;
 800186c:	482e      	ldr	r0, [pc, #184]	; (8001928 <MX_TIM1_Init+0xc0>)
  htim1.Init.Prescaler = 8;
 800186e:	4b2f      	ldr	r3, [pc, #188]	; (800192c <MX_TIM1_Init+0xc4>)
{
 8001870:	b510      	push	{r4, lr}
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001872:	2400      	movs	r4, #0
  htim1.Init.Prescaler = 8;
 8001874:	e880 1008 	stmia.w	r0, {r3, ip}
  htim1.Init.Period = 1999;
 8001878:	f240 73cf 	movw	r3, #1999	; 0x7cf
{
 800187c:	b090      	sub	sp, #64	; 0x40
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800187e:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 1999;
 8001880:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001882:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8001884:	6144      	str	r4, [r0, #20]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001886:	f7ff fcd3 	bl	8001230 <HAL_TIM_PWM_Init>
 800188a:	b118      	cbz	r0, 8001894 <MX_TIM1_Init+0x2c>
    _Error_Handler(__FILE__, __LINE__);
 800188c:	2140      	movs	r1, #64	; 0x40
 800188e:	4828      	ldr	r0, [pc, #160]	; (8001930 <MX_TIM1_Init+0xc8>)
 8001890:	f7ff fef8 	bl	8001684 <_Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001894:	4669      	mov	r1, sp
 8001896:	4824      	ldr	r0, [pc, #144]	; (8001928 <MX_TIM1_Init+0xc0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001898:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800189a:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800189c:	f7ff fdb2 	bl	8001404 <HAL_TIMEx_MasterConfigSynchronization>
 80018a0:	b118      	cbz	r0, 80018aa <MX_TIM1_Init+0x42>
    _Error_Handler(__FILE__, __LINE__);
 80018a2:	2147      	movs	r1, #71	; 0x47
 80018a4:	4822      	ldr	r0, [pc, #136]	; (8001930 <MX_TIM1_Init+0xc8>)
 80018a6:	f7ff feed 	bl	8001684 <_Error_Handler>
  sConfigOC.Pulse = 0;
 80018aa:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018ac:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018ae:	a902      	add	r1, sp, #8
 80018b0:	481d      	ldr	r0, [pc, #116]	; (8001928 <MX_TIM1_Init+0xc0>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018b2:	9302      	str	r3, [sp, #8]
  sConfigOC.Pulse = 0;
 80018b4:	9203      	str	r2, [sp, #12]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018b6:	9204      	str	r2, [sp, #16]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018b8:	9205      	str	r2, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018ba:	9206      	str	r2, [sp, #24]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018bc:	9207      	str	r2, [sp, #28]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018be:	9208      	str	r2, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018c0:	f7ff fcfc 	bl	80012bc <HAL_TIM_PWM_ConfigChannel>
 80018c4:	b118      	cbz	r0, 80018ce <MX_TIM1_Init+0x66>
    _Error_Handler(__FILE__, __LINE__);
 80018c6:	2153      	movs	r1, #83	; 0x53
 80018c8:	4819      	ldr	r0, [pc, #100]	; (8001930 <MX_TIM1_Init+0xc8>)
 80018ca:	f7ff fedb 	bl	8001684 <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018ce:	2204      	movs	r2, #4
 80018d0:	a902      	add	r1, sp, #8
 80018d2:	4815      	ldr	r0, [pc, #84]	; (8001928 <MX_TIM1_Init+0xc0>)
 80018d4:	f7ff fcf2 	bl	80012bc <HAL_TIM_PWM_ConfigChannel>
 80018d8:	b118      	cbz	r0, 80018e2 <MX_TIM1_Init+0x7a>
    _Error_Handler(__FILE__, __LINE__);
 80018da:	2158      	movs	r1, #88	; 0x58
 80018dc:	4814      	ldr	r0, [pc, #80]	; (8001930 <MX_TIM1_Init+0xc8>)
 80018de:	f7ff fed1 	bl	8001684 <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80018e2:	2208      	movs	r2, #8
 80018e4:	4810      	ldr	r0, [pc, #64]	; (8001928 <MX_TIM1_Init+0xc0>)
 80018e6:	eb0d 0102 	add.w	r1, sp, r2
 80018ea:	f7ff fce7 	bl	80012bc <HAL_TIM_PWM_ConfigChannel>
 80018ee:	b118      	cbz	r0, 80018f8 <MX_TIM1_Init+0x90>
    _Error_Handler(__FILE__, __LINE__);
 80018f0:	215d      	movs	r1, #93	; 0x5d
 80018f2:	480f      	ldr	r0, [pc, #60]	; (8001930 <MX_TIM1_Init+0xc8>)
 80018f4:	f7ff fec6 	bl	8001684 <_Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018f8:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80018fe:	a909      	add	r1, sp, #36	; 0x24
 8001900:	4809      	ldr	r0, [pc, #36]	; (8001928 <MX_TIM1_Init+0xc0>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001902:	9309      	str	r3, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001904:	930a      	str	r3, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001906:	930b      	str	r3, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.DeadTime = 0;
 8001908:	930c      	str	r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800190a:	930d      	str	r3, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800190c:	920e      	str	r2, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800190e:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001910:	f7ff fd58 	bl	80013c4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001914:	b118      	cbz	r0, 800191e <MX_TIM1_Init+0xb6>
    _Error_Handler(__FILE__, __LINE__);
 8001916:	2169      	movs	r1, #105	; 0x69
 8001918:	4805      	ldr	r0, [pc, #20]	; (8001930 <MX_TIM1_Init+0xc8>)
 800191a:	f7ff feb3 	bl	8001684 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 800191e:	4802      	ldr	r0, [pc, #8]	; (8001928 <MX_TIM1_Init+0xc0>)
 8001920:	f7ff ff8c 	bl	800183c <HAL_TIM_MspPostInit>
}
 8001924:	b010      	add	sp, #64	; 0x40
 8001926:	bd10      	pop	{r4, pc}
 8001928:	200000b0 	.word	0x200000b0
 800192c:	40012c00 	.word	0x40012c00
 8001930:	08001a1a 	.word	0x08001a1a

08001934 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001934:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001936:	e003      	b.n	8001940 <LoopCopyDataInit>

08001938 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001938:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800193a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800193c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800193e:	3104      	adds	r1, #4

08001940 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001940:	480a      	ldr	r0, [pc, #40]	; (800196c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001942:	4b0b      	ldr	r3, [pc, #44]	; (8001970 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001944:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001946:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001948:	d3f6      	bcc.n	8001938 <CopyDataInit>
  ldr r2, =_sbss
 800194a:	4a0a      	ldr	r2, [pc, #40]	; (8001974 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800194c:	e002      	b.n	8001954 <LoopFillZerobss>

0800194e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800194e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001950:	f842 3b04 	str.w	r3, [r2], #4

08001954 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001954:	4b08      	ldr	r3, [pc, #32]	; (8001978 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001956:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001958:	d3f9      	bcc.n	800194e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800195a:	f7ff ff35 	bl	80017c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800195e:	f000 f80f 	bl	8001980 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001962:	f7ff fe45 	bl	80015f0 <main>
  bx lr
 8001966:	4770      	bx	lr
  ldr r3, =_sidata
 8001968:	08001a30 	.word	0x08001a30
  ldr r0, =_sdata
 800196c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001970:	20000004 	.word	0x20000004
  ldr r2, =_sbss
 8001974:	20000004 	.word	0x20000004
  ldr r3, = _ebss
 8001978:	200000ec 	.word	0x200000ec

0800197c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800197c:	e7fe      	b.n	800197c <ADC1_2_IRQHandler>
	...

08001980 <__libc_init_array>:
 8001980:	b570      	push	{r4, r5, r6, lr}
 8001982:	2500      	movs	r5, #0
 8001984:	4e0c      	ldr	r6, [pc, #48]	; (80019b8 <__libc_init_array+0x38>)
 8001986:	4c0d      	ldr	r4, [pc, #52]	; (80019bc <__libc_init_array+0x3c>)
 8001988:	1ba4      	subs	r4, r4, r6
 800198a:	10a4      	asrs	r4, r4, #2
 800198c:	42a5      	cmp	r5, r4
 800198e:	d109      	bne.n	80019a4 <__libc_init_array+0x24>
 8001990:	f000 f81a 	bl	80019c8 <_init>
 8001994:	2500      	movs	r5, #0
 8001996:	4e0a      	ldr	r6, [pc, #40]	; (80019c0 <__libc_init_array+0x40>)
 8001998:	4c0a      	ldr	r4, [pc, #40]	; (80019c4 <__libc_init_array+0x44>)
 800199a:	1ba4      	subs	r4, r4, r6
 800199c:	10a4      	asrs	r4, r4, #2
 800199e:	42a5      	cmp	r5, r4
 80019a0:	d105      	bne.n	80019ae <__libc_init_array+0x2e>
 80019a2:	bd70      	pop	{r4, r5, r6, pc}
 80019a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80019a8:	4798      	blx	r3
 80019aa:	3501      	adds	r5, #1
 80019ac:	e7ee      	b.n	800198c <__libc_init_array+0xc>
 80019ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80019b2:	4798      	blx	r3
 80019b4:	3501      	adds	r5, #1
 80019b6:	e7f2      	b.n	800199e <__libc_init_array+0x1e>
 80019b8:	08001a28 	.word	0x08001a28
 80019bc:	08001a28 	.word	0x08001a28
 80019c0:	08001a28 	.word	0x08001a28
 80019c4:	08001a2c 	.word	0x08001a2c

080019c8 <_init>:
 80019c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019ca:	bf00      	nop
 80019cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019ce:	bc08      	pop	{r3}
 80019d0:	469e      	mov	lr, r3
 80019d2:	4770      	bx	lr

080019d4 <_fini>:
 80019d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019d6:	bf00      	nop
 80019d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019da:	bc08      	pop	{r3}
 80019dc:	469e      	mov	lr, r3
 80019de:	4770      	bx	lr
