
*** Running vivado
    with args -log vta_proc_sys_reset_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vta_proc_sys_reset_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vta_proc_sys_reset_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1149.832 ; gain = 45.996 ; free physical = 103 ; free virtual = 9085
INFO: [Synth 8-638] synthesizing module 'vta_proc_sys_reset_0' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_proc_sys_reset_0/synth/vta_proc_sys_reset_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/home/mohamad/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/home/mohamad/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'vta_proc_sys_reset_0' (7#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_proc_sys_reset_0/synth/vta_proc_sys_reset_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1191.332 ; gain = 87.496 ; free physical = 194 ; free virtual = 9055
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1191.332 ; gain = 87.496 ; free physical = 193 ; free virtual = 9053
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1525.332 ; gain = 0.000 ; free physical = 146 ; free virtual = 8024
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:02:32 . Memory (MB): peak = 1525.332 ; gain = 421.496 ; free physical = 264 ; free virtual = 8257
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:02:32 . Memory (MB): peak = 1525.332 ; gain = 421.496 ; free physical = 266 ; free virtual = 8259
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:02:32 . Memory (MB): peak = 1525.332 ; gain = 421.496 ; free physical = 265 ; free virtual = 8259
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:02:33 . Memory (MB): peak = 1525.332 ; gain = 421.496 ; free physical = 234 ; free virtual = 8235
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:02:34 . Memory (MB): peak = 1525.332 ; gain = 421.496 ; free physical = 181 ; free virtual = 8194
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:03:12 . Memory (MB): peak = 1525.332 ; gain = 421.496 ; free physical = 98 ; free virtual = 7524
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:03:14 . Memory (MB): peak = 1525.332 ; gain = 421.496 ; free physical = 91 ; free virtual = 7492
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:03:19 . Memory (MB): peak = 1525.332 ; gain = 421.496 ; free physical = 132 ; free virtual = 7522
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:03:23 . Memory (MB): peak = 1525.332 ; gain = 421.496 ; free physical = 102 ; free virtual = 7528
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:03:23 . Memory (MB): peak = 1525.332 ; gain = 421.496 ; free physical = 130 ; free virtual = 7501
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:03:25 . Memory (MB): peak = 1525.332 ; gain = 421.496 ; free physical = 121 ; free virtual = 7504
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:03:25 . Memory (MB): peak = 1525.332 ; gain = 421.496 ; free physical = 121 ; free virtual = 7504
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:03:25 . Memory (MB): peak = 1525.332 ; gain = 421.496 ; free physical = 121 ; free virtual = 7504
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:03:25 . Memory (MB): peak = 1525.332 ; gain = 421.496 ; free physical = 121 ; free virtual = 7504

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:03:25 . Memory (MB): peak = 1525.332 ; gain = 421.496 ; free physical = 121 ; free virtual = 7503
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:03:44 . Memory (MB): peak = 1525.340 ; gain = 434.090 ; free physical = 417 ; free virtual = 7733
