# Variables used by makefile (assume have code.c code.h and main.c exists)

CC=gcc
CFLAGS=-Wall -std=c11
EXE=main
OBJECTS=code.o 

# Recipes for targets

code.o: code.c code.h
	$(CC) $(CFLAGS) -c code.c

main: $(OBJECTS)
	$(CC) -o $(EXE) $(OBJECTS) $(EXE).c

# PHONY targets

.PHONY: clean
clean:
	rm -rf *~ $(OBJECTS) $(EXE)

# End of makefile
