<?xml version="1.0" encoding="utf-8"?>
<module id="VLYNQ" HW_revision="" XML_version="1" description="High Frq Serial Inerface.">
	<register id="REVID" acronym="REVID" offset="0" width="32" description="Revision Register contains the major and minor revisions for the VLYNQ module.">
		<bitfield id="ID" width="16" begin="31" end="16" resetval="1" description="Unique Module ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="REVMAJ" width="8" begin="15" end="8" resetval="2" description="Major Revision" range="" rwaccess="R">
		</bitfield>
		<bitfield id="REVMIN" width="8" begin="7" end="0" resetval="4" description="Minor Revision" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="CTRL" acronym="CTRL" offset="0x04" width="32" description="Control Register determines operation of the VLYNQ module.">
		<bitfield id="PMEN" width="1" begin="31" end="31" resetval="0" description="Power Management Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
		</bitfield>
		<bitfield id="SCLKXPUDIS" width="1" begin="30" end="30" resetval="0" description="Serial Clk pullup disable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="1" token="DISABLE" description="" />
			<bitenum id="ENABLE" value="0" token="ENABLE" description="" />
		</bitfield>
		<bitfield id="_RESV_3" width="11" begin="29" end="19" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="CLKDIV" width="3" begin="18" end="16" resetval="0" description="Serial Clock Output divider." range="" rwaccess="RW">
			<bitenum id="ONE" value="0" token="ONE" description="" />
			<bitenum id="TWO" value="1" token="TWO" description="" />
			<bitenum id="THREE" value="2" token="THREE" description="" />
			<bitenum id="FOUR" value="3" token="FOUR" description="" />
			<bitenum id="FIVE" value="4" token="FIVE" description="" />
			<bitenum id="SIX" value="5" token="SIX" description="" />
			<bitenum id="SEVEN" value="6" token="SEVEN" description="" />
			<bitenum id="EIGHT" value="7" token="EIGHT" description="" />
		</bitfield>
		<bitfield id="CLKDIR" width="1" begin="15" end="15" resetval="0" description="Serial CLK direction. Reset value is determined by the default_clkdir port." range="" rwaccess="RW">
			<bitenum id="INPUT" value="0" token="INPUT" description="" />
			<bitenum id="OUTPUT" value="1" token="OUTPUT" description="" />
		</bitfield>
		<bitfield id="INTLOCAL" width="1" begin="14" end="14" resetval="0" description="Interrupt Local. " range="" rwaccess="RW">
			<bitenum id="REMOTE" value="0" token="REMOTE" description="" />
			<bitenum id="LOCAL" value="1" token="LOCAL" description="" />
		</bitfield>
		<bitfield id="INTENABLE" width="1" begin="13" end="13" resetval="0" description="Interrupt Enable." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
		</bitfield>
		<bitfield id="INTVEC" width="5" begin="12" end="8" resetval="0" description="Interrupt Vector." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INT2CFG" width="1" begin="7" end="7" resetval="0" description="Interrupt to Configuration Register." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
		</bitfield>
		<bitfield id="_RESV_10" width="5" begin="6" end="2" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="ILOOP" width="1" begin="1" end="1" resetval="0" description="Internal Loop Back Enable." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
		</bitfield>
		<bitfield id="RESET" width="1" begin="0" end="0" resetval="0" description="S/W Reset" range="" rwaccess="RW">
			<bitenum id="DEASSERT" value="0" token="DEASSERT" description="" />
			<bitenum id="ASSERT" value="1" token="ASSERT" description="" />
		</bitfield>
	</register>
	<register id="STAT" acronym="STAT" offset="0x08" width="32" description="Status Register is used to detect conditions that may be interest to the System Designer.">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="SWIDTHIN" width="4" begin="27" end="24" resetval="0" description="Size of the inbound serial data." range="" rwaccess="R">
		</bitfield>
		<bitfield id="SWIDTHOUT" width="4" begin="23" end="20" resetval="0" description="Size of the outbound serial data." range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_4" width="9" begin="19" end="11" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="IFLOW" width="1" begin="10" end="10" resetval="0" description="Inbound flow control." range="" rwaccess="R">
		</bitfield>
		<bitfield id="OFLOW" width="1" begin="9" end="9" resetval="0" description="Outbound flow control." range="" rwaccess="R">
		</bitfield>
		<bitfield id="RERROR" width="1" begin="8" end="8" resetval="0" description="Remote Error." range="" rwaccess="WC">
		</bitfield>
		<bitfield id="LERROR" width="1" begin="7" end="7" resetval="0" description="Local Error." range="" rwaccess="WC">
		</bitfield>
		<bitfield id="NFEMPTY3" width="1" begin="6" end="6" resetval="0" description="FIFO 3 Not empty." range="" rwaccess="R">
		</bitfield>
		<bitfield id="NFEMPTY2" width="1" begin="5" end="5" resetval="0" description="FIFO 2 Not empty." range="" rwaccess="R">
		</bitfield>
		<bitfield id="NFEMPTY1" width="1" begin="4" end="4" resetval="0" description="FIFO 1 Not empty." range="" rwaccess="R">
		</bitfield>
		<bitfield id="NFEMPTY0" width="1" begin="3" end="3" resetval="0" description="FIFO 0 Not empty." range="" rwaccess="R">
		</bitfield>
		<bitfield id="SPEND" width="1" begin="2" end="2" resetval="0" description="Pending Slave Req." range="" rwaccess="R">
		</bitfield>
		<bitfield id="MPEND" width="1" begin="1" end="1" resetval="0" description="Pending Master Req." range="" rwaccess="R">
		</bitfield>
		<bitfield id="LINK" width="1" begin="0" end="0" resetval="0" description="Link" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="INTSTATCLR" acronym="INTSTATCLR" offset="16" width="32" description="Indicates the Unmasked interrupt status.">
		<bitfield id="INTCLR" width="32" begin="31" end="0" resetval="0" description="This Field Indicates the Unmasked status of each Interrupt." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="INTPENDSET" acronym="INTPENDSET" offset="20" width="32" description="Indicates the pending interrupt status when the intlocal bit in the Control Register is not set.">
		<bitfield id="INTSET" width="32" begin="31" end="0" resetval="0" description="This field indicates the Unmasked status of each pending Interrupt." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="INTPTR" acronym="INTPTR" offset="24" width="32" description="Interrupt Pointer Register">
		<bitfield id="INTPTR" width="30" begin="31" end="2" resetval="0" description="This field contains the address of the interrupt set register." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="XAM" acronym="XAM" offset="28" width="32" description="Tx Address Map Register.">
		<bitfield id="TXADRMAP" width="30" begin="31" end="2" resetval="0" description="Used to obtain the Zero relative transmit address." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RAMS1" acronym="RAMS1" offset="32" width="32" description="Rx Address Map Size 1 Register">
		<bitfield id="RXADRSIZE1" width="30" begin="31" end="2" resetval="0" description="Determine if rx packets are destined for the first of four mapped address region." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RAMO1" acronym="RAMO1" offset="36" width="32" description="Rx Address Map Offset 1 Register">
		<bitfield id="RXADROFFSET1" width="30" begin="31" end="2" resetval="0" description="Used with the RXADDRMAPSIZE1 Reg to determine the translated addr for serial data" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RAMS2" acronym="RAMS2" offset="40" width="32" description="Rx Address Map Size 2 Register">
		<bitfield id="RXADRSIZE2" width="30" begin="31" end="2" resetval="0" description="Determine if rx packets are destined for the first of four mapped address region." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RAMO2" acronym="RAMO2" offset="44" width="32" description="Rx Address Map Offset 2 Register">
		<bitfield id="RXADROFFSET2" width="30" begin="31" end="2" resetval="0" description="Used with the RXADDRMAPSIZE2 Reg to determine the translated addr for serial data" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RAMS3" acronym="RAMS3" offset="48" width="32" description="Rx Address Map Size 3 Register">
		<bitfield id="RXADRSIZE3" width="30" begin="31" end="2" resetval="0" description="Determine if rx packets are destined for the first of four mapped address region." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RAMO3" acronym="RAMO3" offset="52" width="32" description="Rx Address Map Offset 3 Register">
		<bitfield id="RXADROFFSET3" width="30" begin="31" end="2" resetval="0" description="Used with the RXADDRMAPSIZE3 Reg to determine the translated addr for serial data" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RAMS4" acronym="RAMS4" offset="56" width="32" description="Rx Address Map Size 4 Register">
		<bitfield id="RXADRSIZE4" width="30" begin="31" end="2" resetval="0" description="Determine if rx packets are destined for the first of four mapped address region." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RAMO4" acronym="RAMO4" offset="60" width="32" description="Rx Address Map Offset 4 Register">
		<bitfield id="RXADROFFSET4" width="30" begin="31" end="2" resetval="0" description="Used with the RXADDRMAPSIZE4 Reg to determine the translated addr for serial data" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="CHIPVER" acronym="CHIPVER" offset="64" width="32" description="Reflect the value on the device_id and device_rev pins.">
		<bitfield id="DEVREV" width="16" begin="31" end="16" resetval="953496240352" description="Device Revision." range="" rwaccess="R">
		</bitfield>
		<bitfield id="DEVID" width="16" begin="15" end="0" resetval="59593515021" description="Device ID." range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="AUTNGO" acronym="AUTNGO" offset="68" width="32" description="Auto Negotiation Register">
		<bitfield id="_RESV_1" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="_2X" width="1" begin="16" end="16" resetval="1" description="Indicate the version of Remote VLYNQ" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="16" begin="15" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="MANNGO" acronym="MANNGO" offset="72" width="32" description="Manual Negotiation Register">
		<bitfield id="_RESV_1" width="32" begin="31" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="NGOSTAT" acronym="NGOSTAT" offset="76" width="32" description="Negotiation Status Register">
		<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="MODE" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="ENDIAN" acronym="ENDIAN" offset="92" width="32" description="Endian Register">
		<bitfield id="endian" width="32" begin="31" end="0" resetval="0" description="Reserved " range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="INTVEC0" acronym="INTVEC0" offset="96" width="32" description="Enables and Maps Interrupt sourced from vlynq_int_i[3:0] port.">
		<bitfield id="INTEN3" width="1" begin="31" end="31" resetval="0" description="Interrupt Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTTYPE3" width="1" begin="30" end="30" resetval="0" description="Interrupt Type (Pulse/Level)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTPOL3" width="1" begin="29" end="29" resetval="0" description="Interrupt Polarity (Active Low/High)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTVEC3" width="5" begin="28" end="24" resetval="0" description="Maps vlynq_int_i[3] pin to a bit in the Interrupt Pending/Set Reg." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTEN2" width="1" begin="23" end="23" resetval="0" description="Interrupt Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTTYPE2" width="1" begin="22" end="22" resetval="0" description="Interrupt Type (Pulse/Level)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTPOL2" width="1" begin="21" end="21" resetval="0" description="Interrupt Polarity (Active Low/High)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTVEC2" width="5" begin="20" end="16" resetval="0" description="Maps vlynq_int_i[2] pin to a bit in the Interrupt Pending/Set Reg." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTEN1" width="1" begin="15" end="15" resetval="0" description="Interrupt Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTTYPE1" width="1" begin="14" end="14" resetval="0" description="Interrupt Type (Pulse/Level)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTPOL1" width="1" begin="13" end="13" resetval="0" description="Interrupt Polarity (Active Low/High)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTVEC1" width="5" begin="12" end="8" resetval="0" description="Maps vlynq_int_i[1] pin to a bit in the Interrupt Pending/Set Reg." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTEN0" width="1" begin="7" end="7" resetval="0" description="Interrupt Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTTYPE0" width="1" begin="6" end="6" resetval="0" description="Interrupt Type (Pulse/Level)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTPOL0" width="1" begin="5" end="5" resetval="0" description="Interrupt Polarity (Active Low/High)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTVEC0" width="5" begin="4" end="0" resetval="0" description="Maps vlynq_int_i[0] pin to a bit in the Interrupt Pending/Set Reg." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="INTVEC1" acronym="INTVEC1" offset="100" width="32" description="Enables and Maps Interrupt sourced from vlynq_int_i[7:4] port.">
		<bitfield id="INTEN7" width="1" begin="31" end="31" resetval="0" description="Interrupt Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTTYPE7" width="1" begin="30" end="30" resetval="0" description="Interrupt Type (Pulse/Level)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTPOL7" width="1" begin="29" end="29" resetval="0" description="Interrupt Polarity (Active Low/High)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTVEC7" width="5" begin="28" end="24" resetval="0" description="Maps vlynq_int_i[7] pin to a bit in the Interrupt Pending/Set Reg." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTEN6" width="1" begin="23" end="23" resetval="0" description="Interrupt Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTTYPE6" width="1" begin="22" end="22" resetval="0" description="Interrupt Type (Pulse/Level)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTPOL6" width="1" begin="21" end="21" resetval="0" description="Interrupt Polarity (Active Low/High)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTVEC6" width="5" begin="20" end="16" resetval="0" description="Maps vlynq_int_i[6] pin to a bit in the Interrupt Pending/Set Reg." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTEN5" width="1" begin="15" end="15" resetval="0" description="Interrupt Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTTYPE5" width="1" begin="14" end="14" resetval="0" description="Interrupt Type (Pulse/Level)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTPOL5" width="1" begin="13" end="13" resetval="0" description="Interrupt Polarity (Active Low/High)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTVEC5" width="5" begin="12" end="8" resetval="0" description="Maps vlynq_int_i[5] pin to a bit in the Interrupt Pending/Set Reg." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTEN4" width="1" begin="7" end="7" resetval="0" description="Interrupt Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTTYPE4" width="1" begin="6" end="6" resetval="0" description="Interrupt Type (Pulse/Level)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTPOL4" width="1" begin="5" end="5" resetval="0" description="Interrupt Polarity (Active Low/High)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTVEC4" width="5" begin="4" end="0" resetval="0" description="Maps vlynq_int_i[4] pin to a bit in the Interrupt Pending/Set Reg." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="RREVID" acronym="RREVID" offset="128" width="32" description="Remote Revision Register contains the major and minor revisions for the Remote VLYNQ .">
		<bitfield id="ID" width="16" begin="31" end="16" resetval="1" description="Unique Module ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="REVMAJ" width="8" begin="15" end="8" resetval="2" description="Major Revision" range="" rwaccess="R">
		</bitfield>
		<bitfield id="REVMIN" width="8" begin="7" end="0" resetval="4" description="Minor Revision" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="RCTRL" acronym="RCTRL" offset="132" width="32" description="Remote Control Register determines operation of the Remote VLYNQ module.">
		<bitfield id="PMEN" width="1" begin="31" end="31" resetval="0" description="Power Management Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
		</bitfield>
		<bitfield id="SCLKXPUDIS" width="1" begin="30" end="30" resetval="0" description="Serial Clk pullup disable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="1" token="DISABLE" description="" />
			<bitenum id="ENABLE" value="0" token="ENABLE" description="" />
		</bitfield>
		<bitfield id="_RESV_3" width="11" begin="29" end="19" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="CLKDIV" width="3" begin="18" end="16" resetval="0" description="Serial Clock Output divider." range="" rwaccess="RW">
			<bitenum id="ONE" value="0" token="ONE" description="" />
			<bitenum id="TWO" value="1" token="TWO" description="" />
			<bitenum id="THREE" value="2" token="THREE" description="" />
			<bitenum id="FOUR" value="3" token="FOUR" description="" />
			<bitenum id="FIVE" value="4" token="FIVE" description="" />
			<bitenum id="SIX" value="5" token="SIX" description="" />
			<bitenum id="SEVEN" value="6" token="SEVEN" description="" />
			<bitenum id="EIGHT" value="7" token="EIGHT" description="" />
		</bitfield>
		<bitfield id="CLKDIR" width="1" begin="15" end="15" resetval="0" description="Serial CLK direction. Reset value is determined by the default_clkdir port." range="" rwaccess="RW">
			<bitenum id="INPUT" value="0" token="INPUT" description="" />
			<bitenum id="OUTPUT" value="1" token="OUTPUT" description="" />
		</bitfield>
		<bitfield id="INTLOCAL" width="1" begin="14" end="14" resetval="0" description="Interrupt Local. " range="" rwaccess="RW">
			<bitenum id="REMOTE" value="0" token="REMOTE" description="" />
			<bitenum id="LOCAL" value="1" token="LOCAL" description="" />
		</bitfield>
		<bitfield id="INTENABLE" width="1" begin="13" end="13" resetval="0" description="Interrupt Enable." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
		</bitfield>
		<bitfield id="INTVEC" width="5" begin="12" end="8" resetval="0" description="Interrupt Vector." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INT2CFG" width="1" begin="7" end="7" resetval="0" description="Interrupt to Configuration Register." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
		</bitfield>
		<bitfield id="_RESV_10" width="5" begin="6" end="2" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="ILOOP" width="1" begin="1" end="1" resetval="0" description="Internal Loop Back Enable." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
		</bitfield>
		<bitfield id="RESET" width="1" begin="0" end="0" resetval="0" description="S/W Reset" range="" rwaccess="RW">
			<bitenum id="DEASSERT" value="0" token="DEASSERT" description="" />
			<bitenum id="ASSERT" value="1" token="ASSERT" description="" />
		</bitfield>
	</register>
	<register id="RSTAT" acronym="RSTAT" offset="136" width="32" description="Remote Status Register is used to detect conditions of Remote VLYNQ that may be interest to the System Designer.">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="SWIDTHIN" width="4" begin="27" end="24" resetval="0" description="Size of the inbound serial data." range="" rwaccess="R">
		</bitfield>
		<bitfield id="SWIDTHOUT" width="4" begin="23" end="20" resetval="0" description="Size of the outbound serial data." range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_4" width="9" begin="19" end="11" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="IFLOW" width="1" begin="10" end="10" resetval="0" description="Inbound flow control." range="" rwaccess="R">
		</bitfield>
		<bitfield id="OFLOW" width="1" begin="9" end="9" resetval="0" description="Outbound flow control." range="" rwaccess="R">
		</bitfield>
		<bitfield id="RERROR" width="1" begin="8" end="8" resetval="0" description="Remote Error." range="" rwaccess="WC">
		</bitfield>
		<bitfield id="LERROR" width="1" begin="7" end="7" resetval="0" description="Local Error." range="" rwaccess="WC">
		</bitfield>
		<bitfield id="NFEMPTY3" width="1" begin="6" end="6" resetval="0" description="FIFO 3 Not empty." range="" rwaccess="R">
		</bitfield>
		<bitfield id="NFEMPTY2" width="1" begin="5" end="5" resetval="0" description="FIFO 2 Not empty." range="" rwaccess="R">
		</bitfield>
		<bitfield id="NFEMPTY1" width="1" begin="4" end="4" resetval="0" description="FIFO 1 Not empty." range="" rwaccess="R">
		</bitfield>
		<bitfield id="NFEMPTY0" width="1" begin="3" end="3" resetval="0" description="FIFO 0 Not empty." range="" rwaccess="R">
		</bitfield>
		<bitfield id="SPEND" width="1" begin="2" end="2" resetval="0" description="Pending Slave Req." range="" rwaccess="R">
		</bitfield>
		<bitfield id="MPEND" width="1" begin="1" end="1" resetval="0" description="Pending Master Req." range="" rwaccess="R">
		</bitfield>
		<bitfield id="LINK" width="1" begin="0" end="0" resetval="0" description="Link" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="RINTSTATCLR" acronym="RINTSTATCLR" offset="144" width="32" description="Indicates the Unmasked interrupt status of Remote VLYNQ.">
		<bitfield id="INTCLR" width="32" begin="31" end="0" resetval="0" description="This Field Indicates the Unmasked status of each Interrupt." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="RINTPENDSET" acronym="RINTPENDSET" offset="148" width="32" description="Indicates the pending interrupt status of Remote VLYNQ  when the intlocal bit in the Remote Control Register is not set.">
		<bitfield id="INTSET" width="32" begin="31" end="0" resetval="0" description="This field indicates the Unmasked status of each pending Interrupt." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="RINTPTR" acronym="RINTPTR" offset="152" width="32" description="Remote Interrupt Pointer Register">
		<bitfield id="INTPTR" width="30" begin="31" end="2" resetval="0" description="This field contains the address of the interrupt set register." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RXAM" acronym="RXAM" offset="156" width="32" description="Remote Tx Address Map Register.">
		<bitfield id="TXADRMAP" width="30" begin="31" end="2" resetval="0" description="Used to obtain the Zero relative transmit address." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RRAMS1" acronym="RRAMS1" offset="160" width="32" description="Remote Rx Address Map Size 1 Register">
		<bitfield id="RXADRSIZE1" width="30" begin="31" end="2" resetval="0" description="Determine if rx packets are destined for the first of four mapped address region." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RRAMO1" acronym="RRAMO1" offset="164" width="32" description="Remote Rx Address Map Offset 1 Register">
		<bitfield id="RXADROFFSET1" width="30" begin="31" end="2" resetval="0" description="Used with the RXADDRMAPSIZE1 Reg to determine the translated addr for serial data" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RRAMS2" acronym="RRAMS2" offset="168" width="32" description="Remote Rx Address Map Size 2 Register">
		<bitfield id="RXADRSIZE2" width="30" begin="31" end="2" resetval="0" description="Determine if rx packets are destined for the first of four mapped address region." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RRAMO2" acronym="RRAMO2" offset="172" width="32" description="Remote Rx Address Map Offset 2 Register">
		<bitfield id="RXADROFFSET2" width="30" begin="31" end="2" resetval="0" description="Used with the RXADDRMAPSIZE2 Reg to determine the translated addr for serial data" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RRAMS3" acronym="RRAMS3" offset="176" width="32" description="Remote Rx Address Map Size 3 Register">
		<bitfield id="RXADRSIZE3" width="30" begin="31" end="2" resetval="0" description="Determine if rx packets are destined for the first of four mapped address region." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RRAMO3" acronym="RRAMO3" offset="180" width="32" description="Remote Rx Address Map Offset 3 Register">
		<bitfield id="RXADROFFSET3" width="30" begin="31" end="2" resetval="0" description="Used with the RXADDRMAPSIZE3 Reg to determine the translated addr for serial data" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RRAMS4" acronym="RRAMS4" offset="184" width="32" description="Remote Rx Address Map Size 4 Register">
		<bitfield id="RXADRSIZE4" width="30" begin="31" end="2" resetval="0" description="Determine if rx packets are destined for the first of four mapped address region." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RRAMO4" acronym="RRAMO4" offset="188" width="32" description="Remote Rx Address Map Offset 4 Register">
		<bitfield id="RXADROFFSET4" width="30" begin="31" end="2" resetval="0" description="Used with the RXADDRMAPSIZE4 Reg to determine the translated addr for serial data" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RCHIPVER" acronym="RCHIPVER" offset="192" width="32" description="Reflect the value on the device_id and device_rev pins of Remote VLYNQ.">
		<bitfield id="DEVREV" width="16" begin="31" end="16" resetval="953496240352" description="Device Revision." range="" rwaccess="R">
		</bitfield>
		<bitfield id="DEVID" width="16" begin="15" end="0" resetval="59593515021" description="Device ID." range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="RAUTNGO" acronym="RAUTNGO" offset="196" width="32" description="Remote Auto Negotiation Register">
		<bitfield id="_RESV_1" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="_2X" width="1" begin="16" end="16" resetval="1" description="Indicate the version of Remote VLYNQ" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="16" begin="15" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RMANNGO" acronym="RMANNGO" offset="200" width="32" description="Remote Manual Negotiation Register">
		<bitfield id="_RESV_1" width="32" begin="31" end="0" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="RNGOSTAT" acronym="RNGOSTAT" offset="204" width="32" description="Remote Negotiation Status Register">
		<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="MODE" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="RENDIAN" acronym="RENDIAN" offset="220" width="32" description="Remote Endian Register">
		<bitfield id="ENDIAN" width="32" begin="31" end="0" resetval="0" description="Reserved " range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="RINTVEC0" acronym="RINTVEC0" offset="224" width="32" description="Enables and Maps Interrupt sourced from vlynq_int_i[3:0] port of Remote VLYNQ.">
		<bitfield id="INTEN3" width="1" begin="31" end="31" resetval="0" description="Interrupt Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTTYPE3" width="1" begin="30" end="30" resetval="0" description="Interrupt Type (Pulse/Level)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTPOL3" width="1" begin="29" end="29" resetval="0" description="Interrupt Polarity (Active Low/High)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTVEC3" width="5" begin="28" end="24" resetval="0" description="Maps vlynq_int_i[3] pin to a bit in the Interrupt Pending/Set Reg." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTEN2" width="1" begin="23" end="23" resetval="0" description="Interrupt Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTTYPE2" width="1" begin="22" end="22" resetval="0" description="Interrupt Type (Pulse/Level)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTPOL2" width="1" begin="21" end="21" resetval="0" description="Interrupt Polarity (Active Low/High)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTVEC2" width="5" begin="20" end="16" resetval="0" description="Maps vlynq_int_i[2] pin to a bit in the Interrupt Pending/Set Reg." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTEN1" width="1" begin="15" end="15" resetval="0" description="Interrupt Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTTYPE1" width="1" begin="14" end="14" resetval="0" description="Interrupt Type (Pulse/Level)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTPOL1" width="1" begin="13" end="13" resetval="0" description="Interrupt Polarity (Active Low/High)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTVEC1" width="5" begin="12" end="8" resetval="0" description="Maps vlynq_int_i[1] pin to a bit in the Interrupt Pending/Set Reg." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTEN0" width="1" begin="7" end="7" resetval="0" description="Interrupt Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTTYPE0" width="1" begin="6" end="6" resetval="0" description="Interrupt Type (Pulse/Level)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTPOL0" width="1" begin="5" end="5" resetval="0" description="Interrupt Polarity (Active Low/High)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTVEC0" width="5" begin="4" end="0" resetval="0" description="Maps vlynq_int_i[0] pin to a bit in the Interrupt Pending/Set Reg." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="RINTVEC1" acronym="RINTVEC1" offset="228" width="32" description="Enables and Maps Interrupt sourced from vlynq_int_i[7:4] port of Remote VLYNQ.">
		<bitfield id="INTEN7" width="1" begin="31" end="31" resetval="0" description="Interrupt Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTTYPE7" width="1" begin="30" end="30" resetval="0" description="Interrupt Type (Pulse/Level)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTPOL7" width="1" begin="29" end="29" resetval="0" description="Interrupt Polarity (Active Low/High)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTVEC7" width="5" begin="28" end="24" resetval="0" description="Maps vlynq_int_i[7] pin to a bit in the Interrupt Pending/Set Reg." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTEN6" width="1" begin="23" end="23" resetval="0" description="Interrupt Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTTYPE6" width="1" begin="22" end="22" resetval="0" description="Interrupt Type (Pulse/Level)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTPOL6" width="1" begin="21" end="21" resetval="0" description="Interrupt Polarity (Active Low/High)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTVEC6" width="5" begin="20" end="16" resetval="0" description="Maps vlynq_int_i[6] pin to a bit in the Interrupt Pending/Set Reg." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTEN5" width="1" begin="15" end="15" resetval="0" description="Interrupt Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTTYPE5" width="1" begin="14" end="14" resetval="0" description="Interrupt Type (Pulse/Level)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTPOL5" width="1" begin="13" end="13" resetval="0" description="Interrupt Polarity (Active Low/High)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTVEC5" width="5" begin="12" end="8" resetval="0" description="Maps vlynq_int_i[5] pin to a bit in the Interrupt Pending/Set Reg." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTEN4" width="1" begin="7" end="7" resetval="0" description="Interrupt Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTTYPE4" width="1" begin="6" end="6" resetval="0" description="Interrupt Type (Pulse/Level)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTPOL4" width="1" begin="5" end="5" resetval="0" description="Interrupt Polarity (Active Low/High)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INTVEC4" width="5" begin="4" end="0" resetval="0" description="Maps vlynq_int_i[4] pin to a bit in the Interrupt Pending/Set Reg." range="" rwaccess="RW">
		</bitfield>
	</register>
</module>
