library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Multiplicador is
   Port ( A : in STD_LOGIC_VECTOR(7 downto 0);
          B : in STD_LOGIC_VECTOR(7 downto 0);
			 S : out STD_LOGIC_VECTOR(7 downto 0));
end Multiplicador;

architecture ckt of Multiplicador is

	signal S0, S1, S2, S3, S4, S5, S6 : STD_LOGIC_VECTOR(7 downto 0);
	signal BandA0, BandA1, BandA2, BandA3, BandA4, BandA5, BandA6, BandA7, : STD_LOGIC_VECTOR(7 downto 0);
	
	component SHL8bits1 is
		Port ( A : in STD_LOGIC_VECTOR(7 downto 0);
          B : in STD_LOGIC;
			 S : out STD_LOGIC_VECTOR(7 downto 0));
	end component;
	
	component FullAdder8Bit is
		Port ( A, B : in STD_LOGIC_VECTOR(7 downto 0);
				 Cin : in STD_LOGIC;
				 Sum : out STD_LOGIC_VECTOR(7 downto 0);
				 Cout : out STD_LOGIC);
	end component;

begin
	SHL0: SHL8bits1 port map (A, B, S0);
	ADD0: FullAdder8Bit port map (A, B, S0);
end ckt;
