{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 18:43:51 2013 " "Info: Processing started: Sun Nov 03 18:43:51 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L2C010 -c L2C010 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off L2C010 -c L2C010" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "L2C010.v(94) " "Warning (10268): Verilog HDL information at L2C010.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "L2C010.v(141) " "Warning (10268): Verilog HDL information at L2C010.v(141): always construct contains both blocking and non-blocking assignments" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 141 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "L2C010.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file L2C010.v" { { "Info" "ISGN_ENTITY_NAME" "1 L2C010 " "Info: Found entity 1: L2C010" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "L2C010 " "Info: Elaborating entity \"L2C010\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toggle L2C010.v(16) " "Warning (10036): Verilog HDL or VHDL warning at L2C010.v(16): object \"toggle\" assigned a value but never read" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first L2C010.v(19) " "Warning (10036): Verilog HDL or VHDL warning at L2C010.v(19): object \"first\" assigned a value but never read" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fistScroll L2C010.v(20) " "Warning (10036): Verilog HDL or VHDL warning at L2C010.v(20): object \"fistScroll\" assigned a value but never read" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "increment L2C010.v(21) " "Warning (10036): Verilog HDL or VHDL warning at L2C010.v(21): object \"increment\" assigned a value but never read" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 L2C010.v(21) " "Warning (10230): Verilog HDL assignment warning at L2C010.v(21): truncated value with size 4 to match size of target (1)" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L2C010.v(66) " "Warning (10230): Verilog HDL assignment warning at L2C010.v(66): truncated value with size 32 to match size of target (25)" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L2C010.v(81) " "Warning (10230): Verilog HDL assignment warning at L2C010.v(81): truncated value with size 32 to match size of target (25)" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 L2C010.v(126) " "Warning (10230): Verilog HDL assignment warning at L2C010.v(126): truncated value with size 32 to match size of target (2)" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 L2C010.v(130) " "Warning (10230): Verilog HDL assignment warning at L2C010.v(130): truncated value with size 32 to match size of target (2)" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 L2C010.v(134) " "Warning (10230): Verilog HDL assignment warning at L2C010.v(134): truncated value with size 32 to match size of target (2)" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 L2C010.v(138) " "Warning (10230): Verilog HDL assignment warning at L2C010.v(138): truncated value with size 32 to match size of target (2)" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 L2C010.v(243) " "Warning (10230): Verilog HDL assignment warning at L2C010.v(243): truncated value with size 32 to match size of target (6)" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 L2C010.v(246) " "Warning (10230): Verilog HDL assignment warning at L2C010.v(246): truncated value with size 32 to match size of target (6)" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "HEX display L2C010.v(378) " "Warning (10776): Verilog HDL warning at L2C010.v(378): variable HEX in static task or function display may have unintended latch behavior" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 378 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L2C010.v(252) " "Warning (10230): Verilog HDL assignment warning at L2C010.v(252): truncated value with size 32 to match size of target (25)" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L2C010.v(262) " "Warning (10230): Verilog HDL assignment warning at L2C010.v(262): truncated value with size 32 to match size of target (25)" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "L2C010.v(300) " "Warning (10762): Verilog HDL Case Statement warning at L2C010.v(300): can't check case statement for completeness because the case expression has too many possible states" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 300 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "L2C010.v(342) " "Warning (10762): Verilog HDL Case Statement warning at L2C010.v(342): can't check case statement for completeness because the case expression has too many possible states" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 342 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[6\] 0 L2C010.v(378) " "Warning (10030): Net \"display.HEX\[6\]\" at L2C010.v(378) has no driver or initial value, using a default initial value '0'" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 378 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[5\] 0 L2C010.v(378) " "Warning (10030): Net \"display.HEX\[5\]\" at L2C010.v(378) has no driver or initial value, using a default initial value '0'" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 378 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[4\] 0 L2C010.v(378) " "Warning (10030): Net \"display.HEX\[4\]\" at L2C010.v(378) has no driver or initial value, using a default initial value '0'" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 378 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[3\] 0 L2C010.v(378) " "Warning (10030): Net \"display.HEX\[3\]\" at L2C010.v(378) has no driver or initial value, using a default initial value '0'" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 378 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[2\] 0 L2C010.v(378) " "Warning (10030): Net \"display.HEX\[2\]\" at L2C010.v(378) has no driver or initial value, using a default initial value '0'" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 378 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[1\] 0 L2C010.v(378) " "Warning (10030): Net \"display.HEX\[1\]\" at L2C010.v(378) has no driver or initial value, using a default initial value '0'" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 378 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[0\] 0 L2C010.v(378) " "Warning (10030): Net \"display.HEX\[0\]\" at L2C010.v(378) has no driver or initial value, using a default initial value '0'" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 378 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[7\] L2C010.v(6) " "Warning (10034): Output port \"ledg\[7\]\" at L2C010.v(6) has no driver" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[6\] L2C010.v(6) " "Warning (10034): Output port \"ledg\[6\]\" at L2C010.v(6) has no driver" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[5\] L2C010.v(6) " "Warning (10034): Output port \"ledg\[5\]\" at L2C010.v(6) has no driver" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[4\] L2C010.v(6) " "Warning (10034): Output port \"ledg\[4\]\" at L2C010.v(6) has no driver" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[3\] L2C010.v(6) " "Warning (10034): Output port \"ledg\[3\]\" at L2C010.v(6) has no driver" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[2\] L2C010.v(6) " "Warning (10034): Output port \"ledg\[2\]\" at L2C010.v(6) has no driver" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[1\] L2C010.v(6) " "Warning (10034): Output port \"ledg\[1\]\" at L2C010.v(6) has no driver" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[1\] GND " "Warning (13410): Pin \"ledg\[1\]\" is stuck at GND" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[2\] GND " "Warning (13410): Pin \"ledg\[2\]\" is stuck at GND" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[3\] GND " "Warning (13410): Pin \"ledg\[3\]\" is stuck at GND" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[4\] GND " "Warning (13410): Pin \"ledg\[4\]\" is stuck at GND" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[5\] GND " "Warning (13410): Pin \"ledg\[5\]\" is stuck at GND" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[6\] GND " "Warning (13410): Pin \"ledg\[6\]\" is stuck at GND" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[7\] GND " "Warning (13410): Pin \"ledg\[7\]\" is stuck at GND" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.map.smsg " "Info: Generated suppressed messages file C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "Warning (15610): No output dependent on input pin \"key\[0\]\"" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "Warning (15610): No output dependent on input pin \"key\[1\]\"" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "Warning (15610): No output dependent on input pin \"key\[3\]\"" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "718 " "Info: Implemented 718 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Info: Implemented 46 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "657 " "Info: Implemented 657 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 18:43:57 2013 " "Info: Processing ended: Sun Nov 03 18:43:57 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 18:43:58 2013 " "Info: Processing started: Sun Nov 03 18:43:58 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off L2C010 -c L2C010 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off L2C010 -c L2C010" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "L2C010 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"L2C010\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN A12 (CLK9, LVDSCLK4p, Input)) " "Info: Automatically promoted node clock (placed in PIN A12 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1Hz " "Info: Destination node clk_1Hz" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 28 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1Hz } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1Hz  " "Info: Automatically promoted node clk_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tact~1 " "Info: Destination node tact~1" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 58 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1Hz~0 " "Info: Destination node clk_1Hz~0" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 28 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1Hz~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 28 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1Hz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.323 ns register register " "Info: Estimated most critical path is register to register delay of 9.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns numSel\[23\] 1 REG LAB_X30_Y10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y10; Fanout = 3; REG Node = 'numSel\[23\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { numSel[23] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.322 ns) 0.738 ns Equal98~7 2 COMB LAB_X30_Y10 1 " "Info: 2: + IC(0.416 ns) + CELL(0.322 ns) = 0.738 ns; Loc. = LAB_X30_Y10; Fanout = 1; COMB Node = 'Equal98~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { numSel[23] Equal98~7 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.541 ns) 1.996 ns Equal98~9 3 COMB LAB_X30_Y12 1 " "Info: 3: + IC(0.717 ns) + CELL(0.541 ns) = 1.996 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'Equal98~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { Equal98~7 Equal98~9 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 2.672 ns Equal98~10 4 COMB LAB_X30_Y12 4 " "Info: 4: + IC(0.498 ns) + CELL(0.178 ns) = 2.672 ns; Loc. = LAB_X30_Y12; Fanout = 4; COMB Node = 'Equal98~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Equal98~9 Equal98~10 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.542 ns) 3.345 ns Equal98~11 5 COMB LAB_X30_Y12 6 " "Info: 5: + IC(0.131 ns) + CELL(0.542 ns) = 3.345 ns; Loc. = LAB_X30_Y12; Fanout = 6; COMB Node = 'Equal98~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Equal98~10 Equal98~11 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.541 ns) 4.251 ns Equal104~1 6 COMB LAB_X29_Y12 5 " "Info: 6: + IC(0.365 ns) + CELL(0.541 ns) = 4.251 ns; Loc. = LAB_X29_Y12; Fanout = 5; COMB Node = 'Equal104~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Equal98~11 Equal104~1 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.458 ns) 5.097 ns WideOr61~2 7 COMB LAB_X30_Y12 2 " "Info: 7: + IC(0.388 ns) + CELL(0.458 ns) = 5.097 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'WideOr61~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { Equal104~1 WideOr61~2 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 300 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 5.772 ns WideOr97~0 8 COMB LAB_X30_Y12 5 " "Info: 8: + IC(0.154 ns) + CELL(0.521 ns) = 5.772 ns; Loc. = LAB_X30_Y12; Fanout = 5; COMB Node = 'WideOr97~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { WideOr61~2 WideOr97~0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 300 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.542 ns) 6.445 ns hex0~79 9 COMB LAB_X30_Y12 3 " "Info: 9: + IC(0.131 ns) + CELL(0.542 ns) = 6.445 ns; Loc. = LAB_X30_Y12; Fanout = 3; COMB Node = 'hex0~79'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { WideOr97~0 hex0~79 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 7.121 ns WideNor2 10 COMB LAB_X30_Y12 23 " "Info: 10: + IC(0.354 ns) + CELL(0.322 ns) = 7.121 ns; Loc. = LAB_X30_Y12; Fanout = 23; COMB Node = 'WideNor2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { hex0~79 WideNor2 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 300 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.322 ns) 8.383 ns Selector28~6 11 COMB LAB_X31_Y14 1 " "Info: 11: + IC(0.940 ns) + CELL(0.322 ns) = 8.383 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'Selector28~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { WideNor2 Selector28~6 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 300 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.413 ns) 9.323 ns hex1\[6\]~reg0 12 REG LAB_X32_Y14 2 " "Info: 12: + IC(0.527 ns) + CELL(0.413 ns) = 9.323 ns; Loc. = LAB_X32_Y14; Fanout = 2; REG Node = 'hex1\[6\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { Selector28~6 hex1[6]~reg0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 141 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.702 ns ( 50.43 % ) " "Info: Total cell delay = 4.702 ns ( 50.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.621 ns ( 49.57 % ) " "Info: Total interconnect delay = 4.621 ns ( 49.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.323 ns" { numSel[23] Equal98~7 Equal98~9 Equal98~10 Equal98~11 Equal104~1 WideOr61~2 WideOr97~0 hex0~79 WideNor2 Selector28~6 hex1[6]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X25_Y0 X37_Y13 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "46 " "Warning: Found 46 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[0\] 0 " "Info: Pin \"ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[1\] 0 " "Info: Pin \"ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[2\] 0 " "Info: Pin \"ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[3\] 0 " "Info: Pin \"ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[4\] 0 " "Info: Pin \"ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[5\] 0 " "Info: Pin \"ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[6\] 0 " "Info: Pin \"ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[7\] 0 " "Info: Pin \"ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[8\] 0 " "Info: Pin \"ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[9\] 0 " "Info: Pin \"ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[0\] 0 " "Info: Pin \"ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[1\] 0 " "Info: Pin \"ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[2\] 0 " "Info: Pin \"ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[3\] 0 " "Info: Pin \"ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[4\] 0 " "Info: Pin \"ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[5\] 0 " "Info: Pin \"ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[6\] 0 " "Info: Pin \"ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[7\] 0 " "Info: Pin \"ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[0\] 0 " "Info: Pin \"hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[1\] 0 " "Info: Pin \"hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[2\] 0 " "Info: Pin \"hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[3\] 0 " "Info: Pin \"hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[4\] 0 " "Info: Pin \"hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[5\] 0 " "Info: Pin \"hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[6\] 0 " "Info: Pin \"hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Info: Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Info: Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Info: Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Info: Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Info: Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Info: Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Info: Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[0\] 0 " "Info: Pin \"hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[1\] 0 " "Info: Pin \"hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[2\] 0 " "Info: Pin \"hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[3\] 0 " "Info: Pin \"hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[4\] 0 " "Info: Pin \"hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[5\] 0 " "Info: Pin \"hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[6\] 0 " "Info: Pin \"hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Info: Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Info: Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Info: Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Info: Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Info: Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Info: Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Info: Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "7 " "Warning: Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[1\] GND " "Info: Pin ledg\[1\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ledg[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[1\]" } } } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[2\] GND " "Info: Pin ledg\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ledg[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[2\]" } } } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[3\] GND " "Info: Pin ledg\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ledg[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[3\]" } } } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[4\] GND " "Info: Pin ledg\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ledg[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[4\]" } } } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[5\] GND " "Info: Pin ledg\[5\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ledg[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[5\]" } } } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[6\] GND " "Info: Pin ledg\[6\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ledg[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[6\]" } } } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[7\] GND " "Info: Pin ledg\[7\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ledg[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[7\]" } } } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 18:44:06 2013 " "Info: Processing ended: Sun Nov 03 18:44:06 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 18:44:07 2013 " "Info: Processing started: Sun Nov 03 18:44:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off L2C010 -c L2C010 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off L2C010 -c L2C010" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 18:44:09 2013 " "Info: Processing ended: Sun Nov 03 18:44:09 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 18:44:10 2013 " "Info: Processing started: Sun Nov 03 18:44:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off L2C010 -c L2C010 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off L2C010 -c L2C010 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_1Hz " "Info: Detected ripple clock \"clk_1Hz\" as buffer" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 28 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register numSel\[22\] register hex2\[4\]~reg0 83.58 MHz 11.964 ns Internal " "Info: Clock \"clock\" has Internal fmax of 83.58 MHz between source register \"numSel\[22\]\" and destination register \"hex2\[4\]~reg0\" (period= 11.964 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.724 ns + Longest register register " "Info: + Longest register to register delay is 8.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns numSel\[22\] 1 REG LCFF_X30_Y10_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N29; Fanout = 3; REG Node = 'numSel\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { numSel[22] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.455 ns) 1.066 ns Equal98~7 2 COMB LCCOMB_X30_Y10_N26 1 " "Info: 2: + IC(0.611 ns) + CELL(0.455 ns) = 1.066 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 1; COMB Node = 'Equal98~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { numSel[22] Equal98~7 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.322 ns) 2.279 ns Equal98~9 3 COMB LCCOMB_X30_Y12_N20 1 " "Info: 3: + IC(0.891 ns) + CELL(0.322 ns) = 2.279 ns; Loc. = LCCOMB_X30_Y12_N20; Fanout = 1; COMB Node = 'Equal98~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { Equal98~7 Equal98~9 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.322 ns) 2.900 ns Equal98~10 4 COMB LCCOMB_X30_Y12_N6 4 " "Info: 4: + IC(0.299 ns) + CELL(0.322 ns) = 2.900 ns; Loc. = LCCOMB_X30_Y12_N6; Fanout = 4; COMB Node = 'Equal98~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Equal98~9 Equal98~10 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.178 ns) 3.400 ns Equal99~2 5 COMB LCCOMB_X30_Y12_N18 10 " "Info: 5: + IC(0.322 ns) + CELL(0.178 ns) = 3.400 ns; Loc. = LCCOMB_X30_Y12_N18; Fanout = 10; COMB Node = 'Equal99~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { Equal98~10 Equal99~2 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.178 ns) 4.224 ns Equal113~2 6 COMB LCCOMB_X29_Y12_N30 1 " "Info: 6: + IC(0.646 ns) + CELL(0.178 ns) = 4.224 ns; Loc. = LCCOMB_X29_Y12_N30; Fanout = 1; COMB Node = 'Equal113~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { Equal99~2 Equal113~2 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.449 ns) 5.523 ns WideOr97~0 7 COMB LCCOMB_X30_Y12_N28 5 " "Info: 7: + IC(0.850 ns) + CELL(0.449 ns) = 5.523 ns; Loc. = LCCOMB_X30_Y12_N28; Fanout = 5; COMB Node = 'WideOr97~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { Equal113~2 WideOr97~0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 300 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 6.007 ns hex0~79 8 COMB LCCOMB_X30_Y12_N30 3 " "Info: 8: + IC(0.306 ns) + CELL(0.178 ns) = 6.007 ns; Loc. = LCCOMB_X30_Y12_N30; Fanout = 3; COMB Node = 'hex0~79'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { WideOr97~0 hex0~79 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 6.495 ns WideNor2 9 COMB LCCOMB_X30_Y12_N8 23 " "Info: 9: + IC(0.310 ns) + CELL(0.178 ns) = 6.495 ns; Loc. = LCCOMB_X30_Y12_N8; Fanout = 23; COMB Node = 'WideNor2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { hex0~79 WideNor2 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 300 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.322 ns) 7.768 ns Selector23~0 10 COMB LCCOMB_X30_Y16_N28 1 " "Info: 10: + IC(0.951 ns) + CELL(0.322 ns) = 7.768 ns; Loc. = LCCOMB_X30_Y16_N28; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { WideNor2 Selector23~0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 300 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.413 ns) 8.724 ns hex2\[4\]~reg0 11 REG LCFF_X30_Y16_N13 2 " "Info: 11: + IC(0.543 ns) + CELL(0.413 ns) = 8.724 ns; Loc. = LCFF_X30_Y16_N13; Fanout = 2; REG Node = 'hex2\[4\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { Selector23~0 hex2[4]~reg0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 141 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.995 ns ( 34.33 % ) " "Info: Total cell delay = 2.995 ns ( 34.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.729 ns ( 65.67 % ) " "Info: Total interconnect delay = 5.729 ns ( 65.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.724 ns" { numSel[22] Equal98~7 Equal98~9 Equal98~10 Equal99~2 Equal113~2 WideOr97~0 hex0~79 WideNor2 Selector23~0 hex2[4]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.724 ns" { numSel[22] {} Equal98~7 {} Equal98~9 {} Equal98~10 {} Equal99~2 {} Equal113~2 {} WideOr97~0 {} hex0~79 {} WideNor2 {} Selector23~0 {} hex2[4]~reg0 {} } { 0.000ns 0.611ns 0.891ns 0.299ns 0.322ns 0.646ns 0.850ns 0.306ns 0.310ns 0.951ns 0.543ns } { 0.000ns 0.455ns 0.322ns 0.322ns 0.178ns 0.178ns 0.449ns 0.178ns 0.178ns 0.322ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.001 ns - Smallest " "Info: - Smallest clock skew is -3.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.846 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 178 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 178; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.846 ns hex2\[4\]~reg0 3 REG LCFF_X30_Y16_N13 2 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X30_Y16_N13; Fanout = 2; REG Node = 'hex2\[4\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clock~clkctrl hex2[4]~reg0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 141 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl hex2[4]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} hex2[4]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.847 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 5.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.879 ns) 3.018 ns clk_1Hz 2 REG LCFF_X24_Y22_N13 3 " "Info: 2: + IC(1.113 ns) + CELL(0.879 ns) = 3.018 ns; Loc. = LCFF_X24_Y22_N13; Fanout = 3; REG Node = 'clk_1Hz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { clock clk_1Hz } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.000 ns) 4.264 ns clk_1Hz~clkctrl 3 COMB CLKCTRL_G9 41 " "Info: 3: + IC(1.246 ns) + CELL(0.000 ns) = 4.264 ns; Loc. = CLKCTRL_G9; Fanout = 41; COMB Node = 'clk_1Hz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { clk_1Hz clk_1Hz~clkctrl } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 5.847 ns numSel\[22\] 4 REG LCFF_X30_Y10_N29 3 " "Info: 4: + IC(0.981 ns) + CELL(0.602 ns) = 5.847 ns; Loc. = LCFF_X30_Y10_N29; Fanout = 3; REG Node = 'numSel\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clk_1Hz~clkctrl numSel[22] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 42.88 % ) " "Info: Total cell delay = 2.507 ns ( 42.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.340 ns ( 57.12 % ) " "Info: Total interconnect delay = 3.340 ns ( 57.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.847 ns" { clock clk_1Hz clk_1Hz~clkctrl numSel[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.847 ns" { clock {} clock~combout {} clk_1Hz {} clk_1Hz~clkctrl {} numSel[22] {} } { 0.000ns 0.000ns 1.113ns 1.246ns 0.981ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl hex2[4]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} hex2[4]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.847 ns" { clock clk_1Hz clk_1Hz~clkctrl numSel[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.847 ns" { clock {} clock~combout {} clk_1Hz {} clk_1Hz~clkctrl {} numSel[22] {} } { 0.000ns 0.000ns 1.113ns 1.246ns 0.981ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 141 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.724 ns" { numSel[22] Equal98~7 Equal98~9 Equal98~10 Equal99~2 Equal113~2 WideOr97~0 hex0~79 WideNor2 Selector23~0 hex2[4]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.724 ns" { numSel[22] {} Equal98~7 {} Equal98~9 {} Equal98~10 {} Equal99~2 {} Equal113~2 {} WideOr97~0 {} hex0~79 {} WideNor2 {} Selector23~0 {} hex2[4]~reg0 {} } { 0.000ns 0.611ns 0.891ns 0.299ns 0.322ns 0.646ns 0.850ns 0.306ns 0.310ns 0.951ns 0.543ns } { 0.000ns 0.455ns 0.322ns 0.322ns 0.178ns 0.178ns 0.449ns 0.178ns 0.178ns 0.322ns 0.413ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl hex2[4]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} hex2[4]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.847 ns" { clock clk_1Hz clk_1Hz~clkctrl numSel[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.847 ns" { clock {} clock~combout {} clk_1Hz {} clk_1Hz~clkctrl {} numSel[22] {} } { 0.000ns 0.000ns 1.113ns 1.246ns 0.981ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "initialStart count2\[0\] clock 214 ps " "Info: Found hold time violation between source  pin or register \"initialStart\" and destination pin or register \"count2\[0\]\" for clock \"clock\" (Hold time is 214 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.018 ns + Largest " "Info: + Largest clock skew is 3.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.857 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.879 ns) 3.018 ns clk_1Hz 2 REG LCFF_X24_Y22_N13 3 " "Info: 2: + IC(1.113 ns) + CELL(0.879 ns) = 3.018 ns; Loc. = LCFF_X24_Y22_N13; Fanout = 3; REG Node = 'clk_1Hz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { clock clk_1Hz } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.000 ns) 4.264 ns clk_1Hz~clkctrl 3 COMB CLKCTRL_G9 41 " "Info: 3: + IC(1.246 ns) + CELL(0.000 ns) = 4.264 ns; Loc. = CLKCTRL_G9; Fanout = 41; COMB Node = 'clk_1Hz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { clk_1Hz clk_1Hz~clkctrl } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 5.857 ns count2\[0\] 4 REG LCFF_X33_Y13_N11 6 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 5.857 ns; Loc. = LCFF_X33_Y13_N11; Fanout = 6; REG Node = 'count2\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk_1Hz~clkctrl count2[0] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 42.80 % ) " "Info: Total cell delay = 2.507 ns ( 42.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.350 ns ( 57.20 % ) " "Info: Total interconnect delay = 3.350 ns ( 57.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.857 ns" { clock clk_1Hz clk_1Hz~clkctrl count2[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.857 ns" { clock {} clock~combout {} clk_1Hz {} clk_1Hz~clkctrl {} count2[0] {} } { 0.000ns 0.000ns 1.113ns 1.246ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.839 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 178 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 178; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.839 ns initialStart 3 REG LCFF_X24_Y22_N17 9 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.839 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 9; REG Node = 'initialStart'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock~clkctrl initialStart } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.34 % ) " "Info: Total cell delay = 1.628 ns ( 57.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.211 ns ( 42.66 % ) " "Info: Total interconnect delay = 1.211 ns ( 42.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clock clock~clkctrl initialStart } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clock {} clock~combout {} clock~clkctrl {} initialStart {} } { 0.000ns 0.000ns 0.232ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.857 ns" { clock clk_1Hz clk_1Hz~clkctrl count2[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.857 ns" { clock {} clock~combout {} clk_1Hz {} clk_1Hz~clkctrl {} count2[0] {} } { 0.000ns 0.000ns 1.113ns 1.246ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clock clock~clkctrl initialStart } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clock {} clock~combout {} clock~clkctrl {} initialStart {} } { 0.000ns 0.000ns 0.232ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.813 ns - Shortest register register " "Info: - Shortest register to register delay is 2.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns initialStart 1 REG LCFF_X24_Y22_N17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 9; REG Node = 'initialStart'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { initialStart } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.201 ns) + CELL(0.516 ns) 2.717 ns count2~6 2 COMB LCCOMB_X33_Y13_N10 1 " "Info: 2: + IC(2.201 ns) + CELL(0.516 ns) = 2.717 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'count2~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { initialStart count2~6 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.813 ns count2\[0\] 3 REG LCFF_X33_Y13_N11 6 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.813 ns; Loc. = LCFF_X33_Y13_N11; Fanout = 6; REG Node = 'count2\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { count2~6 count2[0] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.612 ns ( 21.76 % ) " "Info: Total cell delay = 0.612 ns ( 21.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.201 ns ( 78.24 % ) " "Info: Total interconnect delay = 2.201 ns ( 78.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { initialStart count2~6 count2[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { initialStart {} count2~6 {} count2[0] {} } { 0.000ns 2.201ns 0.000ns } { 0.000ns 0.516ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 94 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.857 ns" { clock clk_1Hz clk_1Hz~clkctrl count2[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.857 ns" { clock {} clock~combout {} clk_1Hz {} clk_1Hz~clkctrl {} count2[0] {} } { 0.000ns 0.000ns 1.113ns 1.246ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clock clock~clkctrl initialStart } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clock {} clock~combout {} clock~clkctrl {} initialStart {} } { 0.000ns 0.000ns 0.232ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { initialStart count2~6 count2[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { initialStart {} count2~6 {} count2[0] {} } { 0.000ns 2.201ns 0.000ns } { 0.000ns 0.516ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "hex2\[5\]~reg0 key\[2\] clock 12.331 ns register " "Info: tsu for register \"hex2\[5\]~reg0\" (data pin = \"key\[2\]\", clock pin = \"clock\") is 12.331 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.215 ns + Longest pin register " "Info: + Longest pin to register delay is 15.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns key\[2\] 1 PIN PIN_T22 14 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 14; PIN Node = 'key\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[2] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.082 ns) + CELL(0.322 ns) 7.278 ns keyCount~71 2 COMB LCCOMB_X33_Y15_N8 11 " "Info: 2: + IC(6.082 ns) + CELL(0.322 ns) = 7.278 ns; Loc. = LCCOMB_X33_Y15_N8; Fanout = 11; COMB Node = 'keyCount~71'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { key[2] keyCount~71 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.178 ns) 8.354 ns hex2~123 3 COMB LCCOMB_X32_Y14_N10 3 " "Info: 3: + IC(0.898 ns) + CELL(0.178 ns) = 8.354 ns; Loc. = LCCOMB_X32_Y14_N10; Fanout = 3; COMB Node = 'hex2~123'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { keyCount~71 hex2~123 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.178 ns) 9.423 ns hex2~127 4 COMB LCCOMB_X33_Y15_N30 2 " "Info: 4: + IC(0.891 ns) + CELL(0.178 ns) = 9.423 ns; Loc. = LCCOMB_X33_Y15_N30; Fanout = 2; COMB Node = 'hex2~127'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { hex2~123 hex2~127 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(0.178 ns) 10.084 ns hex2~129 5 COMB LCCOMB_X32_Y15_N4 6 " "Info: 5: + IC(0.483 ns) + CELL(0.178 ns) = 10.084 ns; Loc. = LCCOMB_X32_Y15_N4; Fanout = 6; COMB Node = 'hex2~129'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { hex2~127 hex2~129 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.178 ns) 10.816 ns hex2~164 6 COMB LCCOMB_X32_Y15_N26 1 " "Info: 6: + IC(0.554 ns) + CELL(0.178 ns) = 10.816 ns; Loc. = LCCOMB_X32_Y15_N26; Fanout = 1; COMB Node = 'hex2~164'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { hex2~129 hex2~164 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.178 ns) 11.881 ns hex2~165 7 COMB LCCOMB_X31_Y11_N22 1 " "Info: 7: + IC(0.887 ns) + CELL(0.178 ns) = 11.881 ns; Loc. = LCCOMB_X31_Y11_N22; Fanout = 1; COMB Node = 'hex2~165'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { hex2~164 hex2~165 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.178 ns) 12.956 ns hex2~169 8 COMB LCCOMB_X31_Y13_N24 1 " "Info: 8: + IC(0.897 ns) + CELL(0.178 ns) = 12.956 ns; Loc. = LCCOMB_X31_Y13_N24; Fanout = 1; COMB Node = 'hex2~169'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { hex2~165 hex2~169 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.178 ns) 14.029 ns hex2\[5\]~110 9 COMB LCCOMB_X30_Y16_N6 2 " "Info: 9: + IC(0.895 ns) + CELL(0.178 ns) = 14.029 ns; Loc. = LCCOMB_X30_Y16_N6; Fanout = 2; COMB Node = 'hex2\[5\]~110'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { hex2~169 hex2[5]~110 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 14.501 ns Selector22~1 10 COMB LCCOMB_X30_Y16_N14 1 " "Info: 10: + IC(0.294 ns) + CELL(0.178 ns) = 14.501 ns; Loc. = LCCOMB_X30_Y16_N14; Fanout = 1; COMB Node = 'Selector22~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { hex2[5]~110 Selector22~1 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 300 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.413 ns) 15.215 ns hex2\[5\]~reg0 11 REG LCFF_X30_Y16_N7 2 " "Info: 11: + IC(0.301 ns) + CELL(0.413 ns) = 15.215 ns; Loc. = LCFF_X30_Y16_N7; Fanout = 2; REG Node = 'hex2\[5\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { Selector22~1 hex2[5]~reg0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 141 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.033 ns ( 19.93 % ) " "Info: Total cell delay = 3.033 ns ( 19.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.182 ns ( 80.07 % ) " "Info: Total interconnect delay = 12.182 ns ( 80.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.215 ns" { key[2] keyCount~71 hex2~123 hex2~127 hex2~129 hex2~164 hex2~165 hex2~169 hex2[5]~110 Selector22~1 hex2[5]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.215 ns" { key[2] {} key[2]~combout {} keyCount~71 {} hex2~123 {} hex2~127 {} hex2~129 {} hex2~164 {} hex2~165 {} hex2~169 {} hex2[5]~110 {} Selector22~1 {} hex2[5]~reg0 {} } { 0.000ns 0.000ns 6.082ns 0.898ns 0.891ns 0.483ns 0.554ns 0.887ns 0.897ns 0.895ns 0.294ns 0.301ns } { 0.000ns 0.874ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 141 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.846 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 178 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 178; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.846 ns hex2\[5\]~reg0 3 REG LCFF_X30_Y16_N7 2 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X30_Y16_N7; Fanout = 2; REG Node = 'hex2\[5\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clock~clkctrl hex2[5]~reg0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 141 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl hex2[5]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} hex2[5]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.215 ns" { key[2] keyCount~71 hex2~123 hex2~127 hex2~129 hex2~164 hex2~165 hex2~169 hex2[5]~110 Selector22~1 hex2[5]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.215 ns" { key[2] {} key[2]~combout {} keyCount~71 {} hex2~123 {} hex2~127 {} hex2~129 {} hex2~164 {} hex2~165 {} hex2~169 {} hex2[5]~110 {} Selector22~1 {} hex2[5]~reg0 {} } { 0.000ns 0.000ns 6.082ns 0.898ns 0.891ns 0.483ns 0.554ns 0.887ns 0.897ns 0.895ns 0.294ns 0.301ns } { 0.000ns 0.874ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.413ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl hex2[5]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} hex2[5]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock hex3\[6\] hex3\[6\]~reg0 10.286 ns register " "Info: tco from clock \"clock\" to destination pin \"hex3\[6\]\" through register \"hex3\[6\]~reg0\" is 10.286 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.851 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 178 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 178; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.851 ns hex3\[6\]~reg0 3 REG LCFF_X31_Y13_N17 2 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X31_Y13_N17; Fanout = 2; REG Node = 'hex3\[6\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clock~clkctrl hex3[6]~reg0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 141 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl hex3[6]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} hex3[6]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 141 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.158 ns + Longest register pin " "Info: + Longest register to pin delay is 7.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hex3\[6\]~reg0 1 REG LCFF_X31_Y13_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y13_N17; Fanout = 2; REG Node = 'hex3\[6\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex3[6]~reg0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 141 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.318 ns) + CELL(2.840 ns) 7.158 ns hex3\[6\] 2 PIN PIN_D4 0 " "Info: 2: + IC(4.318 ns) + CELL(2.840 ns) = 7.158 ns; Loc. = PIN_D4; Fanout = 0; PIN Node = 'hex3\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.158 ns" { hex3[6]~reg0 hex3[6] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 39.68 % ) " "Info: Total cell delay = 2.840 ns ( 39.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.318 ns ( 60.32 % ) " "Info: Total interconnect delay = 4.318 ns ( 60.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.158 ns" { hex3[6]~reg0 hex3[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.158 ns" { hex3[6]~reg0 {} hex3[6] {} } { 0.000ns 4.318ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl hex3[6]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} hex3[6]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.158 ns" { hex3[6]~reg0 hex3[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.158 ns" { hex3[6]~reg0 {} hex3[6] {} } { 0.000ns 4.318ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "count\[0\] sw\[0\] clock 3.508 ns register " "Info: th for register \"count\[0\]\" (data pin = \"sw\[0\]\", clock pin = \"clock\") is 3.508 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.857 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.879 ns) 3.018 ns clk_1Hz 2 REG LCFF_X24_Y22_N13 3 " "Info: 2: + IC(1.113 ns) + CELL(0.879 ns) = 3.018 ns; Loc. = LCFF_X24_Y22_N13; Fanout = 3; REG Node = 'clk_1Hz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { clock clk_1Hz } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.000 ns) 4.264 ns clk_1Hz~clkctrl 3 COMB CLKCTRL_G9 41 " "Info: 3: + IC(1.246 ns) + CELL(0.000 ns) = 4.264 ns; Loc. = CLKCTRL_G9; Fanout = 41; COMB Node = 'clk_1Hz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { clk_1Hz clk_1Hz~clkctrl } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 5.857 ns count\[0\] 4 REG LCFF_X33_Y13_N17 9 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 5.857 ns; Loc. = LCFF_X33_Y13_N17; Fanout = 9; REG Node = 'count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk_1Hz~clkctrl count[0] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 42.80 % ) " "Info: Total cell delay = 2.507 ns ( 42.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.350 ns ( 57.20 % ) " "Info: Total interconnect delay = 3.350 ns ( 57.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.857 ns" { clock clk_1Hz clk_1Hz~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.857 ns" { clock {} clock~combout {} clk_1Hz {} clk_1Hz~clkctrl {} count[0] {} } { 0.000ns 0.000ns 1.113ns 1.246ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 94 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.635 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns sw\[0\] 1 PIN PIN_L22 35 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 35; PIN Node = 'sw\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[0] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.177 ns) 2.539 ns count~4 2 COMB LCCOMB_X33_Y13_N16 1 " "Info: 2: + IC(1.336 ns) + CELL(0.177 ns) = 2.539 ns; Loc. = LCCOMB_X33_Y13_N16; Fanout = 1; COMB Node = 'count~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { sw[0] count~4 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.635 ns count\[0\] 3 REG LCFF_X33_Y13_N17 9 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.635 ns; Loc. = LCFF_X33_Y13_N17; Fanout = 9; REG Node = 'count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { count~4 count[0] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L2C010/L2C010.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 49.30 % ) " "Info: Total cell delay = 1.299 ns ( 49.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.336 ns ( 50.70 % ) " "Info: Total interconnect delay = 1.336 ns ( 50.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { sw[0] count~4 count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { sw[0] {} sw[0]~combout {} count~4 {} count[0] {} } { 0.000ns 0.000ns 1.336ns 0.000ns } { 0.000ns 1.026ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.857 ns" { clock clk_1Hz clk_1Hz~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.857 ns" { clock {} clock~combout {} clk_1Hz {} clk_1Hz~clkctrl {} count[0] {} } { 0.000ns 0.000ns 1.113ns 1.246ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { sw[0] count~4 count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { sw[0] {} sw[0]~combout {} count~4 {} count[0] {} } { 0.000ns 0.000ns 1.336ns 0.000ns } { 0.000ns 1.026ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 18:44:11 2013 " "Info: Processing ended: Sun Nov 03 18:44:11 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 51 s " "Info: Quartus II Full Compilation was successful. 0 errors, 51 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
