Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: bpm_x.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bpm_x.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bpm_x"
Output Format                      : NGC
Target Device                      : xc3s400-4-pq208

---- Source Options
Top Module Name                    : bpm_x
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/bpm_pkg.vhd" in Library work.
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/prog_strobe.vhd" in Library work.
Architecture behaviour of Entity prog_strobe is up to date.
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/oneshot.vhd" in Library work.
Architecture behaviour of Entity oneshot is up to date.
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/rs232_rx.vhd" in Library work.
Architecture behaviour of Entity rs232_rx is up to date.
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/receive.vhd" in Library work.
Architecture behaviour of Entity receive is up to date.
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/transmit.vhd" in Library work.
Architecture behaviour of Entity transmit is up to date.
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/rs232_tx.vhd" in Library work.
Architecture behaviour of Entity rs232_tx is up to date.
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/clk2x/clk2x.vhd" in Library work.
Architecture behavioral of Entity clk2x is up to date.
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/ClkDiv3/clkdiv3.vhd" in Library work.
Architecture behavioral of Entity clkdiv3 is up to date.
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/trigcon.vhd" in Library work.
Architecture behavioral of Entity trigcon is up to date.
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/trighandshake.vhd" in Library work.
Architecture behaviour of Entity trighandshake is up to date.
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/qspi.vhd" in Library work.
Architecture behaviour of Entity qspi is up to date.
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/rs232intf.vhd" in Library work.
Architecture behaviour of Entity rs232intf is up to date.
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/regseq.vhd" in Library work.
Architecture behaviour of Entity regseq is up to date.
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/bpm_reg.vhd" in Library work.
Architecture behaviour of Entity bpm_reg is up to date.
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/limiter.vhd" in Library work.
Architecture behaviour of Entity limiter is up to date.
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/cal_seq.vhd" in Library work.
Architecture behaviour of Entity cal_seq is up to date.
Compiling vhdl file "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/bpm_x.vhd" in Library work.
Architecture behaviour of Entity bpm_x is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <bpm_x> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <clk2x> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkdiv3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <trigcon> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <trighandshake> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <qspi> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <rs232intf> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <regseq> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <bpm_reg> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <limiter> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <cal_seq> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <rs232_rx> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <receive> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <transmit> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <rs232_tx> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <prog_strobe> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <oneshot> in library <work> (architecture <behaviour>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <bpm_x> in library <work> (Architecture <behaviour>).
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/bpm_x.vhd" line 199: Unconnected output port 'CLK0_OUT' of component 'clk2x'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/bpm_x.vhd" line 199: Unconnected output port 'LOCKED_OUT' of component 'clk2x'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/bpm_x.vhd" line 207: Unconnected output port 'CLK0_OUT' of component 'clkdiv3'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/bpm_x.vhd" line 207: Unconnected output port 'LOCKED_OUT' of component 'clkdiv3'.
Entity <bpm_x> analyzed. Unit <bpm_x> generated.

Analyzing Entity <clk2x> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/clk2x/clk2x.vhd" line 94: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/clk2x/clk2x.vhd" line 98: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/clk2x/clk2x.vhd" line 102: Instantiating black box module <BUFG>.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/clk2x/clk2x.vhd" line 106: Unconnected output port 'CLK90' of component 'DCM'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/clk2x/clk2x.vhd" line 106: Unconnected output port 'CLK180' of component 'DCM'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/clk2x/clk2x.vhd" line 106: Unconnected output port 'CLK270' of component 'DCM'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/clk2x/clk2x.vhd" line 106: Unconnected output port 'CLKDV' of component 'DCM'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/clk2x/clk2x.vhd" line 106: Unconnected output port 'CLK2X180' of component 'DCM'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/clk2x/clk2x.vhd" line 106: Unconnected output port 'CLKFX' of component 'DCM'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/clk2x/clk2x.vhd" line 106: Unconnected output port 'CLKFX180' of component 'DCM'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/clk2x/clk2x.vhd" line 106: Unconnected output port 'STATUS' of component 'DCM'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/clk2x/clk2x.vhd" line 106: Unconnected output port 'PSDONE' of component 'DCM'.
WARNING:Xst:2211 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/clk2x/clk2x.vhd" line 106: Instantiating black box module <DCM>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_INST> in unit <clk2x>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_INST> in unit <clk2x>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_INST> in unit <clk2x>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST> in unit <clk2x>.
    Set user-defined property "CLKIN_PERIOD =  16.6666999999999987" for instance <DCM_INST> in unit <clk2x>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST> in unit <clk2x>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST> in unit <clk2x>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST> in unit <clk2x>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clk2x>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clk2x>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST> in unit <clk2x>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST> in unit <clk2x>.
    Set user-defined property "FACTORY_JF =  8080" for instance <DCM_INST> in unit <clk2x>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST> in unit <clk2x>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST> in unit <clk2x>.
Entity <clk2x> analyzed. Unit <clk2x> generated.

Analyzing Entity <clkdiv3> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/ClkDiv3/clkdiv3.vhd" line 86: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/ClkDiv3/clkdiv3.vhd" line 90: Instantiating black box module <BUFG>.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/ClkDiv3/clkdiv3.vhd" line 94: Unconnected output port 'CLK90' of component 'DCM'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/ClkDiv3/clkdiv3.vhd" line 94: Unconnected output port 'CLK180' of component 'DCM'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/ClkDiv3/clkdiv3.vhd" line 94: Unconnected output port 'CLK270' of component 'DCM'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/ClkDiv3/clkdiv3.vhd" line 94: Unconnected output port 'CLK2X' of component 'DCM'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/ClkDiv3/clkdiv3.vhd" line 94: Unconnected output port 'CLK2X180' of component 'DCM'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/ClkDiv3/clkdiv3.vhd" line 94: Unconnected output port 'CLKFX' of component 'DCM'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/ClkDiv3/clkdiv3.vhd" line 94: Unconnected output port 'CLKFX180' of component 'DCM'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/ClkDiv3/clkdiv3.vhd" line 94: Unconnected output port 'STATUS' of component 'DCM'.
WARNING:Xst:753 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/ClkDiv3/clkdiv3.vhd" line 94: Unconnected output port 'PSDONE' of component 'DCM'.
WARNING:Xst:2211 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/ClkDiv3/clkdiv3.vhd" line 94: Instantiating black box module <DCM>.
    Set user-defined property "CLKDV_DIVIDE =  3.0000000000000000" for instance <DCM_INST> in unit <clkdiv3>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_INST> in unit <clkdiv3>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_INST> in unit <clkdiv3>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST> in unit <clkdiv3>.
    Set user-defined property "CLKIN_PERIOD =  16.6666999999999987" for instance <DCM_INST> in unit <clkdiv3>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST> in unit <clkdiv3>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST> in unit <clkdiv3>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST> in unit <clkdiv3>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clkdiv3>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clkdiv3>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST> in unit <clkdiv3>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST> in unit <clkdiv3>.
    Set user-defined property "FACTORY_JF =  8080" for instance <DCM_INST> in unit <clkdiv3>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST> in unit <clkdiv3>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST> in unit <clkdiv3>.
Entity <clkdiv3> analyzed. Unit <clkdiv3> generated.

Analyzing Entity <trigcon> in library <work> (Architecture <behavioral>).
Entity <trigcon> analyzed. Unit <trigcon> generated.

Analyzing Entity <trighandshake> in library <work> (Architecture <behaviour>).
Entity <trighandshake> analyzed. Unit <trighandshake> generated.

Analyzing Entity <qspi> in library <work> (Architecture <behaviour>).
WARNING:Xst:819 - "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/qspi.vhd" line 121: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Cs>
Entity <qspi> analyzed. Unit <qspi> generated.

Analyzing Entity <rs232intf> in library <work> (Architecture <behaviour>).
Entity <rs232intf> analyzed. Unit <rs232intf> generated.

Analyzing Entity <rs232_rx> in library <work> (Architecture <behaviour>).
Entity <rs232_rx> analyzed. Unit <rs232_rx> generated.

Analyzing Entity <receive> in library <work> (Architecture <behaviour>).
Entity <receive> analyzed. Unit <receive> generated.

Analyzing Entity <transmit> in library <work> (Architecture <behaviour>).
Entity <transmit> analyzed. Unit <transmit> generated.

Analyzing Entity <rs232_tx> in library <work> (Architecture <behaviour>).
Entity <rs232_tx> analyzed. Unit <rs232_tx> generated.

Analyzing Entity <regseq> in library <work> (Architecture <behaviour>).
Entity <regseq> analyzed. Unit <regseq> generated.

Analyzing Entity <bpm_reg> in library <work> (Architecture <behaviour>).
Entity <bpm_reg> analyzed. Unit <bpm_reg> generated.

Analyzing Entity <limiter> in library <work> (Architecture <behaviour>).
Entity <limiter> analyzed. Unit <limiter> generated.

Analyzing Entity <prog_strobe> in library <work> (Architecture <behaviour>).
Entity <prog_strobe> analyzed. Unit <prog_strobe> generated.

Analyzing Entity <oneshot> in library <work> (Architecture <behaviour>).
Entity <oneshot> analyzed. Unit <oneshot> generated.

Analyzing Entity <cal_seq> in library <work> (Architecture <behaviour>).
Entity <cal_seq> analyzed. Unit <cal_seq> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <trigcon>.
    Related source file is "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/trigcon.vhd".
    Found 1-bit register for signal <Sys_Trigger>.
    Found 3-bit register for signal <Cal_TrigSr>.
    Found 3-bit register for signal <SW_TrigSr>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <trigcon> synthesized.


Synthesizing Unit <trighandshake>.
    Related source file is "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/trighandshake.vhd".
    Found 1-bit register for signal <Triggered>.
    Found 3-bit register for signal <handshakeSr>.
    Found 1-bit register for signal <iTrig_reset>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <trighandshake> synthesized.


Synthesizing Unit <qspi>.
    Related source file is "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/qspi.vhd".
WARNING:Xst:646 - Signal <DataInSr<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CMDSR<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State writet is never reached in FSM <QSPI_State>.
    Found finite state machine <FSM_0> for signal <QSPI_State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Clock enable       | QSPI_State$not0000        (positive)           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <Address>.
    Found 1-bit register for signal <En>.
    Found 1-bit register for signal <Write_Strb>.
    Found 8-bit register for signal <DataOut>.
    Found 8-bit register for signal <CMDSR>.
    Found 4-bit register for signal <Counter>.
    Found 4-bit subtractor for signal <Counter$share0000> created at line 134.
    Found 8-bit register for signal <DataInSr>.
    Found 8-bit register for signal <DataOutSR>.
    Found 1-bit register for signal <DoutEn>.
    Found 1-bit register for signal <iDout>.
    Found 1-bit register for signal <iDoutEn>.
    Found 1-bit register for signal <iRead>.
    Found 1-bit register for signal <Load>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <qspi> synthesized.


Synthesizing Unit <regseq>.
    Related source file is "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/regseq.vhd".
WARNING:Xst:646 - Signal <iqspiEn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <iqspiAIn>.
    Found 8-bit register for signal <iqspiDIn>.
    Found 1-bit register for signal <iqspiWr>.
    Found 1-bit register for signal <iqspiWrLatch>.
    Found 3-bit register for signal <iqspiWrSr>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <regseq> synthesized.


Synthesizing Unit <bpm_reg>.
    Related source file is "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/bpm_reg.vhd".
WARNING:Xst:647 - Input <Address<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <OscMode> is never assigned. Tied to value 00.
WARNING:Xst:646 - Signal <CSRReg<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <AMP2RF1_Reg>.
    Found 4-bit register for signal <ATT1Reg>.
    Found 8-bit comparator greater for signal <ATT1Reg$cmp_gt0000> created at line 139.
    Found 5-bit register for signal <ATT2Reg>.
    Found 3-bit register for signal <BootReg>.
    Found 5-bit register for signal <CALReg>.
    Found 8-bit comparator greater for signal <CALReg$cmp_gt0000> created at line 133.
    Found 6-bit register for signal <CSRReg>.
    Found 3-bit register for signal <JTAGReg>.
    Found 1-bit register for signal <LMTReg>.
    Found 8-bit register for signal <OffTime_Reg>.
    Found 8-bit register for signal <RF12RF2_Reg>.
    Found 8-bit register for signal <RFWidth_Reg>.
    Found 8-bit register for signal <Trig2AMP_Reg>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <bpm_reg> synthesized.


Synthesizing Unit <cal_seq>.
    Related source file is "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/cal_seq.vhd".
    Register <iC3> equivalent to <iC2> has been removed
    Found finite state machine <FSM_1> for signal <NextState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 20                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <AMP_On>.
    Found 1-bit register for signal <AutoOscOn>.
    Found 10-bit register for signal <Counter>.
    Found 10-bit subtractor for signal <Counter$share0000> created at line 130.
    Found 8-bit subtractor for signal <Counter$sub0000> created at line 147.
    Found 8-bit subtractor for signal <Counter$sub0001> created at line 190.
    Found 8-bit subtractor for signal <Counter$sub0002> created at line 200.
    Found 8-bit subtractor for signal <Counter$sub0003> created at line 220.
    Found 1-bit register for signal <iC2>.
    Found 1-bit register for signal <iC4>.
    Found 1-bit register for signal <RF_On>.
    Found 1-bit register for signal <Start>.
    Found 20-bit register for signal <usCounter>.
    Found 20-bit subtractor for signal <usCounter$addsub0000> created at line 184.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  36 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <cal_seq> synthesized.


Synthesizing Unit <rs232_rx>.
    Related source file is "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/rs232_rx.vhd".
WARNING:Xst:646 - Signal <RxSR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <RXState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 13                                             |
    | Clock              | RxCLK                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <RxDone>.
    Found 4-bit down counter for signal <BitCnt>.
    Found 12-bit down counter for signal <BitWidthCnt>.
    Found 1-bit register for signal <FDIN>.
    Found 4-bit register for signal <IFilter>.
    Found 8-bit register for signal <iRxData>.
    Found 1-bit register for signal <iRxParity>.
    Found 1-bit xor2 for signal <iRxParity$xor0000> created at line 158.
    Found 10-bit register for signal <RxSR<10:1>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  25 D-type flip-flop(s).
Unit <rs232_rx> synthesized.


Synthesizing Unit <receive>.
    Related source file is "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/receive.vhd".
WARNING:Xst:646 - Signal <tdiff<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Rs232Rd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LdCmd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <ReceiveState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 33                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait_0                                         |
    | Power Up State     | wait_0                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <En>.
    Found 1-bit register for signal <Valid>.
    Found 3-bit down counter for signal <ByteCnt>.
    Found 1-bit register for signal <Dav0>.
    Found 1-bit register for signal <dDAV>.
    Found 8-bit register for signal <iAddr>.
    Found 8-bit register for signal <iData>.
    Found 1-bit register for signal <Read>.
    Found 8-bit register for signal <tdiff>.
    Found 8-bit subtractor for signal <tdiff$sub0000> created at line 114.
    Found 8-bit comparator greatequal for signal <TSub$cmp_ge0000> created at line 121.
    Found 8-bit comparator greatequal for signal <TSub$cmp_ge0001> created at line 123.
    Found 8-bit comparator lessequal for signal <TSub$cmp_le0000> created at line 121.
    Found 8-bit comparator lessequal for signal <TSub$cmp_le0001> created at line 123.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <receive> synthesized.


Synthesizing Unit <transmit>.
    Related source file is "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/transmit.vhd".
    Found finite state machine <FSM_4> for signal <transmitState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | send_0                                         |
    | Power Up State     | send_0                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit down counter for signal <ByteCnt>.
    Found 16-bit register for signal <DataSr>.
    Found 8-bit register for signal <TSum>.
    Found 4-bit comparator greater for signal <TSum$cmp_gt0000> created at line 84.
    Found 8-bit adder for signal <TSum$mux0001>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <transmit> synthesized.


Synthesizing Unit <rs232_tx>.
    Related source file is "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/rs232_tx.vhd".
    Found finite state machine <FSM_5> for signal <TXState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | TxCLK                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <TxDone>.
    Found 1-bit register for signal <TxOut>.
    Found 4-bit down counter for signal <BitCnt>.
    Found 12-bit down counter for signal <BitWidthCnt>.
    Found 1-bit register for signal <TxParity>.
    Found 1-bit xor2 for signal <TxParity$xor0000> created at line 143.
    Found 8-bit register for signal <TxSR>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <rs232_tx> synthesized.


Synthesizing Unit <prog_strobe>.
    Related source file is "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/prog_strobe.vhd".
    Found finite state machine <FSM_6> for signal <DelayState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | delayidle                                      |
    | Power Up State     | delayidle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <Counter>.
    Found 16-bit subtractor for signal <Counter$share0000> created at line 71.
    Found 1-bit register for signal <DelayPulse>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <prog_strobe> synthesized.


Synthesizing Unit <oneshot>.
    Related source file is "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/oneshot.vhd".
    Found 1-bit register for signal <OS_Out>.
    Found 16-bit register for signal <counter>.
    Found 16-bit subtractor for signal <counter$addsub0000> created at line 116.
    Found 2-bit register for signal <iStart>.
    Found 1-bit register for signal <OS_State<0>>.
    Found 1-bit register for signal <Trigger>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <oneshot> synthesized.


Synthesizing Unit <clk2x>.
    Related source file is "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/clk2x/clk2x.vhd".
Unit <clk2x> synthesized.


Synthesizing Unit <clkdiv3>.
    Related source file is "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/coregen/ClkDiv3/clkdiv3.vhd".
Unit <clkdiv3> synthesized.


Synthesizing Unit <rs232intf>.
    Related source file is "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/rs232intf.vhd".
Unit <rs232intf> synthesized.


Synthesizing Unit <limiter>.
    Related source file is "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/limiter.vhd".
WARNING:Xst:1780 - Signal <sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Long_Width> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <LMT_Long_Rst>.
    Found 2-bit register for signal <FallingEdgeSr>.
    Found 1-bit register for signal <trigger>.
    Found 3-bit register for signal <TrigSr>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <limiter> synthesized.


Synthesizing Unit <bpm_x>.
    Related source file is "/afs/slac.stanford.edu/u/el/jjo/TidAir/Projects/LG_Pizza_BPM/xilinx/vhdlV30/bpm_x.vhd".
WARNING:Xst:647 - Input <n_QSPI_CS<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sys_Clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <Fast_Clock> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Clk30Mhz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <QSPI_Trig>.
    Found 1-bit register for signal <RS232_Trig>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <bpm_x> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 10-bit subtractor                                     : 1
 16-bit subtractor                                     : 2
 20-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 5
# Counters                                             : 6
 12-bit down counter                                   : 2
 3-bit down counter                                    : 1
 4-bit down counter                                    : 3
# Registers                                            : 125
 1-bit register                                        : 92
 10-bit register                                       : 1
 16-bit register                                       : 2
 2-bit register                                        : 2
 20-bit register                                       : 1
 3-bit register                                        : 7
 4-bit register                                        : 2
 5-bit register                                        : 2
 6-bit register                                        : 1
 8-bit register                                        : 15
# Comparators                                          : 7
 4-bit comparator greater                              : 1
 8-bit comparator greatequal                           : 2
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <u_limiter/ShortRst1/DelayState/FSM> on signal <DelayState[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 delayidle | 00
 delaywait | 01
 delayout  | 10
-----------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <u_rs232/u_Tx/TXState/FSM> on signal <TXState[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000
 start  | 001
 tx     | 011
 parity | 010
 stop   | 110
 term   | 111
--------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <u_rs232/u_transmit/transmitState/FSM> on signal <transmitState[1:3]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 send_0    | 000
 send_x    | 011
 send_data | 010
 send_cr   | 110
 send_byte | 001
 term      | 111
-----------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <u_rs232/u_Receive/ReceiveState/FSM> on signal <ReceiveState[1:3]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 wait_0     | 000
 wait_x     | 001
 wait_addr1 | 110
 wait_addr2 | 111
 wait_byte  | 100
 wait_cr    | 101
 binaryin   | 011
 term       | 010
------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <u_rs232/u_Rx/RXState/FSM> on signal <RXState[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 rx    | 11
 term  | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <u_cal_seq/NextState/FSM> on signal <NextState[1:3]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 wait_amp  | 011
 wait_rf1  | 001
 rf_on1    | 010
 wait_off1 | 110
 wait_rf2  | 101
 rf_on2    | 111
 wait_off2 | 100
-----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u_QSPI/QSPI_State/FSM> on signal <QSPI_State[1:2]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00
 cmdin  | 01
 readt  | 10
 read1  | 11
 writet | unreached
--------------------
WARNING:Xst:1710 - FF/Latch <DataOutSR_0> (without init value) has a constant value of 0 in block <u_QSPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <CMDSR_7> of sequential type is unconnected in block <u_QSPI>.
WARNING:Xst:2677 - Node <DataInSr_7> of sequential type is unconnected in block <u_QSPI>.
WARNING:Xst:2677 - Node <tdiff_4> of sequential type is unconnected in block <u_Receive>.
WARNING:Xst:2677 - Node <tdiff_5> of sequential type is unconnected in block <u_Receive>.
WARNING:Xst:2677 - Node <tdiff_6> of sequential type is unconnected in block <u_Receive>.
WARNING:Xst:2677 - Node <tdiff_7> of sequential type is unconnected in block <u_Receive>.
WARNING:Xst:2677 - Node <iqspiAIn_6> of sequential type is unconnected in block <u_RegSeq>.
WARNING:Xst:2677 - Node <iqspiAIn_7> of sequential type is unconnected in block <u_RegSeq>.
WARNING:Xst:2677 - Node <CMDSR_7> of sequential type is unconnected in block <qspi>.
WARNING:Xst:2677 - Node <DataInSr_7> of sequential type is unconnected in block <qspi>.
WARNING:Xst:2677 - Node <tdiff_4> of sequential type is unconnected in block <receive>.
WARNING:Xst:2677 - Node <tdiff_5> of sequential type is unconnected in block <receive>.
WARNING:Xst:2677 - Node <tdiff_6> of sequential type is unconnected in block <receive>.
WARNING:Xst:2677 - Node <tdiff_7> of sequential type is unconnected in block <receive>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 7
# Adders/Subtractors                                   : 11
 10-bit subtractor                                     : 1
 16-bit subtractor                                     : 2
 20-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 5
# Counters                                             : 6
 12-bit down counter                                   : 2
 3-bit down counter                                    : 1
 4-bit down counter                                    : 3
# Registers                                            : 315
 Flip-Flops                                            : 315
# Comparators                                          : 7
 4-bit comparator greater                              : 1
 8-bit comparator greatequal                           : 2
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <DataOutSR_0> (without init value) has a constant value of 0 in block <qspi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <CSRReg_2> of sequential type is unconnected in block <bpm_reg>.
WARNING:Xst:1710 - FF/Latch <TSum_7> (without init value) has a constant value of 0 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <TSum_4> in Unit <transmit> is equivalent to the following FF/Latch, which will be removed : <TSum_5> 

Optimizing unit <bpm_x> ...

Optimizing unit <trigcon> ...

Optimizing unit <trighandshake> ...

Optimizing unit <qspi> ...

Optimizing unit <regseq> ...

Optimizing unit <cal_seq> ...

Optimizing unit <rs232_rx> ...

Optimizing unit <receive> ...

Optimizing unit <transmit> ...

Optimizing unit <rs232_tx> ...

Optimizing unit <prog_strobe> ...

Optimizing unit <oneshot> ...

Optimizing unit <bpm_reg> ...

Optimizing unit <limiter> ...
WARNING:Xst:2677 - Node <u_QSPI/En> of sequential type is unconnected in block <bpm_x>.
WARNING:Xst:2677 - Node <u_RegSeq/iqspiAIn_7> of sequential type is unconnected in block <bpm_x>.
WARNING:Xst:2677 - Node <u_RegSeq/iqspiAIn_6> of sequential type is unconnected in block <bpm_x>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bpm_x, actual ratio is 12.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 365
 Flip-Flops                                            : 365

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : bpm_x.ngr
Top Level Output File Name         : bpm_x
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 72

Cell Usage :
# BELS                             : 968
#      GND                         : 1
#      INV                         : 91
#      LUT1                        : 5
#      LUT2                        : 67
#      LUT2_D                      : 4
#      LUT2_L                      : 5
#      LUT3                        : 199
#      LUT3_D                      : 4
#      LUT3_L                      : 5
#      LUT4                        : 337
#      LUT4_D                      : 15
#      LUT4_L                      : 26
#      MUXCY                       : 79
#      MUXF5                       : 49
#      VCC                         : 1
#      XORCY                       : 80
# FlipFlops/Latches                : 365
#      FD                          : 17
#      FD_1                        : 1
#      FDC                         : 128
#      FDC_1                       : 1
#      FDCE                        : 167
#      FDE                         : 21
#      FDPE                        : 29
#      FDR                         : 1
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 69
#      IBUF                        : 8
#      IBUFG                       : 1
#      OBUF                        : 60
# DCMs                             : 2
#      DCM                         : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4 

 Number of Slices:                      400  out of   3584    11%  
 Number of Slice Flip Flops:            365  out of   7168     5%  
 Number of 4 input LUTs:                758  out of   7168    10%  
 Number of IOs:                          72
 Number of bonded IOBs:                  70  out of    141    49%  
 Number of GCLKs:                         5  out of      8    62%  
 Number of DCMs:                          2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
Qspi_CLK                           | BUFGP                      | 50    |
Local_Clock                        | u_clkdiv3/DCM_INST:CLKDV   | 263   |
Local_Clock                        | u_clk2x/DCM_INST:CLK2X     | 51    |
u_QSPI/Write_Strb                  | NONE(u_RegSeq/iqspiWrLatch)| 1     |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------+----------------------------+-------+
Control Signal                                               | Buffer(FF name)            | Load  |
-------------------------------------------------------------+----------------------------+-------+
Reset                                                        | IBUF                       | 295   |
u_QSPI/CMDSR_or0000(u_QSPI/CMDSR_or00001:O)                  | NONE(u_QSPI/CMDSR_0)       | 29    |
u_RegSeq/iqspiWrLatch_or0000(u_RegSeq/iqspiWrLatch_or00001:O)| NONE(u_RegSeq/iqspiWrLatch)| 1     |
-------------------------------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 22.628ns (Maximum Frequency: 44.193MHz)
   Minimum input arrival time before clock: 9.245ns
   Maximum output required time after clock: 9.731ns
   Maximum combinational path delay: 8.806ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Qspi_CLK'
  Clock period: 6.254ns (frequency: 159.898MHz)
  Total number of paths / destination ports: 251 / 73
-------------------------------------------------------------------------
Delay:               6.254ns (Levels of Logic = 2)
  Source:            u_QSPI/Counter_0 (FF)
  Destination:       u_QSPI/DataOut_7 (FF)
  Source Clock:      Qspi_CLK rising
  Destination Clock: Qspi_CLK rising

  Data Path: u_QSPI/Counter_0 to u_QSPI/DataOut_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.720   1.342  u_QSPI/Counter_0 (u_QSPI/Counter_0)
     LUT4:I0->O            7   0.551   1.405  u_QSPI/DoutEn_mux000011 (u_QSPI/N11)
     LUT4:I0->O            8   0.551   1.083  u_QSPI/DataOut_and00001 (u_QSPI/DataOut_and0000)
     FDE:CE                    0.602          u_QSPI/DataOut_0
    ----------------------------------------
    Total                      6.254ns (2.424ns logic, 3.830ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Local_Clock'
  Clock period: 22.628ns (frequency: 44.193MHz)
  Total number of paths / destination ports: 25557 / 481
-------------------------------------------------------------------------
Delay:               11.314ns (Levels of Logic = 6)
  Source:            u_cal_seq/NextState_FSM_FFd3 (FF)
  Destination:       u_cal_seq/Counter_4 (FF)
  Source Clock:      Local_Clock rising 2.0X
  Destination Clock: Local_Clock rising 2.0X

  Data Path: u_cal_seq/NextState_FSM_FFd3 to u_cal_seq/Counter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             29   0.720   2.175  u_cal_seq/NextState_FSM_FFd3 (u_cal_seq/NextState_FSM_FFd3)
     LUT3:I0->O           10   0.551   1.160  u_cal_seq/Counter_mux0003<8>22 (u_cal_seq/N18)
     LUT4:I3->O            8   0.551   1.151  u_cal_seq/Msub_Counter_share0000_cy<1>1 (u_cal_seq/Msub_Counter_share0000_cy<1>)
     LUT3:I2->O            1   0.551   0.827  u_cal_seq/Counter_mux0003<4>612_SW0 (N107)
     LUT4_D:I3->O          2   0.551   0.903  u_cal_seq/Counter_mux0003<4>62 (u_cal_seq/N60)
     LUT4:I3->O            1   0.551   0.869  u_cal_seq/Counter_mux0003<4>176 (u_cal_seq/Counter_mux0003<4>176)
     LUT4:I2->O            1   0.551   0.000  u_cal_seq/Counter_mux0003<4>216 (u_cal_seq/Counter_mux0003<4>)
     FDC:D                     0.203          u_cal_seq/Counter_4
    ----------------------------------------
    Total                     11.314ns (4.229ns logic, 7.085ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Local_Clock'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              8.417ns (Levels of Logic = 6)
  Source:            PROG_TDO (PAD)
  Destination:       u_rs232/u_Tx/TxSR_3 (FF)
  Destination Clock: Local_Clock rising 0.3X

  Data Path: PROG_TDO to u_rs232/u_Tx/TxSR_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.827  PROG_TDO_IBUF (PROG_TDO_IBUF)
     LUT4:I3->O            1   0.551   1.140  u_BPMReg/DataOut<3>137_SW0 (N229)
     LUT4:I0->O            1   0.551   0.827  u_BPMReg/DataOut<3>137 (u_BPMReg/DataOut<3>137)
     LUT4:I3->O            3   0.551   0.975  u_BPMReg/DataOut<3>149 (RegDataOut<3>)
     LUT3:I2->O            1   0.551   0.869  u_rs232/u_Tx/TxSR_3_mux00028 (u_rs232/u_Tx/TxSR_3_mux00028)
     LUT4:I2->O            1   0.551   0.000  u_rs232/u_Tx/TxSR_3_mux000287 (u_rs232/u_Tx/TxSR_3_mux0002)
     FDCE:D                    0.203          u_rs232/u_Tx/TxSR_3
    ----------------------------------------
    Total                      8.417ns (3.779ns logic, 4.638ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Qspi_CLK'
  Total number of paths / destination ports: 41 / 23
-------------------------------------------------------------------------
Offset:              9.245ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       u_QSPI/Address_7 (FF)
  Destination Clock: Qspi_CLK rising

  Data Path: Reset to u_QSPI/Address_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           299   0.821   3.722  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O           31   0.551   1.915  u_QSPI/CMDSR_or00001 (u_QSPI/CMDSR_or0000)
     LUT4:I2->O            8   0.551   1.083  u_QSPI/Address_and00002 (u_QSPI/Address_and0000)
     FDE:CE                    0.602          u_QSPI/Address_0
    ----------------------------------------
    Total                      9.245ns (2.525ns logic, 6.720ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Local_Clock'
  Total number of paths / destination ports: 117 / 59
-------------------------------------------------------------------------
Offset:              9.731ns (Levels of Logic = 2)
  Source:            u_cal_seq/iC2 (FF)
  Destination:       ATT_Cntl2A<5> (PAD)
  Source Clock:      Local_Clock rising 2.0X

  Data Path: u_cal_seq/iC2 to ATT_Cntl2A<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.720   1.939  u_cal_seq/iC2 (u_cal_seq/iC2)
     LUT2:I0->O            2   0.551   0.877  ATT_Cntl4B<4>1 (ATT_Cntl4B_4_OBUF)
     OBUF:I->O                 5.644          ATT_Cntl4A_4_OBUF (ATT_Cntl4A<4>)
    ----------------------------------------
    Total                      9.731ns (6.915ns logic, 2.816ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Qspi_CLK'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              8.856ns (Levels of Logic = 2)
  Source:            u_QSPI/iDoutEn (FF)
  Destination:       Qspi_DOut (PAD)
  Source Clock:      Qspi_CLK falling

  Data Path: u_QSPI/iDoutEn to Qspi_DOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.720   1.140  u_QSPI/iDoutEn (u_QSPI/iDoutEn)
     LUT3:I0->O            1   0.551   0.801  u_QSPI/Dout1 (Qspi_DOut_OBUF)
     OBUF:I->O                 5.644          Qspi_DOut_OBUF (Qspi_DOut)
    ----------------------------------------
    Total                      8.856ns (6.915ns logic, 1.941ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               8.806ns (Levels of Logic = 3)
  Source:            Qspi_DIn (PAD)
  Destination:       Qspi_DOut (PAD)

  Data Path: Qspi_DIn to Qspi_DOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   0.989  Qspi_DIn_IBUF (Qspi_DIn_IBUF)
     LUT3:I2->O            1   0.551   0.801  u_QSPI/Dout1 (Qspi_DOut_OBUF)
     OBUF:I->O                 5.644          Qspi_DOut_OBUF (Qspi_DOut)
    ----------------------------------------
    Total                      8.806ns (7.016ns logic, 1.790ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.57 secs
 
--> 


Total memory usage is 543252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   67 (   0 filtered)
Number of infos    :    4 (   0 filtered)

