{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710860504227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710860504227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 16:01:44 2024 " "Processing started: Tue Mar 19 16:01:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710860504227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710860504227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off One2FourDem -c One2FourDem " "Command: quartus_map --read_settings_files=on --write_settings_files=off One2FourDem -c One2FourDem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710860504227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710860504432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710860504432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one2fourdem.vhd 6 3 " "Found 6 design units, including 3 entities, in source file one2fourdem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 One2FourDem-Structural " "Found design unit 1: One2FourDem-Structural" {  } { { "One2FourDem.vhd" "" { Text "C:/Users/saifb/Documents/VHDLW3-2/One2FourDem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710860509917 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MYAND3-Behavioral " "Found design unit 2: MYAND3-Behavioral" {  } { { "One2FourDem.vhd" "" { Text "C:/Users/saifb/Documents/VHDLW3-2/One2FourDem.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710860509917 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NOT1-Behavioral " "Found design unit 3: NOT1-Behavioral" {  } { { "One2FourDem.vhd" "" { Text "C:/Users/saifb/Documents/VHDLW3-2/One2FourDem.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710860509917 ""} { "Info" "ISGN_ENTITY_NAME" "1 One2FourDem " "Found entity 1: One2FourDem" {  } { { "One2FourDem.vhd" "" { Text "C:/Users/saifb/Documents/VHDLW3-2/One2FourDem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710860509917 ""} { "Info" "ISGN_ENTITY_NAME" "2 MYAND3 " "Found entity 2: MYAND3" {  } { { "One2FourDem.vhd" "" { Text "C:/Users/saifb/Documents/VHDLW3-2/One2FourDem.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710860509917 ""} { "Info" "ISGN_ENTITY_NAME" "3 NOT1 " "Found entity 3: NOT1" {  } { { "One2FourDem.vhd" "" { Text "C:/Users/saifb/Documents/VHDLW3-2/One2FourDem.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710860509917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710860509917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "One2FourDem " "Elaborating entity \"One2FourDem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710860509933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT1 NOT1:NOT_S0 " "Elaborating entity \"NOT1\" for hierarchy \"NOT1:NOT_S0\"" {  } { { "One2FourDem.vhd" "NOT_S0" { Text "C:/Users/saifb/Documents/VHDLW3-2/One2FourDem.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710860509934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MYAND3 MYAND3:AND_A " "Elaborating entity \"MYAND3\" for hierarchy \"MYAND3:AND_A\"" {  } { { "One2FourDem.vhd" "AND_A" { Text "C:/Users/saifb/Documents/VHDLW3-2/One2FourDem.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710860509935 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710860510182 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710860510391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710860510391 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710860510403 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710860510403 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710860510403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710860510403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710860510409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 16:01:50 2024 " "Processing ended: Tue Mar 19 16:01:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710860510409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710860510409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710860510409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710860510409 ""}
