# Digital Design Learning Repository

ðŸš§ Status: In Progress â€” currently learning Verilog, testbenches, and FSM design.

This repo will contain:
- Simple combinational logic modules
- Sequential circuits
- Traffic light FSM
- UART debug module (later)
- Testbenches using Icarus Verilog + GTKWave

## ðŸ“‚ Project Structure
/rtl â€” Verilog modules  
/tb â€” testbenches  
/docs â€” notes, timing diagrams  

## ðŸ§° Tech Used
Verilog, Icarus Verilog, GTKWave  
