//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

namespace llvm {


static const TargetOperandInfo OperandInfo2[] = { { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo3[] = { { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo4[] = { { -1, 0, 0 }, { -1, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo5[] = { { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo6[] = { { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo7[] = { { PTX::RRegu16RegClassID, 0, 0 }, { PTX::RRegu16RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo8[] = { { PTX::RRegu32RegClassID, 0, 0 }, { PTX::RRegu32RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo9[] = { { PTX::RRegu64RegClassID, 0, 0 }, { PTX::RRegu64RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo10[] = { { PTX::RRegu16RegClassID, 0, 0 }, { PTX::RRegu16RegClassID, 0, 0 }, { PTX::RRegu16RegClassID, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo11[] = { { PTX::RRegu32RegClassID, 0, 0 }, { PTX::RRegu32RegClassID, 0, 0 }, { PTX::RRegu32RegClassID, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo12[] = { { PTX::RRegu64RegClassID, 0, 0 }, { PTX::RRegu64RegClassID, 0, 0 }, { PTX::RRegu64RegClassID, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo13[] = { { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo14[] = { { PTX::RRegf32RegClassID, 0, 0 }, { PTX::RRegf32RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo15[] = { { PTX::RRegf64RegClassID, 0, 0 }, { PTX::RRegf64RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo16[] = { { PTX::RRegf32RegClassID, 0, 0 }, { PTX::RRegf32RegClassID, 0, 0 }, { PTX::RRegf32RegClassID, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo17[] = { { PTX::RRegf64RegClassID, 0, 0 }, { PTX::RRegf64RegClassID, 0, 0 }, { PTX::RRegf64RegClassID, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo18[] = { { PTX::RRegf32RegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo19[] = { { PTX::RRegf32RegClassID, 0, 0 }, { PTX::RRegu32RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo20[] = { { PTX::RRegf32RegClassID, 0, 0 }, { PTX::RRegu64RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo21[] = { { PTX::RRegf64RegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo22[] = { { PTX::RRegf64RegClassID, 0, 0 }, { PTX::RRegu32RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo23[] = { { PTX::RRegf64RegClassID, 0, 0 }, { PTX::RRegu64RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo24[] = { { PTX::RRegu16RegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo25[] = { { PTX::RRegu16RegClassID, 0, 0 }, { PTX::RRegu32RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo26[] = { { PTX::RRegu16RegClassID, 0, 0 }, { PTX::RRegu64RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo27[] = { { PTX::RRegu32RegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo28[] = { { PTX::RRegu32RegClassID, 0, 0 }, { PTX::RRegu64RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo29[] = { { PTX::RRegu64RegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo30[] = { { PTX::RRegu64RegClassID, 0, 0 }, { PTX::RRegu32RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo31[] = { { PTX::RRegf32RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo32[] = { { PTX::RRegf64RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo33[] = { { PTX::RRegu16RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo34[] = { { PTX::RRegu32RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo35[] = { { PTX::RRegu64RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo36[] = { { PTX::RRegf32RegClassID, 0, 0 }, { PTX::RRegf32RegClassID, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo37[] = { { PTX::RRegf64RegClassID, 0, 0 }, { PTX::RRegf64RegClassID, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo38[] = { { PTX::PredsRegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo39[] = { { PTX::PredsRegClassID, 0, 0 }, { PTX::PredsRegClassID, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo40[] = { { PTX::RRegu16RegClassID, 0, 0 }, { PTX::RRegu16RegClassID, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo41[] = { { PTX::RRegu32RegClassID, 0, 0 }, { PTX::RRegu32RegClassID, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo42[] = { { PTX::RRegu64RegClassID, 0, 0 }, { PTX::RRegu64RegClassID, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo43[] = { { -1, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo44[] = { { PTX::RRegu64RegClassID, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo45[] = { { PTX::RRegu16RegClassID, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo46[] = { { PTX::RRegu32RegClassID, 0, 0 }, { -1, 0, 0 }, { PTX::RRegu32RegClassID, 0, 0 }, { PTX::PredsRegClassID, 0|(1<<TOI::Predicate), 0 }, { -1, 0|(1<<TOI::Predicate), 0 }, };

static const TargetInstrDesc PTXInsts[] = {
  { 0,	0,	0,	0,	"PHI", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	"INLINEASM", 0|(1<<TID::Variadic), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	"PROLOG_LABEL", 0|(1<<TID::NotDuplicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #2 = PROLOG_LABEL
  { 3,	1,	0,	0,	"EH_LABEL", 0|(1<<TID::NotDuplicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	"GC_LABEL", 0|(1<<TID::NotDuplicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	"KILL", 0|(1<<TID::Variadic), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #5 = KILL
  { 6,	3,	1,	0,	"EXTRACT_SUBREG", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo3 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	"INSERT_SUBREG", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo4 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	"IMPLICIT_DEF", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	"SUBREG_TO_REG", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo5 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	"COPY_TO_REGCLASS", 0|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo3 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	0,	"DBG_VALUE", 0|(1<<TID::Variadic), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #11 = DBG_VALUE
  { 12,	1,	1,	0,	"REG_SEQUENCE", 0|(1<<TID::Variadic)|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	0,	"COPY", 0|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo6 },  // Inst #13 = COPY
  { 14,	5,	1,	0,	"ADDri16", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #14 = ADDri16
  { 15,	5,	1,	0,	"ADDri32", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #15 = ADDri32
  { 16,	5,	1,	0,	"ADDri64", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #16 = ADDri64
  { 17,	5,	1,	0,	"ADDrr16", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo10 },  // Inst #17 = ADDrr16
  { 18,	5,	1,	0,	"ADDrr32", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #18 = ADDrr32
  { 19,	5,	1,	0,	"ADDrr64", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #19 = ADDrr64
  { 20,	2,	0,	0,	"EXIT", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Predicable)|(1<<TID::Terminator), 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #20 = EXIT
  { 21,	5,	1,	0,	"FADDri32", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo14 },  // Inst #21 = FADDri32
  { 22,	5,	1,	0,	"FADDri64", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #22 = FADDri64
  { 23,	5,	1,	0,	"FADDrr32", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo16 },  // Inst #23 = FADDrr32
  { 24,	5,	1,	0,	"FADDrr64", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #24 = FADDrr64
  { 25,	5,	1,	0,	"FMULri32", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo14 },  // Inst #25 = FMULri32
  { 26,	5,	1,	0,	"FMULri64", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #26 = FMULri64
  { 27,	5,	1,	0,	"FMULrr32", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo16 },  // Inst #27 = FMULrr32
  { 28,	5,	1,	0,	"FMULrr64", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #28 = FMULrr64
  { 29,	5,	1,	0,	"FSUBri32", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo14 },  // Inst #29 = FSUBri32
  { 30,	5,	1,	0,	"FSUBri64", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #30 = FSUBri64
  { 31,	5,	1,	0,	"FSUBrr32", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo16 },  // Inst #31 = FSUBrr32
  { 32,	5,	1,	0,	"FSUBrr64", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #32 = FSUBrr64
  { 33,	5,	1,	0,	"LDcf32ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #33 = LDcf32ii32
  { 34,	5,	1,	0,	"LDcf32ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #34 = LDcf32ii64
  { 35,	5,	1,	0,	"LDcf32ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #35 = LDcf32ri32
  { 36,	5,	1,	0,	"LDcf32ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #36 = LDcf32ri64
  { 37,	5,	1,	0,	"LDcf32rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #37 = LDcf32rr32
  { 38,	5,	1,	0,	"LDcf32rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #38 = LDcf32rr64
  { 39,	5,	1,	0,	"LDcf64ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #39 = LDcf64ii32
  { 40,	5,	1,	0,	"LDcf64ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #40 = LDcf64ii64
  { 41,	5,	1,	0,	"LDcf64ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #41 = LDcf64ri32
  { 42,	5,	1,	0,	"LDcf64ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #42 = LDcf64ri64
  { 43,	5,	1,	0,	"LDcf64rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #43 = LDcf64rr32
  { 44,	5,	1,	0,	"LDcf64rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #44 = LDcf64rr64
  { 45,	5,	1,	0,	"LDcu16ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #45 = LDcu16ii32
  { 46,	5,	1,	0,	"LDcu16ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #46 = LDcu16ii64
  { 47,	5,	1,	0,	"LDcu16ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #47 = LDcu16ri32
  { 48,	5,	1,	0,	"LDcu16ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #48 = LDcu16ri64
  { 49,	5,	1,	0,	"LDcu16rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #49 = LDcu16rr32
  { 50,	5,	1,	0,	"LDcu16rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #50 = LDcu16rr64
  { 51,	5,	1,	0,	"LDcu32ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo27 },  // Inst #51 = LDcu32ii32
  { 52,	5,	1,	0,	"LDcu32ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo27 },  // Inst #52 = LDcu32ii64
  { 53,	5,	1,	0,	"LDcu32ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #53 = LDcu32ri32
  { 54,	5,	1,	0,	"LDcu32ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #54 = LDcu32ri64
  { 55,	5,	1,	0,	"LDcu32rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #55 = LDcu32rr32
  { 56,	5,	1,	0,	"LDcu32rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #56 = LDcu32rr64
  { 57,	5,	1,	0,	"LDcu64ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #57 = LDcu64ii32
  { 58,	5,	1,	0,	"LDcu64ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #58 = LDcu64ii64
  { 59,	5,	1,	0,	"LDcu64ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #59 = LDcu64ri32
  { 60,	5,	1,	0,	"LDcu64ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #60 = LDcu64ri64
  { 61,	5,	1,	0,	"LDcu64rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #61 = LDcu64rr32
  { 62,	5,	1,	0,	"LDcu64rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #62 = LDcu64rr64
  { 63,	5,	1,	0,	"LDgf32ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #63 = LDgf32ii32
  { 64,	5,	1,	0,	"LDgf32ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #64 = LDgf32ii64
  { 65,	5,	1,	0,	"LDgf32ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #65 = LDgf32ri32
  { 66,	5,	1,	0,	"LDgf32ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #66 = LDgf32ri64
  { 67,	5,	1,	0,	"LDgf32rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #67 = LDgf32rr32
  { 68,	5,	1,	0,	"LDgf32rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #68 = LDgf32rr64
  { 69,	5,	1,	0,	"LDgf64ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #69 = LDgf64ii32
  { 70,	5,	1,	0,	"LDgf64ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #70 = LDgf64ii64
  { 71,	5,	1,	0,	"LDgf64ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #71 = LDgf64ri32
  { 72,	5,	1,	0,	"LDgf64ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #72 = LDgf64ri64
  { 73,	5,	1,	0,	"LDgf64rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #73 = LDgf64rr32
  { 74,	5,	1,	0,	"LDgf64rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #74 = LDgf64rr64
  { 75,	5,	1,	0,	"LDgu16ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #75 = LDgu16ii32
  { 76,	5,	1,	0,	"LDgu16ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #76 = LDgu16ii64
  { 77,	5,	1,	0,	"LDgu16ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #77 = LDgu16ri32
  { 78,	5,	1,	0,	"LDgu16ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #78 = LDgu16ri64
  { 79,	5,	1,	0,	"LDgu16rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #79 = LDgu16rr32
  { 80,	5,	1,	0,	"LDgu16rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #80 = LDgu16rr64
  { 81,	5,	1,	0,	"LDgu32ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo27 },  // Inst #81 = LDgu32ii32
  { 82,	5,	1,	0,	"LDgu32ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo27 },  // Inst #82 = LDgu32ii64
  { 83,	5,	1,	0,	"LDgu32ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #83 = LDgu32ri32
  { 84,	5,	1,	0,	"LDgu32ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #84 = LDgu32ri64
  { 85,	5,	1,	0,	"LDgu32rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #85 = LDgu32rr32
  { 86,	5,	1,	0,	"LDgu32rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #86 = LDgu32rr64
  { 87,	5,	1,	0,	"LDgu64ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #87 = LDgu64ii32
  { 88,	5,	1,	0,	"LDgu64ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #88 = LDgu64ii64
  { 89,	5,	1,	0,	"LDgu64ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #89 = LDgu64ri32
  { 90,	5,	1,	0,	"LDgu64ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #90 = LDgu64ri64
  { 91,	5,	1,	0,	"LDgu64rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #91 = LDgu64rr32
  { 92,	5,	1,	0,	"LDgu64rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #92 = LDgu64rr64
  { 93,	5,	1,	0,	"LDlf32ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #93 = LDlf32ii32
  { 94,	5,	1,	0,	"LDlf32ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #94 = LDlf32ii64
  { 95,	5,	1,	0,	"LDlf32ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #95 = LDlf32ri32
  { 96,	5,	1,	0,	"LDlf32ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #96 = LDlf32ri64
  { 97,	5,	1,	0,	"LDlf32rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #97 = LDlf32rr32
  { 98,	5,	1,	0,	"LDlf32rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #98 = LDlf32rr64
  { 99,	5,	1,	0,	"LDlf64ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #99 = LDlf64ii32
  { 100,	5,	1,	0,	"LDlf64ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #100 = LDlf64ii64
  { 101,	5,	1,	0,	"LDlf64ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #101 = LDlf64ri32
  { 102,	5,	1,	0,	"LDlf64ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #102 = LDlf64ri64
  { 103,	5,	1,	0,	"LDlf64rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #103 = LDlf64rr32
  { 104,	5,	1,	0,	"LDlf64rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #104 = LDlf64rr64
  { 105,	5,	1,	0,	"LDlu16ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #105 = LDlu16ii32
  { 106,	5,	1,	0,	"LDlu16ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #106 = LDlu16ii64
  { 107,	5,	1,	0,	"LDlu16ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #107 = LDlu16ri32
  { 108,	5,	1,	0,	"LDlu16ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #108 = LDlu16ri64
  { 109,	5,	1,	0,	"LDlu16rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #109 = LDlu16rr32
  { 110,	5,	1,	0,	"LDlu16rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #110 = LDlu16rr64
  { 111,	5,	1,	0,	"LDlu32ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo27 },  // Inst #111 = LDlu32ii32
  { 112,	5,	1,	0,	"LDlu32ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo27 },  // Inst #112 = LDlu32ii64
  { 113,	5,	1,	0,	"LDlu32ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #113 = LDlu32ri32
  { 114,	5,	1,	0,	"LDlu32ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #114 = LDlu32ri64
  { 115,	5,	1,	0,	"LDlu32rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #115 = LDlu32rr32
  { 116,	5,	1,	0,	"LDlu32rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #116 = LDlu32rr64
  { 117,	5,	1,	0,	"LDlu64ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #117 = LDlu64ii32
  { 118,	5,	1,	0,	"LDlu64ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #118 = LDlu64ii64
  { 119,	5,	1,	0,	"LDlu64ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #119 = LDlu64ri32
  { 120,	5,	1,	0,	"LDlu64ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #120 = LDlu64ri64
  { 121,	5,	1,	0,	"LDlu64rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #121 = LDlu64rr32
  { 122,	5,	1,	0,	"LDlu64rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #122 = LDlu64rr64
  { 123,	4,	1,	0,	"LDpiF32", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #123 = LDpiF32
  { 124,	4,	1,	0,	"LDpiF64", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #124 = LDpiF64
  { 125,	4,	1,	0,	"LDpiU16", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #125 = LDpiU16
  { 126,	4,	1,	0,	"LDpiU32", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #126 = LDpiU32
  { 127,	4,	1,	0,	"LDpiU64", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #127 = LDpiU64
  { 128,	5,	1,	0,	"LDsf32ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #128 = LDsf32ii32
  { 129,	5,	1,	0,	"LDsf32ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #129 = LDsf32ii64
  { 130,	5,	1,	0,	"LDsf32ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #130 = LDsf32ri32
  { 131,	5,	1,	0,	"LDsf32ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #131 = LDsf32ri64
  { 132,	5,	1,	0,	"LDsf32rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #132 = LDsf32rr32
  { 133,	5,	1,	0,	"LDsf32rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #133 = LDsf32rr64
  { 134,	5,	1,	0,	"LDsf64ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #134 = LDsf64ii32
  { 135,	5,	1,	0,	"LDsf64ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #135 = LDsf64ii64
  { 136,	5,	1,	0,	"LDsf64ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #136 = LDsf64ri32
  { 137,	5,	1,	0,	"LDsf64ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #137 = LDsf64ri64
  { 138,	5,	1,	0,	"LDsf64rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #138 = LDsf64rr32
  { 139,	5,	1,	0,	"LDsf64rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #139 = LDsf64rr64
  { 140,	5,	1,	0,	"LDsu16ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #140 = LDsu16ii32
  { 141,	5,	1,	0,	"LDsu16ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #141 = LDsu16ii64
  { 142,	5,	1,	0,	"LDsu16ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #142 = LDsu16ri32
  { 143,	5,	1,	0,	"LDsu16ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #143 = LDsu16ri64
  { 144,	5,	1,	0,	"LDsu16rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #144 = LDsu16rr32
  { 145,	5,	1,	0,	"LDsu16rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #145 = LDsu16rr64
  { 146,	5,	1,	0,	"LDsu32ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo27 },  // Inst #146 = LDsu32ii32
  { 147,	5,	1,	0,	"LDsu32ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo27 },  // Inst #147 = LDsu32ii64
  { 148,	5,	1,	0,	"LDsu32ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #148 = LDsu32ri32
  { 149,	5,	1,	0,	"LDsu32ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #149 = LDsu32ri64
  { 150,	5,	1,	0,	"LDsu32rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #150 = LDsu32rr32
  { 151,	5,	1,	0,	"LDsu32rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #151 = LDsu32rr64
  { 152,	5,	1,	0,	"LDsu64ii32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #152 = LDsu64ii32
  { 153,	5,	1,	0,	"LDsu64ii64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #153 = LDsu64ii64
  { 154,	5,	1,	0,	"LDsu64ri32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #154 = LDsu64ri32
  { 155,	5,	1,	0,	"LDsu64ri64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #155 = LDsu64ri64
  { 156,	5,	1,	0,	"LDsu64rr32", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #156 = LDsu64rr32
  { 157,	5,	1,	0,	"LDsu64rr64", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #157 = LDsu64rr64
  { 158,	4,	1,	0,	"MOVF32ri", 0|(1<<TID::Predicable)|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #158 = MOVF32ri
  { 159,	4,	1,	0,	"MOVF32rr", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo36 },  // Inst #159 = MOVF32rr
  { 160,	4,	1,	0,	"MOVF64ri", 0|(1<<TID::Predicable)|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #160 = MOVF64ri
  { 161,	4,	1,	0,	"MOVF64rr", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #161 = MOVF64rr
  { 162,	4,	1,	0,	"MOVPREDri", 0|(1<<TID::Predicable)|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo38 },  // Inst #162 = MOVPREDri
  { 163,	4,	1,	0,	"MOVPREDrr", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #163 = MOVPREDrr
  { 164,	4,	1,	0,	"MOVU164ri", 0|(1<<TID::Predicable)|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #164 = MOVU164ri
  { 165,	4,	1,	0,	"MOVU16ri", 0|(1<<TID::Predicable)|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #165 = MOVU16ri
  { 166,	4,	1,	0,	"MOVU16rr", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #166 = MOVU16rr
  { 167,	4,	1,	0,	"MOVU32ri", 0|(1<<TID::Predicable)|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #167 = MOVU32ri
  { 168,	4,	1,	0,	"MOVU32rr", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #168 = MOVU32rr
  { 169,	4,	1,	0,	"MOVU64rr", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #169 = MOVU64rr
  { 170,	3,	0,	0,	"PTX_BAR_SYNC", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #170 = PTX_BAR_SYNC
  { 171,	3,	1,	0,	"PTX_READ_TID_R64", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #171 = PTX_READ_TID_R64
  { 172,	3,	1,	0,	"PTX_READ_TID_W", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #172 = PTX_READ_TID_W
  { 173,	3,	1,	0,	"PTX_READ_TID_X", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #173 = PTX_READ_TID_X
  { 174,	3,	1,	0,	"PTX_READ_TID_Y", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #174 = PTX_READ_TID_Y
  { 175,	3,	1,	0,	"PTX_READ_TID_Z", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #175 = PTX_READ_TID_Z
  { 176,	2,	0,	0,	"RET", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Predicable)|(1<<TID::Terminator), 0x0ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #176 = RET
  { 177,	5,	1,	0,	"SHLir", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo46 },  // Inst #177 = SHLir
  { 178,	5,	1,	0,	"SHLri", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #178 = SHLri
  { 179,	5,	1,	0,	"SHLrr", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #179 = SHLrr
  { 180,	5,	1,	0,	"SRAir", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo46 },  // Inst #180 = SRAir
  { 181,	5,	1,	0,	"SRAri", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #181 = SRAri
  { 182,	5,	1,	0,	"SRArr", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #182 = SRArr
  { 183,	5,	1,	0,	"SRLir", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo46 },  // Inst #183 = SRLir
  { 184,	5,	1,	0,	"SRLri", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #184 = SRLri
  { 185,	5,	1,	0,	"SRLrr", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #185 = SRLrr
  { 186,	5,	0,	0,	"STgf32ii32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #186 = STgf32ii32
  { 187,	5,	0,	0,	"STgf32ii64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #187 = STgf32ii64
  { 188,	5,	0,	0,	"STgf32ri32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #188 = STgf32ri32
  { 189,	5,	0,	0,	"STgf32ri64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #189 = STgf32ri64
  { 190,	5,	0,	0,	"STgf32rr32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #190 = STgf32rr32
  { 191,	5,	0,	0,	"STgf32rr64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #191 = STgf32rr64
  { 192,	5,	0,	0,	"STgf64ii32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #192 = STgf64ii32
  { 193,	5,	0,	0,	"STgf64ii64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #193 = STgf64ii64
  { 194,	5,	0,	0,	"STgf64ri32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #194 = STgf64ri32
  { 195,	5,	0,	0,	"STgf64ri64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #195 = STgf64ri64
  { 196,	5,	0,	0,	"STgf64rr32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #196 = STgf64rr32
  { 197,	5,	0,	0,	"STgf64rr64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #197 = STgf64rr64
  { 198,	5,	0,	0,	"STgu16ii32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #198 = STgu16ii32
  { 199,	5,	0,	0,	"STgu16ii64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #199 = STgu16ii64
  { 200,	5,	0,	0,	"STgu16ri32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #200 = STgu16ri32
  { 201,	5,	0,	0,	"STgu16ri64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #201 = STgu16ri64
  { 202,	5,	0,	0,	"STgu16rr32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #202 = STgu16rr32
  { 203,	5,	0,	0,	"STgu16rr64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #203 = STgu16rr64
  { 204,	5,	0,	0,	"STgu32ii32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo27 },  // Inst #204 = STgu32ii32
  { 205,	5,	0,	0,	"STgu32ii64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo27 },  // Inst #205 = STgu32ii64
  { 206,	5,	0,	0,	"STgu32ri32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #206 = STgu32ri32
  { 207,	5,	0,	0,	"STgu32ri64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #207 = STgu32ri64
  { 208,	5,	0,	0,	"STgu32rr32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #208 = STgu32rr32
  { 209,	5,	0,	0,	"STgu32rr64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #209 = STgu32rr64
  { 210,	5,	0,	0,	"STgu64ii32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #210 = STgu64ii32
  { 211,	5,	0,	0,	"STgu64ii64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #211 = STgu64ii64
  { 212,	5,	0,	0,	"STgu64ri32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #212 = STgu64ri32
  { 213,	5,	0,	0,	"STgu64ri64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #213 = STgu64ri64
  { 214,	5,	0,	0,	"STgu64rr32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #214 = STgu64rr32
  { 215,	5,	0,	0,	"STgu64rr64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #215 = STgu64rr64
  { 216,	5,	0,	0,	"STlf32ii32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #216 = STlf32ii32
  { 217,	5,	0,	0,	"STlf32ii64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #217 = STlf32ii64
  { 218,	5,	0,	0,	"STlf32ri32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #218 = STlf32ri32
  { 219,	5,	0,	0,	"STlf32ri64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #219 = STlf32ri64
  { 220,	5,	0,	0,	"STlf32rr32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #220 = STlf32rr32
  { 221,	5,	0,	0,	"STlf32rr64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #221 = STlf32rr64
  { 222,	5,	0,	0,	"STlf64ii32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #222 = STlf64ii32
  { 223,	5,	0,	0,	"STlf64ii64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #223 = STlf64ii64
  { 224,	5,	0,	0,	"STlf64ri32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #224 = STlf64ri32
  { 225,	5,	0,	0,	"STlf64ri64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #225 = STlf64ri64
  { 226,	5,	0,	0,	"STlf64rr32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #226 = STlf64rr32
  { 227,	5,	0,	0,	"STlf64rr64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #227 = STlf64rr64
  { 228,	5,	0,	0,	"STlu16ii32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #228 = STlu16ii32
  { 229,	5,	0,	0,	"STlu16ii64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #229 = STlu16ii64
  { 230,	5,	0,	0,	"STlu16ri32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #230 = STlu16ri32
  { 231,	5,	0,	0,	"STlu16ri64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #231 = STlu16ri64
  { 232,	5,	0,	0,	"STlu16rr32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #232 = STlu16rr32
  { 233,	5,	0,	0,	"STlu16rr64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #233 = STlu16rr64
  { 234,	5,	0,	0,	"STlu32ii32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo27 },  // Inst #234 = STlu32ii32
  { 235,	5,	0,	0,	"STlu32ii64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo27 },  // Inst #235 = STlu32ii64
  { 236,	5,	0,	0,	"STlu32ri32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #236 = STlu32ri32
  { 237,	5,	0,	0,	"STlu32ri64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #237 = STlu32ri64
  { 238,	5,	0,	0,	"STlu32rr32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #238 = STlu32rr32
  { 239,	5,	0,	0,	"STlu32rr64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #239 = STlu32rr64
  { 240,	5,	0,	0,	"STlu64ii32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #240 = STlu64ii32
  { 241,	5,	0,	0,	"STlu64ii64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #241 = STlu64ii64
  { 242,	5,	0,	0,	"STlu64ri32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #242 = STlu64ri32
  { 243,	5,	0,	0,	"STlu64ri64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #243 = STlu64ri64
  { 244,	5,	0,	0,	"STlu64rr32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #244 = STlu64rr32
  { 245,	5,	0,	0,	"STlu64rr64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #245 = STlu64rr64
  { 246,	5,	0,	0,	"STsf32ii32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #246 = STsf32ii32
  { 247,	5,	0,	0,	"STsf32ii64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #247 = STsf32ii64
  { 248,	5,	0,	0,	"STsf32ri32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #248 = STsf32ri32
  { 249,	5,	0,	0,	"STsf32ri64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #249 = STsf32ri64
  { 250,	5,	0,	0,	"STsf32rr32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #250 = STsf32rr32
  { 251,	5,	0,	0,	"STsf32rr64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo20 },  // Inst #251 = STsf32rr64
  { 252,	5,	0,	0,	"STsf64ii32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #252 = STsf64ii32
  { 253,	5,	0,	0,	"STsf64ii64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #253 = STsf64ii64
  { 254,	5,	0,	0,	"STsf64ri32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #254 = STsf64ri32
  { 255,	5,	0,	0,	"STsf64ri64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #255 = STsf64ri64
  { 256,	5,	0,	0,	"STsf64rr32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #256 = STsf64rr32
  { 257,	5,	0,	0,	"STsf64rr64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo23 },  // Inst #257 = STsf64rr64
  { 258,	5,	0,	0,	"STsu16ii32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #258 = STsu16ii32
  { 259,	5,	0,	0,	"STsu16ii64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #259 = STsu16ii64
  { 260,	5,	0,	0,	"STsu16ri32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #260 = STsu16ri32
  { 261,	5,	0,	0,	"STsu16ri64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #261 = STsu16ri64
  { 262,	5,	0,	0,	"STsu16rr32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo25 },  // Inst #262 = STsu16rr32
  { 263,	5,	0,	0,	"STsu16rr64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #263 = STsu16rr64
  { 264,	5,	0,	0,	"STsu32ii32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo27 },  // Inst #264 = STsu32ii32
  { 265,	5,	0,	0,	"STsu32ii64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo27 },  // Inst #265 = STsu32ii64
  { 266,	5,	0,	0,	"STsu32ri32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #266 = STsu32ri32
  { 267,	5,	0,	0,	"STsu32ri64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #267 = STsu32ri64
  { 268,	5,	0,	0,	"STsu32rr32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #268 = STsu32rr32
  { 269,	5,	0,	0,	"STsu32rr64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #269 = STsu32rr64
  { 270,	5,	0,	0,	"STsu64ii32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #270 = STsu64ii32
  { 271,	5,	0,	0,	"STsu64ii64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #271 = STsu64ii64
  { 272,	5,	0,	0,	"STsu64ri32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #272 = STsu64ri32
  { 273,	5,	0,	0,	"STsu64ri64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #273 = STsu64ri64
  { 274,	5,	0,	0,	"STsu64rr32", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #274 = STsu64rr32
  { 275,	5,	0,	0,	"STsu64rr64", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #275 = STsu64rr64
  { 276,	5,	1,	0,	"SUBri16", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #276 = SUBri16
  { 277,	5,	1,	0,	"SUBri32", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #277 = SUBri32
  { 278,	5,	1,	0,	"SUBri64", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #278 = SUBri64
  { 279,	5,	1,	0,	"SUBrr16", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo10 },  // Inst #279 = SUBrr16
  { 280,	5,	1,	0,	"SUBrr32", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #280 = SUBrr32
  { 281,	5,	1,	0,	"SUBrr64", 0|(1<<TID::Predicable), 0x0ULL, NULL, NULL, NULL, OperandInfo12 },  // Inst #281 = SUBrr64
};
} // End llvm namespace 
