<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>structurs in system verilog - VLSI Labs</title>
  <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;500;700&display=swap">

  <!-- ‚úÖ Prism.js for Verilog/SystemVerilog highlighting -->
  <link href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-tomorrow.min.css" rel="stylesheet" />
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/prism.min.js"></script>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-verilog.min.js"></script>

  <style>
    :root {
      --bg: #ffffff;
      --text: #1a1a1a;
      --card: #f1f1f1;
      --accent: #0077ff;
      --link: #0077ff;
    }

    body.dark {
      --bg: #121212;
      --text: #f0f0f0;
      --card: #1e1e1e;
      --accent: #66aaff;
      --link: #66aaff;
    }

    body {
      margin: 0;
      font-family: 'Poppins', sans-serif;
      background-color: var(--bg);
      color: var(--text);
      transition: background 0.3s, color 0.3s;
    }

    header {
      background: var(--card);
      box-shadow: 0 2px 5px rgba(0,0,0,0.1);
      padding: 1rem 1rem 2rem;
      position: relative;
      text-align: center;
    }

    .logo {
      position: absolute;
      top: 1rem;
      left: 1rem;
      height: 60px;
    }

    .header-image {
      max-height: 100px;
      height: auto;
      width: auto;
    }

    .toggle-container {
      position: absolute;
      top: 1rem;
      right: 1rem;
    }

    .toggle-switch {
      position: relative;
      width: 80px;
      height: 36px;
      background: #ccc;
      border-radius: 30px;
      cursor: pointer;
    }

    .toggle-switch::after {
      content: '‚òÄÔ∏è';
      position: absolute;
      left: 4px;
      top: 4px;
      width: 28px;
      height: 28px;
      background: var(--bg);
      color: var(--text);
      border-radius: 50%;
      display: flex;
      align-items: center;
      justify-content: center;
      transition: all 0.3s;
      font-size: 16px;
    }

    body.dark .toggle-switch::after {
      content: 'üåô';
      left: 48px;
    }

    main {
      max-width: 900px;
      margin: 2rem auto;
      padding: 1rem;
    }

    h1 {
      color: var(--accent);
      margin-bottom: 1rem;
      font-size: 2.5rem;
      font-weight: 700;
    }

    h2 {
      margin-top: 2rem;
      color: var(--accent);
    }

    p, li {
      line-height: 1.6;
    }

    pre {
      background-color: var(--card);
      padding: 1rem;
      border-radius: 8px;
      overflow-x: auto;
    }

    code {
      font-family: 'Courier New', monospace;
      font-weight: bold;
    }

    .nav-links {
      margin-top: 2rem;
      text-align: center;
    }

    .nav-links a {
      text-decoration: none;
      color: var(--accent);
      font-weight: 500;
    }

    .nav-links a:hover {
      text-decoration: underline;
    }

    table {
      width: 100%;
      border-collapse: collapse;
      margin-top: 1rem;
      margin-bottom: 1rem;
    }

    th, td {
      border: 1px solid var(--text);
      padding: 0.5rem;
      text-align: center;
    }

    th {
      background-color: var(--card);
    }

    img.range-img {
      display: block;
      margin: 1rem auto;
      max-width: 100%;
    }
  </style>
</head>
<body>
  <header>
    <a href="index.html">
      <img src="logo.png" alt="VLSI Labs Logo" class="logo">
    </a>
    <a href="veriloghome.html">
      <img src="header.png" alt="Header Banner" class="header-image">
    </a>
    <div class="toggle-container">
      <div class="toggle-switch" onclick="toggleTheme()"></div>
    </div>
  </header>

























<main>
  <h1>üèóÔ∏è Structures in SystemVerilog</h1>
  <p>A structure is like a collection of different types of data that can be grouped together, making it easier to manage related information. Unlike arrays, where all elements have the same type, a structure can store different types of data in one unit. Think of it as a box where you can store different things like a toy car üöó (an integer), a color üé® (a string), and a sticker üì¶ (a byte) together.</p>

  <h2>üßë‚Äçüî¨ Normal Arrays vs Structures</h2>
  <p><strong>Arrays:</strong> A collection of similar data types.</p>
  <pre><code class="language-verilog">int numbers[5];         // All elements are integers
bit [7:0] colors[256]; // All elements are bits</code></pre>
  <p><strong>Structures:</strong> A collection of different data types.</p>
  <pre><code class="language-verilog">struct {
    byte color;
    int price;
    string name;
} toy;</code></pre>

  <h2>üì¶ Unpacked Structures</h2>
  <p>An unpacked structure is a structure where the members are defined and stored in their natural data type, meaning that there's no specific alignment or restriction on how they are stored in memory. By default, structures in SystemVerilog are unpacked. It‚Äôs like keeping each item in its original packaging üì¶.</p>

  <h3>üçè Example: Storing Fruit Information</h3>
  <pre><code class="language-verilog">module tb;
  // Define a structure for fruit
  struct {
      string name;
      int count;
      byte expiry;
  } fruit_info;

  initial begin
    // Initialize the structure with values
    fruit_info = '{"apple", 10, 20};
    $display("Fruit Info: %p", fruit_info);

    // Modify the structure
    fruit_info.name = "orange";
    fruit_info.expiry = 7;
    $display("Updated Fruit Info: %p", fruit_info);
  end
endmodule</code></pre>

  <h3>üìë Simulation Log</h3>
  <pre><code class="language-plaintext">Fruit Info: '{name:"apple", count:10, expiry:'h14}
Updated Fruit Info: '{name:"orange", count:10, expiry:'h7}</code></pre>

  <h2>ü§î Need for typedef</h2>
  <p>In the previous example, we only created one variable of the structure type, but what if we need to create more fruit structures? That‚Äôs where typedef (type definition) comes in! It allows us to define a new data type, which can be used to create multiple variables of that type.</p>

  <h3>üçéüçä Example: Creating Multiple Fruit Variables</h3>
  <pre><code class="language-verilog">module tb;
  // Define a structure for fruit using typedef
  typedef struct {
      string name;
      int count;
      byte expiry;
  } fruit_type;

  initial begin
    // Create two variables of the typedef structure
    fruit_type fruit1 = '{"apple", 5, 30};
    fruit_type fruit2;

    $display("Fruit1: %p, Fruit2: %p", fruit1, fruit2);

    // Copy values from fruit1 to fruit2
    fruit2 = fruit1;
    $display("After copy - Fruit1: %p, Fruit2: %p", fruit1, fruit2);

    // Modify fruit1 and observe fruit2 is unaffected
    fruit1.name = "banana";
    $display("Fruit1: %p, Fruit2: %p", fruit1, fruit2);
  end
endmodule</code></pre>

  <h3>üìú Simulation Log</h3>
  <pre><code class="language-plaintext">Fruit1: '{name:"apple", count:5, expiry:'h1e} Fruit2: '{name:"", count:0, expiry:'h0}
After copy - Fruit1: '{name:"apple", count:5, expiry:'h1e} Fruit2: '{name:"apple", count:5, expiry:'h1e}
Fruit1: '{name:"banana", count:5, expiry:'h1e} Fruit2: '{name:"apple", count:5, expiry:'h1e}</code></pre>

  <h2>üß≥ Packed Structures</h2>
  <p>A packed structure is like tightly packing items üß≥. It‚Äôs a structure where members are packed together in memory with no gaps in between them. This makes it more memory-efficient but also requires attention to the bit width of each member.</p>

  <h3>üñ•Ô∏è Example: Controlling a Device</h3>
  <pre><code class="language-verilog">typedef struct packed {
    bit [3:0] mode;  // 4 bits for mode
    bit [2:0] cfg;   // 3 bits for configuration
    bit       en;    // 1 bit for enable
} ctrl_register;

module tb;
  ctrl_register reg_ctrl;

  initial begin
    // Initialize packed structure variable
    reg_ctrl = '{mode: 4'hA, cfg: 3'h5, en: 1};
    $display("Control Register: %p", reg_ctrl);

    // Modify the mode
    reg_ctrl.mode = 4'h3;
    $display("Modified Control Register: %p", reg_ctrl);

    // Assign a packed value to the structure variable
    reg_ctrl = 8'hFA;
    $display("Assigned Control Register: %p", reg_ctrl);
  end
endmodule</code></pre>

  <h3>üìñ Simulation Log</h3>
  <pre><code class="language-plaintext">Control Register: '{mode:'hA, cfg:'h5, en:'h1}
Modified Control Register: '{mode:'h3, cfg:'h5, en:'h1}
Assigned Control Register: '{mode:'hF, cfg:'h5, en:'h0}</code></pre>
</main>
































<script>
  document.addEventListener("DOMContentLoaded", () => {
    const theme = localStorage.getItem("theme");
    if (theme === "dark") {
      document.body.classList.add("dark");
    }
  });

  function toggleTheme() {
    document.body.classList.toggle("dark");
    const isDark = document.body.classList.contains("dark");
    localStorage.setItem("theme", isDark ? "dark" : "light");
  }
</script>









<!-- Navigation Links -->
<div style="margin-top: 40px; text-align: center; font-size: 1rem; color: var(--text);">
  <div style="display: flex; justify-content: center; gap: 20px; flex-wrap: wrap;">
    <a href="svQueues.html" style="text-decoration: none; color: var(--link);">
      ‚Üê Back to Queues
    </a>
    <span style="color: var(--text);">|</span>
    <a href="typedef.html" style="text-decoration: none; color: var(--link);">
      Next: typedef ‚Üí
    </a>
  </div>
  <div style="margin-top: 8px;">
    <a href="svhome.html" style="text-decoration: none; color: var(--link);">
      ‚Ü© Return to System Verilog Home
    </a>
  </div>
</div>










</body>
</html>
