
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.011928    0.117156    0.478794    0.478794 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.117156    0.000000    0.478794 v _144_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004220    0.164243    0.123649    0.602443 ^ _144_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _078_ (net)
                      0.164243    0.000000    0.602443 ^ _145_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.100745    0.082243    0.684686 v _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.100745    0.000000    0.684686 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.684686   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.102918    0.352918   library hold time
                                              0.352918   data required time
---------------------------------------------------------------------------------------------
                                              0.352918   data required time
                                             -0.684686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331768   slack (MET)


Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.010889    0.111054    0.474169    0.474169 v _221_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.111054    0.000000    0.474169 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004057    0.146850    0.117593    0.591762 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _075_ (net)
                      0.146850    0.000000    0.591762 ^ _140_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003038    0.128612    0.104170    0.695932 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.128612    0.000000    0.695932 v _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.695932   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.097168    0.347168   library hold time
                                              0.347168   data required time
---------------------------------------------------------------------------------------------
                                              0.347168   data required time
                                             -0.695932   data arrival time
---------------------------------------------------------------------------------------------
                                              0.348764   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016518    0.144115    0.499229    0.499229 v _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.144115    0.000000    0.499229 v _142_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004220    0.171717    0.151001    0.650230 ^ _142_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.171717    0.000000    0.650230 ^ _143_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.102784    0.083133    0.733362 v _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.102784    0.000000    0.733362 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.733362   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.102497    0.352497   library hold time
                                              0.352497   data required time
---------------------------------------------------------------------------------------------
                                              0.352497   data required time
                                             -0.733362   data arrival time
---------------------------------------------------------------------------------------------
                                              0.380865   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.023371    0.300937    0.671392    0.671392 ^ _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.300937    0.000000    0.671392 ^ _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.110563    0.069013    0.740404 v _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.110563    0.000000    0.740404 v _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.740404   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100892    0.350892   library hold time
                                              0.350892   data required time
---------------------------------------------------------------------------------------------
                                              0.350892   data required time
                                             -0.740404   data arrival time
---------------------------------------------------------------------------------------------
                                              0.389512   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.018755    0.157254    0.509188    0.509188 v _220_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.157254    0.000000    0.509188 v _136_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004220    0.170006    0.159836    0.669025 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _073_ (net)
                      0.170006    0.000000    0.669025 ^ _137_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.102318    0.082929    0.751954 v _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.102318    0.000000    0.751954 v _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.751954   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.102593    0.352593   library hold time
                                              0.352593   data required time
---------------------------------------------------------------------------------------------
                                              0.352593   data required time
                                             -0.751954   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399360   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004215    0.104492    0.546270    0.546270 ^ _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[6] (net)
                      0.104492    0.000000    0.546270 ^ _132_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.009233    0.137873    0.115239    0.661509 v _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _070_ (net)
                      0.137873    0.000000    0.661509 v _133_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007270    0.187462    0.150394    0.811903 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _071_ (net)
                      0.187462    0.000000    0.811903 ^ _213_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002822    0.087594    0.066523    0.878426 v _213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _110_ (net)
                      0.087594    0.000000    0.878426 v _214_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003038    0.063795    0.162164    1.040590 v _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.063795    0.000000    1.040590 v _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.040590   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.111566    0.361566   library hold time
                                              0.361566   data required time
---------------------------------------------------------------------------------------------
                                              0.361566   data required time
                                             -1.040590   data arrival time
---------------------------------------------------------------------------------------------
                                              0.679024   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.238935    2.651861    1.516904    5.516904 ^ rst_n (in)
                                                         rst_n (net)
                      2.651861    0.000000    5.516904 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.516904   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.259403    0.509403   library removal time
                                              0.509403   data required time
---------------------------------------------------------------------------------------------
                                              0.509403   data required time
                                             -5.516904   data arrival time
---------------------------------------------------------------------------------------------
                                              5.007500   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.238935    2.651861    1.516904    5.516904 ^ rst_n (in)
                                                         rst_n (net)
                      2.651861    0.000000    5.516904 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.516904   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.259403    0.509403   library removal time
                                              0.509403   data required time
---------------------------------------------------------------------------------------------
                                              0.509403   data required time
                                             -5.516904   data arrival time
---------------------------------------------------------------------------------------------
                                              5.007500   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.238935    2.651861    1.516904    5.516904 ^ rst_n (in)
                                                         rst_n (net)
                      2.651861    0.000000    5.516904 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.516904   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.259403    0.509403   library removal time
                                              0.509403   data required time
---------------------------------------------------------------------------------------------
                                              0.509403   data required time
                                             -5.516904   data arrival time
---------------------------------------------------------------------------------------------
                                              5.007500   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.238935    2.651861    1.516904    5.516904 ^ rst_n (in)
                                                         rst_n (net)
                      2.651861    0.000000    5.516904 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.516904   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.259403    0.509403   library removal time
                                              0.509403   data required time
---------------------------------------------------------------------------------------------
                                              0.509403   data required time
                                             -5.516904   data arrival time
---------------------------------------------------------------------------------------------
                                              5.007500   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.238935    2.651861    1.516904    5.516904 ^ rst_n (in)
                                                         rst_n (net)
                      2.651861    0.000000    5.516904 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.516904   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.259403    0.509403   library removal time
                                              0.509403   data required time
---------------------------------------------------------------------------------------------
                                              0.509403   data required time
                                             -5.516904   data arrival time
---------------------------------------------------------------------------------------------
                                              5.007500   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.238935    2.651861    1.516904    5.516904 ^ rst_n (in)
                                                         rst_n (net)
                      2.651861    0.000000    5.516904 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.516904   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.259403    0.509403   library removal time
                                              0.509403   data required time
---------------------------------------------------------------------------------------------
                                              0.509403   data required time
                                             -5.516904   data arrival time
---------------------------------------------------------------------------------------------
                                              5.007500   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.238935    2.651861    1.516904    5.516904 ^ rst_n (in)
                                                         rst_n (net)
                      2.651861    0.000000    5.516904 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.516904   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.259403    0.509403   library removal time
                                              0.509403   data required time
---------------------------------------------------------------------------------------------
                                              0.509403   data required time
                                             -5.516904   data arrival time
---------------------------------------------------------------------------------------------
                                              5.007500   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.238935    2.651861    1.516904    5.516904 ^ rst_n (in)
                                                         rst_n (net)
                      2.651861    0.000000    5.516904 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.516904   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.259403    0.509403   library removal time
                                              0.509403   data required time
---------------------------------------------------------------------------------------------
                                              0.509403   data required time
                                             -5.516904   data arrival time
---------------------------------------------------------------------------------------------
                                              5.007500   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.238935    2.651861    1.516904    5.516904 ^ rst_n (in)
                                                         rst_n (net)
                      2.651861    0.000000    5.516904 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.516904   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.259403    0.509403   library removal time
                                              0.509403   data required time
---------------------------------------------------------------------------------------------
                                              0.509403   data required time
                                             -5.516904   data arrival time
---------------------------------------------------------------------------------------------
                                              5.007500   slack (MET)



