{
  "nodes":
  [
    {
      "name":"device"
      , "id":1808
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"4096 bytes"
          , "Channels":"4 channels"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel device Width (bits)":"512, 512, 512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"device"
          , "id":1810
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000000000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":1811
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000200000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":1812
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000400000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":1813
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000600000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":1809
      , "parent":"1808"
      , "bw":"76800.00"
      , "num_channels":"4"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":1814
      , "parent":"1808"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":1815
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":1818
          , "details":
          [
            {
              "type":"table"
              , "Name":"device"
              , "Interconnect Style":"ring"
              , "Writes":"2"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":1816
          , "details":
          [
            {
              "type":"table"
              , "Name":"device"
              , "Interconnect Style":"ring"
              , "Reads":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":1817
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":1827
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":1828
              , "type":"memsys"
            }
            , {
              "name":"Bus 2"
              , "id":1829
              , "type":"memsys"
            }
            , {
              "name":"Bus 3"
              , "id":1830
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":1819
      , "parent":"1808"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":1820
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"847 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV4"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":595
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":1821
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"847 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV4"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":595
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":1822
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"847 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV4"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":595
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":1823
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"847 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV4"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":595
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":1824
      , "parent":"1808"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":1825
          , "kwidth":"2048"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"2 cycles"
              , "Width":"2048 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV4"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":550
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":1826
          , "kwidth":"2048"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"2 cycles"
              , "Width":"2048 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV4"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":550
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"host"
      , "id":1831
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"No"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel host Width (bits)":"512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"host"
          , "id":1833
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"48"
              , "Latency":"800"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x0"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":1832
      , "parent":"1831"
      , "bw":"30000.00"
      , "num_channels":"1"
      , "interleave":"0"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":1834
      , "parent":"1831"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":1835
          , "type":"arb"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":1810
      , "to":1809
    }
    , {
      "from":1809
      , "to":1810
    }
    , {
      "from":1811
      , "to":1809
    }
    , {
      "from":1809
      , "to":1811
    }
    , {
      "from":1812
      , "to":1809
    }
    , {
      "from":1809
      , "to":1812
    }
    , {
      "from":1813
      , "to":1809
    }
    , {
      "from":1809
      , "to":1813
    }
    , {
      "from":1816
      , "to":1815
    }
    , {
      "from":1818
      , "to":1815
    }
    , {
      "from":1815
      , "to":1809
    }
    , {
      "from":1820
      , "to":1816
    }
    , {
      "from":1821
      , "to":1816
    }
    , {
      "from":1822
      , "to":1816
    }
    , {
      "from":1823
      , "to":1816
    }
    , {
      "from":1825
      , "to":1818
    }
    , {
      "from":1826
      , "to":1818
    }
    , {
      "from":1809
      , "to":1827
    }
    , {
      "from":1809
      , "to":1828
    }
    , {
      "from":1809
      , "to":1829
    }
    , {
      "from":1809
      , "to":1830
    }
    , {
      "from":1827
      , "to":1820
      , "reverse":1
    }
    , {
      "from":1828
      , "to":1821
      , "reverse":1
    }
    , {
      "from":1829
      , "to":1822
      , "reverse":1
    }
    , {
      "from":1830
      , "to":1823
      , "reverse":1
    }
    , {
      "from":1833
      , "to":1832
    }
    , {
      "from":1832
      , "to":1833
    }
    , {
      "from":1835
      , "to":1832
    }
  ]
}
