// Seed: 3332879768
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_9 = 0;
  assign id_1 = 1;
  always @(*) begin : LABEL_0
    id_2 = "" - 1;
  end
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output tri0 id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri id_5,
    output tri1 id_6,
    output uwire id_7
);
  supply1 id_9 = id_1;
  wire id_10;
  wor id_11 = id_5;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  wire id_12;
endmodule
