# SPDX-License-Identifier: GPL-2.0-or-later

# Maxim Integrated MAX3263X OpenOCD target configuration file
# www.maximintegrated.com

# Set the reset pin configuration
reset_config none

# Set flash parameters
set FLASH_BASE 0x0
set FLASH_SIZE 0x200000
set FLC_BASE 0x40002000
set FLASH_SECTOR 0x2000
set FLASH_CLK 96
set FLASH_OPTIONS 0x00

# Setup the reserved TAP
set RSV_TAP 1

source [find target/max32xxx.cfg]

# Create custom reset sequence
$_CHIPNAME.cpu configure -event reset-init {

    # Reset the peripherals
    mww 0x40000848 0xFFFFFFFF
    mww 0x4000084C 0xFFFFFFFF

    sleep 10

    mww 0x40000848 0x0
    mww 0x4000084C 0x0

    # Reset the SP
    set SP_ADDR [mrw 0x0]
    reg sp $SP_ADDR

    # Reset the PC to the Reset_Handler
    set RESET_HANDLER_ADDR  [mrw 0x4]
    reg pc $RESET_HANDLER_ADDR
}

# Note: Removed in merge conflict on 7-17-2023
# Suspected leftover from before we moved to the above flash params.
# The last (frozen) release of the LP SDK does not have it.
# Removing, but preserving just in case.
# ---
#dap create max3263x.dap -chain-position max3263x.cpu

# target configuration
#target create max3263x.cpu cortex_m -dap max3263x.dap
#max3263x.cpu configure -work-area-phys 0x20005000 -work-area-size 0x2000

# Config Command: flash bank name driver base size chip_width bus_width target [driver_options]
#   flash bank <name> max32xxx <base> <size> 0 0 <target> <flc base> <sector> <clk> <burst>
#   max3263x flash base address   0x00000000
#   max3263x flash size           0x200000 (2MB)
#   max3263x FLC base address     0x40002000
#   max3263x sector (page) size   0x2000 (8kB)
#   max3263x clock speed          96 (MHz)
#flash bank max3263x.flash max32xxx 0x00000000 0x200000 0 0 max3263x.cpu 0x40002000 0x2000 96
# ---
