<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="15" e="13"/>
<c f="1" b="83" e="83"/>
<c f="1" b="84" e="83"/>
<c f="1" b="107" e="107"/>
<c f="1" b="108" e="108"/>
<c f="1" b="109" e="109"/>
<c f="1" b="110" e="109"/>
<c f="1" b="372" e="372"/>
<c f="1" b="373" e="372"/>
<c f="1" b="443" e="443"/>
<c f="1" b="444" e="444"/>
<c f="1" b="445" e="445"/>
<c f="1" b="446" e="445"/>
<c f="1" b="463" e="463"/>
<c f="1" b="464" e="464"/>
<c f="1" b="465" e="464"/>
<c f="1" b="467" e="467"/>
<c f="1" b="468" e="467"/>
<c f="1" b="476" e="476"/>
<c f="1" b="477" e="476"/>
<c f="1" b="492" e="492"/>
<c f="1" b="493" e="493"/>
<c f="1" b="494" e="494"/>
<c f="1" b="495" e="494"/>
<c f="1" b="513" e="513"/>
<c f="1" b="514" e="514"/>
<c f="1" b="515" e="514"/>
<c f="1" b="529" e="529"/>
<c f="1" b="530" e="530"/>
<c f="1" b="531" e="530"/>
<c f="1" b="535" e="535"/>
<c f="1" b="536" e="535"/>
<c f="1" b="557" e="557"/>
<c f="1" b="559" e="557"/>
<c f="1" b="702" e="702"/>
<c f="1" b="704" e="704"/>
<c f="1" b="705" e="704"/>
<c f="1" b="714" e="714"/>
<c f="1" b="715" e="715"/>
<c f="1" b="716" e="715"/>
<c f="1" b="722" e="722"/>
<c f="1" b="723" e="722"/>
<c f="1" b="731" e="731"/>
<c f="1" b="732" e="731"/>
<c f="1" b="749" e="749"/>
<c f="1" b="750" e="749"/>
<c f="1" b="752" e="752"/>
<c f="1" b="753" e="752"/>
<c f="1" b="756" e="756"/>
<c f="1" b="757" e="756"/>
<c f="1" b="770" e="770"/>
<c f="1" b="771" e="770"/>
<c f="1" b="834" e="834"/>
<c f="1" b="835" e="835"/>
<c f="1" b="837" e="835"/>
<c f="1" b="868" e="868"/>
<c f="1" b="869" e="868"/>
<c f="1" b="907" e="907"/>
<c f="1" b="908" e="908"/>
<c f="1" b="909" e="909"/>
<c f="1" b="910" e="910"/>
<c f="1" b="912" e="910"/>
<c f="1" b="915" e="915"/>
<c f="1" b="916" e="916"/>
<c f="1" b="917" e="916"/>
<c f="1" b="919" e="919"/>
<c f="1" b="920" e="919"/>
<c f="1" b="1067" e="1067"/>
<c f="1" b="1068" e="1067"/>
<c f="1" b="1073" e="1073"/>
<c f="1" b="1074" e="1073"/>
<c f="1" b="1074" e="1074"/>
<c f="1" b="1075" e="1074"/>
<c f="1" b="1075" e="1075"/>
<c f="1" b="1076" e="1075"/>
<c f="1" b="1076" e="1076"/>
<c f="1" b="1077" e="1076"/>
<c f="1" b="1107" e="1107"/>
<c f="1" b="1108" e="1107"/>
<c f="1" b="1193" e="1193"/>
<c f="1" b="1195" e="1193"/>
<c f="1" b="1196" e="1196"/>
<c f="1" b="1197" e="1196"/>
<c f="1" b="1197" e="1197"/>
<c f="1" b="1198" e="1197"/>
<c f="1" b="1199" e="1199"/>
<c f="1" b="1200" e="1199"/>
<c f="1" b="1200" e="1200"/>
<c f="1" b="1201" e="1200"/>
<c f="1" b="1201" e="1201"/>
<c f="1" b="1202" e="1201"/>
<c f="1" b="1202" e="1202"/>
<c f="1" b="1203" e="1202"/>
<c f="1" b="1203" e="1203"/>
<c f="1" b="1204" e="1203"/>
<c f="1" b="1204" e="1204"/>
<c f="1" b="1205" e="1204"/>
<c f="1" b="1205" e="1205"/>
<c f="1" b="1206" e="1205"/>
<c f="1" b="1206" e="1206"/>
<c f="1" b="1207" e="1206"/>
<c f="1" b="1207" e="1207"/>
<c f="1" b="1209" e="1207"/>
<c f="1" b="1210" e="1210"/>
<c f="1" b="1211" e="1210"/>
<c f="1" b="1211" e="1211"/>
<c f="1" b="1212" e="1211"/>
<c f="1" b="1212" e="1212"/>
<c f="1" b="1213" e="1212"/>
<c f="1" b="1213" e="1213"/>
<c f="1" b="1214" e="1213"/>
<c f="1" b="1214" e="1214"/>
<c f="1" b="1215" e="1214"/>
<c f="1" b="1217" e="1217"/>
<c f="1" b="1218" e="1218"/>
<c f="1" b="1219" e="1218"/>
<c f="1" b="1219" e="1219"/>
<c f="1" b="1220" e="1219"/>
<c f="1" b="1220" e="1220"/>
<c f="1" b="1221" e="1220"/>
<c f="1" b="1221" e="1221"/>
<c f="1" b="1222" e="1221"/>
<c f="1" b="1222" e="1222"/>
<c f="1" b="1224" e="1222"/>
<c f="1" b="1345" e="1345"/>
<c f="1" b="1346" e="1346"/>
<c f="1" b="1347" e="1347"/>
<c f="1" b="1349" e="1347"/>
<c f="1" b="1358" e="1358"/>
<c f="1" b="1359" e="1359"/>
<c f="1" b="1360" e="1360"/>
<c f="1" b="1361" e="1360"/>
</Comments>
<Macros>
<m f="1" bl="204" bc="33" el="204" ec="51"/>
<m f="1" bl="215" bc="35" el="215" ec="53"/>
<m f="1" bl="215" bc="59" el="215" ec="77"/>
<m f="1" bl="267" bc="3" el="267" ec="21"/>
<m f="1" bl="273" bc="37" el="273" ec="37"/>
<m f="1" bl="287" bc="28" el="287" ec="28"/>
<m f="1" bl="438" bc="5" el="438" ec="52"/>
<m f="1" bl="460" bc="24" el="460" ec="71"/>
<m f="1" bl="499" bc="3" el="499" ec="35"/>
<m f="1" bl="603" bc="3" el="603" ec="75"/>
<m f="1" bl="791" bc="3" el="791" ec="72"/>
<m f="1" bl="799" bc="7" el="799" ec="50"/>
<m f="1" bl="800" bc="27" el="800" ec="27"/>
<m f="1" bl="809" bc="7" el="809" ec="51"/>
<m f="1" bl="815" bc="5" el="815" ec="48"/>
<m f="1" bl="816" bc="25" el="816" ec="25"/>
<m f="1" bl="825" bc="5" el="825" ec="49"/>
<m f="1" bl="848" bc="27" el="848" ec="27"/>
<m f="1" bl="853" bc="5" el="853" ec="61"/>
<m f="1" bl="873" bc="27" el="873" ec="27"/>
<m f="1" bl="878" bc="5" el="878" ec="61"/>
<m f="1" bl="969" bc="8" el="969" ec="8"/>
<m f="1" bl="970" bc="15" el="970" ec="15"/>
<m f="1" bl="972" bc="8" el="972" ec="8"/>
<m f="1" bl="973" bc="15" el="973" ec="15"/>
<m f="1" bl="975" bc="8" el="975" ec="8"/>
<m f="1" bl="976" bc="15" el="976" ec="15"/>
<m f="1" bl="978" bc="8" el="978" ec="8"/>
<m f="1" bl="979" bc="15" el="979" ec="15"/>
<m f="1" bl="1108" bc="3" el="1108" ec="22"/>
<m f="1" bl="1130" bc="14" el="1130" ec="48"/>
<m f="1" bl="1162" bc="14" el="1162" ec="48"/>
<m f="1" bl="1241" bc="3" el="1241" ec="48"/>
<m f="1" bl="1242" bc="3" el="1242" ec="43"/>
<m f="1" bl="1243" bc="3" el="1243" ec="37"/>
<m f="1" bl="1244" bc="3" el="1244" ec="36"/>
<m f="1" bl="1245" bc="3" el="1245" ec="39"/>
<m f="1" bl="1246" bc="3" el="1246" ec="37"/>
<m f="1" bl="1247" bc="3" el="1247" ec="36"/>
<m f="1" bl="1248" bc="3" el="1248" ec="40"/>
<m f="1" bl="1249" bc="3" el="1249" ec="40"/>
<m f="1" bl="1250" bc="3" el="1250" ec="40"/>
<m f="1" bl="1251" bc="3" el="1251" ec="40"/>
<m f="1" bl="1252" bc="3" el="1252" ec="36"/>
<m f="1" bl="1253" bc="3" el="1253" ec="40"/>
<m f="1" bl="1254" bc="3" el="1254" ec="40"/>
<m f="1" bl="1255" bc="3" el="1255" ec="40"/>
<m f="1" bl="1256" bc="3" el="1256" ec="40"/>
<m f="1" bl="1257" bc="3" el="1257" ec="40"/>
<m f="1" bl="1259" bc="5" el="1259" ec="37"/>
<m f="1" bl="1268" bc="3" el="1268" ec="64"/>
<m f="1" bl="1306" bc="5" el="1306" ec="23"/>
<m f="1" bl="1340" bc="3" el="1340" ec="68"/>
<m f="1" bl="1341" bc="3" el="1341" ec="37"/>
<m f="1" bl="1350" bc="10" el="1350" ec="58"/>
<m f="1" bl="1361" bc="5" el="1361" ec="44"/>
<m f="1" bl="1361" bc="12" el="1361" ec="43"/>
<m f="1" bl="1364" bc="10" el="1364" ec="10"/>
<m f="1" bl="1367" bc="10" el="1367" ec="10"/>
<m f="1" bl="1370" bc="10" el="1370" ec="10"/>
<m f="1" bl="1371" bc="10" el="1371" ec="10"/>
<m f="1" bl="1374" bc="10" el="1374" ec="10"/>
<m f="1" bl="1382" bc="10" el="1382" ec="10"/>
<m f="1" bl="1383" bc="7" el="1384" ec="39"/>
<m f="1" bl="1396" bc="5" el="1396" ec="72"/>
<m f="1" bl="1398" bc="19" el="1398" ec="51"/>
<m f="1" bl="1399" bc="7" el="1400" ec="64"/>
<m f="1" bl="1404" bc="3" el="1404" ec="24"/>
<m f="1" bl="1414" bc="7" el="1414" ec="38"/>
<m f="1" bl="1416" bc="17" el="1416" ec="17"/>
<m f="1" bl="1417" bc="30" el="1417" ec="30"/>
<m f="1" bl="1418" bc="24" el="1418" ec="24"/>
<m f="1" bl="1425" bc="49" el="1425" ec="49"/>
<m f="1" bl="1432" bc="7" el="1432" ec="38"/>
<m f="1" bl="1438" bc="29" el="1438" ec="29"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="15" e="13"/>
<c f="2" b="76" e="76"/>
<c f="2" b="77" e="76"/>
<c f="2" b="83" e="83"/>
<c f="2" b="84" e="84"/>
<c f="2" b="85" e="84"/>
<c f="2" b="103" e="103"/>
<c f="2" b="104" e="104"/>
<c f="2" b="105" e="104"/>
<c f="2" b="106" e="106"/>
<c f="2" b="107" e="107"/>
<c f="2" b="108" e="107"/>
<c f="2" b="110" e="110"/>
<c f="2" b="111" e="111"/>
<c f="2" b="112" e="112"/>
<c f="2" b="113" e="113"/>
<c f="2" b="114" e="114"/>
<c f="2" b="115" e="114"/>
<c f="2" b="130" e="130"/>
<c f="2" b="131" e="131"/>
<c f="2" b="132" e="132"/>
<c f="2" b="133" e="133"/>
<c f="2" b="134" e="134"/>
<c f="2" b="135" e="135"/>
<c f="2" b="136" e="136"/>
<c f="2" b="137" e="137"/>
<c f="2" b="138" e="138"/>
<c f="2" b="139" e="138"/>
<c f="2" b="144" e="144"/>
<c f="2" b="145" e="145"/>
<c f="2" b="146" e="146"/>
<c f="2" b="147" e="146"/>
<c f="2" b="148" e="148"/>
<c f="2" b="149" e="148"/>
<c f="2" b="151" e="151"/>
<c f="2" b="152" e="152"/>
<c f="2" b="153" e="152"/>
<c f="2" b="211" e="211"/>
<c f="2" b="212" e="211"/>
<c f="2" b="232" e="232"/>
<c f="2" b="233" e="233"/>
<c f="2" b="234" e="234"/>
<c f="2" b="235" e="235"/>
<c f="2" b="236" e="236"/>
<c f="2" b="237" e="237"/>
<c f="2" b="238" e="238"/>
<c f="2" b="239" e="238"/>
<c f="2" b="260" e="260"/>
<c f="2" b="261" e="261"/>
<c f="2" b="262" e="262"/>
<c f="2" b="263" e="262"/>
<c f="2" b="265" e="265"/>
<c f="2" b="266" e="266"/>
<c f="2" b="267" e="267"/>
<c f="2" b="268" e="267"/>
<c f="2" b="270" e="270"/>
<c f="2" b="271" e="270"/>
<c f="2" b="273" e="273"/>
<c f="2" b="274" e="273"/>
<c f="2" b="276" e="276"/>
<c f="2" b="277" e="276"/>
<c f="2" b="279" e="279"/>
<c f="2" b="280" e="279"/>
<c f="2" b="282" e="282"/>
<c f="2" b="283" e="283"/>
<c f="2" b="284" e="284"/>
<c f="2" b="285" e="285"/>
<c f="2" b="286" e="285"/>
<c f="2" b="289" e="289"/>
<c f="2" b="290" e="289"/>
<c f="2" b="297" e="297"/>
<c f="2" b="299" e="297"/>
<c f="2" b="299" e="299"/>
<c f="2" b="301" e="299"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="a1896e068a4912cd198f7c543a4b9cc3_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="23" lineend="299" original="">
<cr namespace="llvm" access="none" kind="class" name="AMDGPUTargetMachine" id="a1896e068a4912cd198f7c543a4b9cc3_ce37f0d8df989b88fee1f77ad0d2af64" file="2" linestart="25" lineend="25"/>
<cr namespace="llvm" access="none" kind="class" name="DFAPacketizer" id="a1896e068a4912cd198f7c543a4b9cc3_3714c2999add3c46d520a35d971431cf" file="2" linestart="26" lineend="26" previous="6ecae7625e66dd1485e4236d350ee2d0_3714c2999add3c46d520a35d971431cf"/>
<cr namespace="llvm" access="none" kind="class" name="ScheduleDAG" id="a1896e068a4912cd198f7c543a4b9cc3_1215249e58aa3854b8fc2a84f3ebe445" file="2" linestart="27" lineend="27" previous="35dcc986b9fc41c6f521acfc055f8d35_1215249e58aa3854b8fc2a84f3ebe445"/>
<cr namespace="llvm" access="none" kind="class" name="MachineFunction" id="a1896e068a4912cd198f7c543a4b9cc3_7a76e175133a980deee19d81d954fcc0" file="2" linestart="28" lineend="28" previous="94021f4eb3db4bb5e433d342e7530945_7a76e175133a980deee19d81d954fcc0"/>
<cr namespace="llvm" access="none" kind="class" name="MachineInstr" id="a1896e068a4912cd198f7c543a4b9cc3_6044ca844a7ec5fb9a6c63d2c45cb3c4" file="2" linestart="29" lineend="29" previous="94021f4eb3db4bb5e433d342e7530945_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
<cr namespace="llvm" access="none" kind="class" name="MachineInstrBuilder" id="a1896e068a4912cd198f7c543a4b9cc3_1438597d7eaf2dd7c745676415aeb79c" file="2" linestart="30" lineend="30" previous="94021f4eb3db4bb5e433d342e7530945_1438597d7eaf2dd7c745676415aeb79c"/>
<cr namespace="llvm" access="none" depth="1" kind="class" name="R600InstrInfo" id="a1896e068a4912cd198f7c543a4b9cc3_b912651a0ad4db5f86c30027af91c1f2" file="2" linestart="32" lineend="291">
<base access="public">
<rt>
<cr id="94021f4eb3db4bb5e433d342e7530945_042d8f4bdaebce19fa1c25343be9bd28"/>
</rt>
</base>
<cr access="public" kind="class" name="R600InstrInfo" id="a1896e068a4912cd198f7c543a4b9cc3_7aa9e06faa8b5ec27f88c3678f28006e" file="2" linestart="32" lineend="32"/>
<Decl access="private"/>
<fl name="RI" id="a1896e068a4912cd198f7c543a4b9cc3_532ebc41b2ea4649adb9dd451360f4d4" file="2" linestart="34" lineend="34" const="true" access="private" proto="const llvm::R600RegisterInfo">
<QualType const="true">
<rt>
<cr id="655df7d8cce6dcdbbc38f844ae863f73_95403ba8c9696ee4a070fcf85537a2be"/>
</rt>
</QualType>
</fl>
<m name="ExtractSrcs" id="a1896e068a4912cd198f7c543a4b9cc3_a26d0133149e59e436667e5a8ca673dc" file="2" linestart="36" lineend="37" access="private" hasbody="true">
<fpt const="true" proto="std::vector&lt;std::pair&lt;int, unsigned int&gt;&gt;">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="PV" proto="const DenseMap&lt;unsigned int, unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="a2e0511a2f7df2d0d224b4855fe9d8ec_6c3b609a49f5ba6a1fa3fad8d9fe38bc"/>
<template_arguments>
<bt name="unsigned int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="ConstCount" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="buildIndirectRead" id="a1896e068a4912cd198f7c543a4b9cc3_047822363a49497235c01ab630fd87f8" file="2" linestart="40" lineend="44" access="private" hasbody="true">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="ValueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Address" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OffsetReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="AddrChan" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="buildIndirectWrite" id="a1896e068a4912cd198f7c543a4b9cc3_436117527ee5924f8ea79d7914b398f1" file="2" linestart="46" lineend="50" access="private" hasbody="true">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="ValueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Address" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OffsetReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="AddrChan" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="public"/>
<e parent="a1896e068a4912cd198f7c543a4b9cc3_b912651a0ad4db5f86c30027af91c1f2" access="public" name="BankSwizzle" id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539" file="2" linestart="52" lineend="59" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="ALU_VEC_012_SCL_210" id="a1896e068a4912cd198f7c543a4b9cc3_0a4f5607215204772863a40bd01c25df" file="2" linestart="53" lineend="53">
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
<Stmt>
<n45 lb="53" cb="27">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="ALU_VEC_021_SCL_122" id="a1896e068a4912cd198f7c543a4b9cc3_de3dc8a52c288ddc209cf6c20445775d" file="2" linestart="54" lineend="54">
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ec>
<ec name="ALU_VEC_120_SCL_212" id="a1896e068a4912cd198f7c543a4b9cc3_5a1c0e46c1518eba8c769e0f1b34c770" file="2" linestart="55" lineend="55">
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ec>
<ec name="ALU_VEC_102_SCL_221" id="a1896e068a4912cd198f7c543a4b9cc3_afe76be77121425e1b2aa63a115da748" file="2" linestart="56" lineend="56">
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ec>
<ec name="ALU_VEC_201" id="a1896e068a4912cd198f7c543a4b9cc3_9365104c5e234b3467ef8338248df466" file="2" linestart="57" lineend="57">
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ec>
<ec name="ALU_VEC_210" id="a1896e068a4912cd198f7c543a4b9cc3_a2b78c31901590fba0de510457b3b8c5" file="2" linestart="58" lineend="58">
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ec>
</e>
<c name="R600InstrInfo" id="a1896e068a4912cd198f7c543a4b9cc3_028f295bf52865a40f5d5c3d129866d3" file="2" linestart="61" lineend="61" explicit="true" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="st" proto="const llvm::AMDGPUSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="getRegisterInfo" id="a1896e068a4912cd198f7c543a4b9cc3_5d796adecf2a348d1a711bd42f5bfc86" file="2" linestart="63" lineend="63" access="public" hasbody="true">
<fpt const="true" proto="const llvm::R600RegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="655df7d8cce6dcdbbc38f844ae863f73_95403ba8c9696ee4a070fcf85537a2be"/>
</rt>
</QualType>
</lrf>
</fpt>
</m>
<m name="copyPhysReg" id="a1896e068a4912cd198f7c543a4b9cc3_71b8570f8b68e73fc66ed7807356b07b" file="2" linestart="64" lineend="67" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLegalToSplitMBBAt" id="a1896e068a4912cd198f7c543a4b9cc3_51ced839386c51a95f9260448d2a0361" file="2" linestart="68" lineend="69" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="isTrig" id="a1896e068a4912cd198f7c543a4b9cc3_f7dc7cffcbd79ee796de15b098704883" file="2" linestart="71" lineend="71" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isPlaceHolderOpcode" id="a1896e068a4912cd198f7c543a4b9cc3_2867bfb9a4e8cf5b8593a659b1f7b451" file="2" linestart="72" lineend="72" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isReductionOp" id="a1896e068a4912cd198f7c543a4b9cc3_591f4b6776badd187d267b822b9a6d77" file="2" linestart="73" lineend="73" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isCubeOp" id="a1896e068a4912cd198f7c543a4b9cc3_38fdcc0024ff593581b5531fd656cc16" file="2" linestart="74" lineend="74" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isALUInstr" id="a1896e068a4912cd198f7c543a4b9cc3_90785843ab5d974a812d75ddb5d31c0d" file="2" linestart="77" lineend="77" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="hasInstrModifiers" id="a1896e068a4912cd198f7c543a4b9cc3_e843709954c8837047373e1e88579efd" file="2" linestart="78" lineend="78" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLDSInstr" id="a1896e068a4912cd198f7c543a4b9cc3_85d90b46001807664e7525ad6ec01fbb" file="2" linestart="79" lineend="79" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLDSNoRetInstr" id="a1896e068a4912cd198f7c543a4b9cc3_5b8bdcd18d5f99d0dc8ff689e71620b0" file="2" linestart="80" lineend="80" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLDSRetInstr" id="a1896e068a4912cd198f7c543a4b9cc3_144c2b95babdd94ab854b8b645520101" file="2" linestart="81" lineend="81" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="canBeConsideredALU" id="a1896e068a4912cd198f7c543a4b9cc3_fd98210e9a96157b86a688e378da2ee5" file="2" linestart="85" lineend="85" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isTransOnly" id="a1896e068a4912cd198f7c543a4b9cc3_4e631abab2d420a905e28a62aa67501e" file="2" linestart="87" lineend="87" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isTransOnly" id="a1896e068a4912cd198f7c543a4b9cc3_9ddceb9b2820b7daefbf652b3118f99c" file="2" linestart="88" lineend="88" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isVectorOnly" id="a1896e068a4912cd198f7c543a4b9cc3_a78ad7829ebf05762c7f0f85633057f5" file="2" linestart="89" lineend="89" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isVectorOnly" id="a1896e068a4912cd198f7c543a4b9cc3_8ca9e086b2fa44887ead46f589f5ea2e" file="2" linestart="90" lineend="90" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isExport" id="a1896e068a4912cd198f7c543a4b9cc3_c6ee2052ea672a4353a92f09c49349de" file="2" linestart="91" lineend="91" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="usesVertexCache" id="a1896e068a4912cd198f7c543a4b9cc3_6fcdfbd0e69521f53578f6f40ee50c73" file="2" linestart="93" lineend="93" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="usesVertexCache" id="a1896e068a4912cd198f7c543a4b9cc3_4ec039f7bc97e18ae4d1c6ef1bfa9fb8" file="2" linestart="94" lineend="94" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="usesTextureCache" id="a1896e068a4912cd198f7c543a4b9cc3_f0357af98d3fb825de886dce37911f8c" file="2" linestart="95" lineend="95" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="usesTextureCache" id="a1896e068a4912cd198f7c543a4b9cc3_4c5bea28b9d0377246b890ead57f6dd9" file="2" linestart="96" lineend="96" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="mustBeLastInClause" id="a1896e068a4912cd198f7c543a4b9cc3_8a44fd813179283ce1b10eb3a8a6628d" file="2" linestart="98" lineend="98" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="usesAddressRegister" id="a1896e068a4912cd198f7c543a4b9cc3_525e0b88acc78148b5807db741c8ffe0" file="2" linestart="99" lineend="99" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="definesAddressRegister" id="a1896e068a4912cd198f7c543a4b9cc3_04e7741189fb652772b4b00dd549d71e" file="2" linestart="100" lineend="100" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="readsLDSSrcReg" id="a1896e068a4912cd198f7c543a4b9cc3_c73d1fb67c7a62d41fed07b212db4b67" file="2" linestart="101" lineend="101" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSrcIdx" id="a1896e068a4912cd198f7c543a4b9cc3_29ac622e09557b6ae7189b11f5a7298a" file="2" linestart="105" lineend="105" access="public" hasbody="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSelIdx" id="a1896e068a4912cd198f7c543a4b9cc3_2c2c541728dc7af3d3624cda29e9529e" file="2" linestart="108" lineend="108" access="public" hasbody="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSrcs" id="a1896e068a4912cd198f7c543a4b9cc3_6afb851ef48ba81801cfd400c597109f" file="2" linestart="115" lineend="116" access="public" hasbody="true">
<fpt const="true" proto="SmallVector&lt;std::pair&lt;MachineOperand *, int64_t&gt;, 3&gt;">
<tss>
<templatebase id="cc7c47255f6621964b49dbeb63bbaba4_a9311a36de5bf268b7e067c959560d85"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</pt>
<Tdef>
<bt name="long long"/>
</Tdef>
</template_arguments>
</tss>
</ety>
<Stmt>
<n45 lb="115" cb="53">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLegalUpTo" id="a1896e068a4912cd198f7c543a4b9cc3_40ec03bff9baca75f54c6dd55f637f7b" file="2" linestart="118" lineend="122" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="IGSrcs" proto="const std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned int&gt;&gt;&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Swz" proto="const std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ety>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TransSrcs" proto="const std::vector&lt;std::pair&lt;int, unsigned int&gt;&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TransSwz" proto="R600InstrInfo::BankSwizzle" isLiteral="true" access2="none">
<ety>
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="FindSwizzleForVectorSlot" id="a1896e068a4912cd198f7c543a4b9cc3_5a46f5329141428b09c9f0d076b8438b" file="2" linestart="124" lineend="128" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="IGSrcs" proto="const std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned int&gt;&gt;&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SwzCandidate" proto="std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ety>
</template_arguments>
</tss>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TransSrcs" proto="const std::vector&lt;std::pair&lt;int, unsigned int&gt;&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TransSwz" proto="R600InstrInfo::BankSwizzle" isLiteral="true" access2="none">
<ety>
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="fitsReadPortLimitations" id="a1896e068a4912cd198f7c543a4b9cc3_6d2486b3fe98bbc287a95fe69f16cb2a" file="2" linestart="139" lineend="142" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MIs" proto="const std::vector&lt;MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="PV" proto="const DenseMap&lt;unsigned int, unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="a2e0511a2f7df2d0d224b4855fe9d8ec_6c3b609a49f5ba6a1fa3fad8d9fe38bc"/>
<template_arguments>
<bt name="unsigned int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="BS" proto="std::vector&lt;BankSwizzle&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</template_arguments>
</tss>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="isLastAluTrans" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="fitsConstReadLimitations" id="a1896e068a4912cd198f7c543a4b9cc3_6c8bdce369414402ca40c89b32e08e01" file="2" linestart="147" lineend="147" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="" proto="const std::vector&lt;MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="fitsConstReadLimitations" id="a1896e068a4912cd198f7c543a4b9cc3_c11d464013ceed3bccc4621796ab38ec" file="2" linestart="149" lineend="149" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="" proto="const std::vector&lt;unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isVector" id="a1896e068a4912cd198f7c543a4b9cc3_bc611bc1e74c8a7b0e9862617cc2b235" file="2" linestart="153" lineend="153" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isMov" id="a1896e068a4912cd198f7c543a4b9cc3_86eeae9030eda635b78e1360054e594d" file="2" linestart="155" lineend="155" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="CreateTargetScheduleState" id="a1896e068a4912cd198f7c543a4b9cc3_dee466c0c857263d4bf5357240e98231" file="2" linestart="157" lineend="158" access="public" hasbody="true">
<fpt const="true" proto="llvm::DFAPacketizer *">
<pt>
<rt>
<cr id="6ecae7625e66dd1485e4236d350ee2d0_3714c2999add3c46d520a35d971431cf"/>
</rt>
</pt>
</fpt>
<p name="TM" proto="const llvm::TargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="const llvm::ScheduleDAG *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_1215249e58aa3854b8fc2a84f3ebe445"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="ReverseBranchCondition" id="a1896e068a4912cd198f7c543a4b9cc3_ea4883a91712571c612b594150f68002" file="2" linestart="160" lineend="160" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="AnalyzeBranch" id="a1896e068a4912cd198f7c543a4b9cc3_5585d612b820e08791af221a7b941d83" file="2" linestart="162" lineend="163" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AllowModify" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="InsertBranch" id="a1896e068a4912cd198f7c543a4b9cc3_cf9d1310b5e3395b095c672da926be27" file="2" linestart="165" lineend="165" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="RemoveBranch" id="a1896e068a4912cd198f7c543a4b9cc3_1253be62eb7c38bdd4d772715fbe0c6e" file="2" linestart="167" lineend="167" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isPredicated" id="a1896e068a4912cd198f7c543a4b9cc3_9712e9a7b342b044fbab8b130052f8e9" file="2" linestart="169" lineend="169" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isPredicable" id="a1896e068a4912cd198f7c543a4b9cc3_d4ead3110f7a1e8babe34050143c9736" file="2" linestart="171" lineend="171" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isProfitableToDupForIfCvt" id="a1896e068a4912cd198f7c543a4b9cc3_be9cebad60f35ea4642e8d2f7522f609" file="2" linestart="173" lineend="175" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumCyles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isProfitableToIfCvt" id="a1896e068a4912cd198f7c543a4b9cc3_277d9573cc10e8d59b5880801ae30626" file="2" linestart="177" lineend="179" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumCyles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraPredCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isProfitableToIfCvt" id="a1896e068a4912cd198f7c543a4b9cc3_c61f8537249e731841e8c594c6972a27" file="2" linestart="181" lineend="186" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="TMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumTCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraTCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumFCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraFCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="DefinesPredicate" id="a1896e068a4912cd198f7c543a4b9cc3_7eb41d09a0697de69f8b9bb56649d456" file="2" linestart="188" lineend="189" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="std::vector&lt;MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="SubsumesPredicate" id="a1896e068a4912cd198f7c543a4b9cc3_99fa7afd7455e8447c86822bfd592199" file="2" linestart="191" lineend="192" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Pred1" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Pred2" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isProfitableToUnpredicate" id="a1896e068a4912cd198f7c543a4b9cc3_0855d75a285db75b2e5e3189e3f7e8e8" file="2" linestart="194" lineend="195" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="TMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="PredicateInstruction" id="a1896e068a4912cd198f7c543a4b9cc3_d723c4c78e5e18f6892380109b736473" file="2" linestart="197" lineend="198" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPredicationCost" id="a1896e068a4912cd198f7c543a4b9cc3_091fa7d55dbfc676650d475670d33270" file="2" linestart="200" lineend="200" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getInstrLatency" id="a1896e068a4912cd198f7c543a4b9cc3_d63bb1fc890ca32e2e738ecfc9fab5c6" file="2" linestart="202" lineend="204" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="PredCost" proto="unsigned int *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>
<n32 lb="204" cb="53">
<n16 lb="204" cb="53">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="getInstrLatency" id="a1896e068a4912cd198f7c543a4b9cc3_c94ab4d559f71cc022631444cded0f7c" file="2" linestart="206" lineend="207" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Node" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="207" cb="52" le="207" ce="63">
<rx lb="207" cb="54" le="207" ce="61" pvirg="true">
<n45 lb="207" cb="61">
<flit/>
</n45>
</rx>
</u>

</Stmt>
</m>
<m name="expandPostRAPseudo" id="a1896e068a4912cd198f7c543a4b9cc3_4110df9646fa42583d740910a79ae13d" file="2" linestart="209" lineend="209" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="reserveIndirectRegisters" id="a1896e068a4912cd198f7c543a4b9cc3_9130aab573e735f691a84d3e4bc103bc" file="2" linestart="212" lineend="213" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Reserved" proto="llvm::BitVector &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="calculateIndirectAddress" id="a1896e068a4912cd198f7c543a4b9cc3_8abb1f7e0c2beac0c918b569cd1e7c7d" file="2" linestart="215" lineend="216" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="RegIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Channel" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getIndirectAddrRegClass" id="a1896e068a4912cd198f7c543a4b9cc3_ecd1cf20a4dc7e576e56faecd2797afb" file="2" linestart="218" lineend="218" access="public" hasbody="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
</m>
<m name="buildIndirectWrite" id="a1896e068a4912cd198f7c543a4b9cc3_16ee162d0c6242f4478746348c2c2ed2" file="2" linestart="220" lineend="223" access="public" hasbody="true">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="ValueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Address" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OffsetReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="buildIndirectRead" id="a1896e068a4912cd198f7c543a4b9cc3_e09b813de143060e8a9fb85e2f226de8" file="2" linestart="225" lineend="228" access="public" hasbody="true">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="ValueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Address" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OffsetReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getMaxAlusPerClause" id="a1896e068a4912cd198f7c543a4b9cc3_6c447d4c90a7b20542eca1a39f7f51ee" file="2" linestart="230" lineend="230" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
</m>
<m name="buildDefaultInstruction" id="a1896e068a4912cd198f7c543a4b9cc3_065c76e0a4f5ab8b3d93d47150d06554" file="2" linestart="239" lineend="244" access="public" hasbody="true">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Src0Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Src1Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="244" cb="66">
<n45 lb="244" cb="66">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</m>
<m name="buildSlotOfVectorInstruction" id="a1896e068a4912cd198f7c543a4b9cc3_0ea25e28e1884a2100720ca42acd2c3d" file="2" linestart="246" lineend="249" access="public" hasbody="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Slot" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="buildMovImm" id="a1896e068a4912cd198f7c543a4b9cc3_64da9f985fd9a841a0682160740f6731" file="2" linestart="251" lineend="254" access="public" hasbody="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="BB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="buildMovInstr" id="a1896e068a4912cd198f7c543a4b9cc3_6b3bb676cc851fef0128f4dcae7eb09d" file="2" linestart="256" lineend="258" access="public" hasbody="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getOperandIdx" id="a1896e068a4912cd198f7c543a4b9cc3_ff1460d343677fbb2c782809aa4bd582" file="2" linestart="263" lineend="263" access="public" hasbody="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Op" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getOperandIdx" id="a1896e068a4912cd198f7c543a4b9cc3_9b1672feb6469bc8f845592b13e0536e" file="2" linestart="268" lineend="268" access="public" hasbody="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Op" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="setImmOperand" id="a1896e068a4912cd198f7c543a4b9cc3_31241156682f404e6de95214afbeacba" file="2" linestart="271" lineend="271" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Op" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Imm" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="hasFlagOperand" id="a1896e068a4912cd198f7c543a4b9cc3_18f344a19eda3a911bd3d321c43b4826" file="2" linestart="274" lineend="274" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="addFlag" id="a1896e068a4912cd198f7c543a4b9cc3_92e0045ef1427e783d7c539bdaa84cfc" file="2" linestart="277" lineend="277" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Operand" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Flag" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isFlagSet" id="a1896e068a4912cd198f7c543a4b9cc3_d6f1cc9b520cf923e0b4d4feb7d9dd4d" file="2" linestart="280" lineend="280" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Operand" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Flag" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getFlagOp" id="a1896e068a4912cd198f7c543a4b9cc3_c508654592c4098b49c7f5bd279dd984" file="2" linestart="286" lineend="287" access="public" hasbody="true">
<fpt const="true" proto="llvm::MachineOperand &amp;">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SrcIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="286" cb="65">
<n45 lb="286" cb="65">
<flit/>
</n45>
</n32>

</Stmt>
</p>
<p name="Flag" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="287" cb="45">
<n45 lb="287" cb="45"/>
</n32>

</Stmt>
</p>
</m>
<m name="clearFlag" id="a1896e068a4912cd198f7c543a4b9cc3_5f7612b77c0e705253fc259580fa806d" file="2" linestart="290" lineend="290" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Operand" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Flag" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="a1896e068a4912cd198f7c543a4b9cc3_01040b7d4d37bc1793fc250d2c5c02c3" file="2" linestart="32" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::R600InstrInfo &amp;">
<lrf>
<rt>
<cr id="a1896e068a4912cd198f7c543a4b9cc3_b912651a0ad4db5f86c30027af91c1f2"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::R600InstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="a1896e068a4912cd198f7c543a4b9cc3_b912651a0ad4db5f86c30027af91c1f2"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~R600InstrInfo" id="a1896e068a4912cd198f7c543a4b9cc3_afd9c71070fd58e491b0023a16ce4b89" file="2" linestart="32" lineend="32" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
<c name="R600InstrInfo" id="a1896e068a4912cd198f7c543a4b9cc3_269b22af8b238c93c38cfed0ba17bd3b" file="2" linestart="32" lineend="32" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::R600InstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="a1896e068a4912cd198f7c543a4b9cc3_b912651a0ad4db5f86c30027af91c1f2"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="R600InstrInfo" id="a1896e068a4912cd198f7c543a4b9cc3_415d88da34726c32d3b66614ca9e6359" file="2" linestart="32" lineend="32" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::R600InstrInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="a1896e068a4912cd198f7c543a4b9cc3_b912651a0ad4db5f86c30027af91c1f2"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<ns name="AMDGPU" id="a1896e068a4912cd198f7c543a4b9cc3_2098f21df04119f029e13a7d4e87a797" file="2" linestart="293" lineend="297" original="">
<f namespace="llvm.AMDGPU" name="getLDSNoRetOp" id="a1896e068a4912cd198f7c543a4b9cc3_04e742edef2329279999f176628e19aa" file="2" linestart="295" lineend="295" access="none">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
</ns>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="d25a9f0605cb3632e0a3888b5d5cd2fd_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="26" lineend="26"/>
<c name="R600InstrInfo" id="d25a9f0605cb3632e0a3888b5d5cd2fd_028f295bf52865a40f5d5c3d129866d3" file="1" linestart="31" lineend="34" previous="a1896e068a4912cd198f7c543a4b9cc3_028f295bf52865a40f5d5c3d129866d3" explicit="true" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="st" proto="const llvm::AMDGPUSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="32" cb="5" le="32" ce="23">
<typeptr id="94021f4eb3db4bb5e433d342e7530945_1a823a4428edbd3d446e742b7952c4ef"/>
<temp/>
<drx lb="32" cb="21" kind="lvalue" nm="st"/>
</n10>

</BaseInit>
<initlist id="a1896e068a4912cd198f7c543a4b9cc3_532ebc41b2ea4649adb9dd451360f4d4">
<Stmt>
<n10 lb="33" cb="5" le="33" ce="10">
<typeptr id="655df7d8cce6dcdbbc38f844ae863f73_b98b64d56d380df518620b56980a0f55"/>
<temp/>
<drx lb="33" cb="8" kind="lvalue" nm="st"/>
</n10>

</Stmt>
</initlist>
<Stmt>
<u lb="34" cb="3" le="34" ce="5"/>

</Stmt>
</c>
<m name="getRegisterInfo" id="d25a9f0605cb3632e0a3888b5d5cd2fd_5d796adecf2a348d1a711bd42f5bfc86" file="1" linestart="36" lineend="38" previous="a1896e068a4912cd198f7c543a4b9cc3_5d796adecf2a348d1a711bd42f5bfc86" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::R600RegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="655df7d8cce6dcdbbc38f844ae863f73_95403ba8c9696ee4a070fcf85537a2be"/>
</rt>
</QualType>
</lrf>
</fpt>
<Stmt>
<u lb="36" cb="64" le="38" ce="1">
<rx lb="37" cb="3" le="37" ce="10" pvirg="true">
<mex lb="37" cb="10" kind="lvalue" id="a1896e068a4912cd198f7c543a4b9cc3_532ebc41b2ea4649adb9dd451360f4d4" nm="RI" arrow="1">
<n19 lb="37" cb="10"/>
</mex>
</rx>
</u>

</Stmt>
</m>
<m name="isTrig" id="d25a9f0605cb3632e0a3888b5d5cd2fd_f7dc7cffcbd79ee796de15b098704883" file="1" linestart="40" lineend="42" previous="a1896e068a4912cd198f7c543a4b9cc3_f7dc7cffcbd79ee796de15b098704883" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="40" cb="58" le="42" ce="1"/>

</Stmt>
</m>
<m name="isVector" id="d25a9f0605cb3632e0a3888b5d5cd2fd_bc611bc1e74c8a7b0e9862617cc2b235" file="1" linestart="44" lineend="46" previous="a1896e068a4912cd198f7c543a4b9cc3_bc611bc1e74c8a7b0e9862617cc2b235" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="44" cb="60" le="46" ce="1"/>

</Stmt>
</m>
<m name="copyPhysReg" id="d25a9f0605cb3632e0a3888b5d5cd2fd_71b8570f8b68e73fc66ed7807356b07b" file="1" linestart="48" lineend="81" previous="a1896e068a4912cd198f7c543a4b9cc3_71b8570f8b68e73fc66ed7807356b07b" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="52" cb="48" le="81" ce="1">
<dst lb="53" cb="3" le="53" ce="32">
<exp pvirg="true"/>
<Var nm="VectorComponents" value="true">
<bt name="unsigned int"/>
<n32 lb="53" cb="31">
<n45 lb="53" cb="31">
<flit/>
</n45>
</n32>
</Var>
</dst>
<if lb="66" cb="3" le="80" ce="3" else="true" elselb="75" elsecb="10">
<xop lb="66" cb="7" le="66" ce="26" kind="&gt;">
<n32 lb="66" cb="7">
<drx lb="66" cb="7" kind="lvalue" nm="VectorComponents"/>
</n32>
<n32 lb="66" cb="26">
<n45 lb="66" cb="26"/>
</n32>
</xop>
<u lb="66" cb="29" le="75" ce="3">
<fx lb="67" cb="5" le="74" ce="5">
<dst lb="67" cb="10" le="67" ce="24">
<exp pvirg="true"/>
<Var nm="I" value="true">
<bt name="unsigned int"/>
<n32 lb="67" cb="23">
<n45 lb="67" cb="23"/>
</n32>
</Var>
</dst>
<xop lb="67" cb="26" le="67" ce="30" kind="&lt;">
<n32 lb="67" cb="26">
<drx lb="67" cb="26" kind="lvalue" nm="I"/>
</n32>
<n32 lb="67" cb="30">
<drx lb="67" cb="30" kind="lvalue" nm="VectorComponents"/>
</n32>
</xop>
<uo lb="67" cb="48" le="67" ce="49" kind="++">
<drx lb="67" cb="48" kind="lvalue" nm="I"/>
</uo>
<u lb="67" cb="53" le="74" ce="5">
<dst lb="68" cb="7" le="68" ce="56">
<exp pvirg="true"/>
<Var nm="SubRegIndex" value="true">
<bt name="unsigned int"/>
<mce lb="68" cb="30" le="68" ce="55" nbparm="1" id="7ebe28b077af0dc3580f965a9216fd3f_7b0e2f14bd8f3bdd5d990dffd276a239">
<exp pvirg="true"/>
<mex lb="68" cb="30" le="68" ce="33" id="7ebe28b077af0dc3580f965a9216fd3f_7b0e2f14bd8f3bdd5d990dffd276a239" nm="getSubRegFromChannel" point="1">
<n32 lb="68" cb="30">
<mex lb="68" cb="30" kind="lvalue" id="a1896e068a4912cd198f7c543a4b9cc3_532ebc41b2ea4649adb9dd451360f4d4" nm="RI" arrow="1">
<n19 lb="68" cb="30"/>
</mex>
</n32>
</mex>
<n32 lb="68" cb="54">
<drx lb="68" cb="54" kind="lvalue" nm="I"/>
</n32>
</mce>
</Var>
</dst>
</u>
</fx>
</u>
<u lb="75" cb="10" le="80" ce="3">
<dst lb="76" cb="5" le="77" ce="67">
<exp pvirg="true"/>
<Var nm="NewMI">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</Var>
</dst>
</u>
</if>
</u>

</Stmt>
</m>
<m name="isLegalToSplitMBBAt" id="d25a9f0605cb3632e0a3888b5d5cd2fd_51ced839386c51a95f9260448d2a0361" file="1" linestart="84" lineend="93" previous="a1896e068a4912cd198f7c543a4b9cc3_51ced839386c51a95f9260448d2a0361" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="85" cb="80" le="93" ce="1">
<fx lb="86" cb="3" le="91" ce="3">
<dst lb="86" cb="8" le="87" ce="65">
<exp pvirg="true"/>
<Var nm="I">
<ety>
<Tdef>
<pt>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</pt>
</Tdef>
</ety>
<n32 lb="86" cb="45" le="86" ce="66">
<mce lb="86" cb="45" le="86" ce="66" nbparm="0" id="d038367435b7928d04997491e912d58d_f22b4a241ec186851c64e58e95f234ce">
<exp pvirg="true"/>
<mex lb="86" cb="45" le="86" ce="51" id="d038367435b7928d04997491e912d58d_f22b4a241ec186851c64e58e95f234ce" nm="operands_begin" arrow="1">
<ocx lb="86" cb="45" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="86" cb="49">
<drx lb="86" cb="49" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="86" cb="45">
<drx lb="86" cb="45" kind="lvalue" nm="MBBI"/>
</n32>
</ocx>
</mex>
</mce>
</n32>
</Var>
<Var nm="E" virg="true">
<ety>
<Tdef>
<pt>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</pt>
</Tdef>
</ety>
<n32 lb="87" cb="45" le="87" ce="64">
<mce lb="87" cb="45" le="87" ce="64" nbparm="0" id="d038367435b7928d04997491e912d58d_8645ebcdc26d80702b21447ad4dd8c72">
<exp pvirg="true"/>
<mex lb="87" cb="45" le="87" ce="51" id="d038367435b7928d04997491e912d58d_8645ebcdc26d80702b21447ad4dd8c72" nm="operands_end" arrow="1">
<ocx lb="87" cb="45" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="87" cb="49">
<drx lb="87" cb="49" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="87" cb="45">
<drx lb="87" cb="45" kind="lvalue" nm="MBBI"/>
</n32>
</ocx>
</mex>
</mce>
</n32>
</Var>
</dst>
<xop lb="87" cb="67" le="87" ce="72" kind="!=">
<n32 lb="87" cb="67">
<drx lb="87" cb="67" kind="lvalue" nm="I"/>
</n32>
<n32 lb="87" cb="72">
<drx lb="87" cb="72" kind="lvalue" nm="E"/>
</n32>
</xop>
<uo lb="87" cb="75" le="87" ce="77" kind="++">
<drx lb="87" cb="77" kind="lvalue" nm="I"/>
</uo>
<u lb="87" cb="80" le="91" ce="3">
<if lb="88" cb="5" le="90" ce="14">
<xop lb="88" cb="9" le="89" ce="64" kind="&amp;&amp;">
<xop lb="88" cb="9" le="89" ce="18" kind="&amp;&amp;">
<xop lb="88" cb="9" le="88" ce="73" kind="&amp;&amp;">
<mce lb="88" cb="9" le="88" ce="18" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="88" cb="9" le="88" ce="12" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" arrow="1">
<n32 lb="88" cb="9">
<drx lb="88" cb="9" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
<uo lb="88" cb="23" le="88" ce="73" kind="!">
<ce lb="88" cb="24" le="88" ce="73" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="88" cb="24" le="88" ce="44">
<drx lb="88" cb="24" le="88" ce="44" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<mce lb="88" cb="62" le="88" ce="72" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="88" cb="62" le="88" ce="65" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" arrow="1">
<n32 lb="88" cb="62">
<drx lb="88" cb="62" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</ce>
</uo>
</xop>
<mce lb="89" cb="9" le="89" ce="18" nbparm="0" id="84c010a1a9c2223bad1481218c714125_7614e62eb237efbe05dffd1d8b77cefe">
<exp pvirg="true"/>
<mex lb="89" cb="9" le="89" ce="12" id="84c010a1a9c2223bad1481218c714125_7614e62eb237efbe05dffd1d8b77cefe" nm="isUse" arrow="1">
<n32 lb="89" cb="9">
<drx lb="89" cb="9" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</xop>
<mce lb="89" cb="23" le="89" ce="64" nbparm="1" id="655df7d8cce6dcdbbc38f844ae863f73_97d38e323fe5e86aa7afcbac3a2a5624">
<exp pvirg="true"/>
<mex lb="89" cb="23" le="89" ce="26" id="655df7d8cce6dcdbbc38f844ae863f73_97d38e323fe5e86aa7afcbac3a2a5624" nm="isPhysRegLiveAcrossClauses" point="1">
<mex lb="89" cb="23" kind="lvalue" id="a1896e068a4912cd198f7c543a4b9cc3_532ebc41b2ea4649adb9dd451360f4d4" nm="RI" arrow="1">
<n19 lb="89" cb="23"/>
</mex>
</mex>
<mce lb="89" cb="53" le="89" ce="63" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="89" cb="53" le="89" ce="56" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" arrow="1">
<n32 lb="89" cb="53">
<drx lb="89" cb="53" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</mce>
</xop>
<rx lb="90" cb="7" le="90" ce="14" pvirg="true">
<n9 lb="90" cb="14"/>
</rx>
</if>
</u>
</fx>
<rx lb="92" cb="3" le="92" ce="10" pvirg="true">
<n9 lb="92" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="isMov" id="d25a9f0605cb3632e0a3888b5d5cd2fd_86eeae9030eda635b78e1360054e594d" file="1" linestart="95" lineend="105" previous="a1896e068a4912cd198f7c543a4b9cc3_86eeae9030eda635b78e1360054e594d" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="95" cb="50" le="105" ce="1">
<sy lb="98" cb="3" le="104" ce="3">
<n32 lb="98" cb="10">
<drx lb="98" cb="10" kind="lvalue" nm="Opcode"/>
</n32>
<u lb="98" cb="18" le="104" ce="3">
<dx lb="99" cb="3" le="99" ce="19">
<rx lb="99" cb="12" le="99" ce="19" pvirg="true">
<n9 lb="99" cb="19"/>
</rx>
</dx>
<rx lb="103" cb="5" le="103" ce="12" pvirg="true">
<n9 lb="103" cb="12"/>
</rx>
</u>
</sy>
</u>

</Stmt>
</m>
<m name="isPlaceHolderOpcode" id="d25a9f0605cb3632e0a3888b5d5cd2fd_2867bfb9a4e8cf5b8593a659b1f7b451" file="1" linestart="110" lineend="116" previous="a1896e068a4912cd198f7c543a4b9cc3_2867bfb9a4e8cf5b8593a659b1f7b451" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="110" cb="64" le="116" ce="1">
<sy lb="111" cb="3" le="115" ce="3">
<n32 lb="111" cb="11">
<drx lb="111" cb="11" kind="lvalue" nm="Opcode"/>
</n32>
<u lb="111" cb="19" le="115" ce="3">
<dx lb="112" cb="3" le="112" ce="19">
<rx lb="112" cb="12" le="112" ce="19" pvirg="true">
<n9 lb="112" cb="19"/>
</rx>
</dx>
<rx lb="114" cb="5" le="114" ce="12" pvirg="true">
<n9 lb="114" cb="12"/>
</rx>
</u>
</sy>
</u>

</Stmt>
</m>
<m name="isReductionOp" id="d25a9f0605cb3632e0a3888b5d5cd2fd_591f4b6776badd187d267b822b9a6d77" file="1" linestart="118" lineend="120" previous="a1896e068a4912cd198f7c543a4b9cc3_591f4b6776badd187d267b822b9a6d77" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="118" cb="58" le="120" ce="1">
<rx lb="119" cb="3" le="119" ce="10" pvirg="true">
<n9 lb="119" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="isCubeOp" id="d25a9f0605cb3632e0a3888b5d5cd2fd_38fdcc0024ff593581b5531fd656cc16" file="1" linestart="122" lineend="131" previous="a1896e068a4912cd198f7c543a4b9cc3_38fdcc0024ff593581b5531fd656cc16" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="122" cb="53" le="131" ce="1">
<sy lb="123" cb="3" le="130" ce="3">
<n32 lb="123" cb="10">
<drx lb="123" cb="10" kind="lvalue" nm="Opcode"/>
</n32>
<u lb="123" cb="18" le="130" ce="3">
<dx lb="124" cb="5" le="124" ce="21">
<rx lb="124" cb="14" le="124" ce="21" pvirg="true">
<n9 lb="124" cb="21"/>
</rx>
</dx>
<rx lb="129" cb="7" le="129" ce="14" pvirg="true">
<n9 lb="129" cb="14"/>
</rx>
</u>
</sy>
</u>

</Stmt>
</m>
<m name="isALUInstr" id="d25a9f0605cb3632e0a3888b5d5cd2fd_90785843ab5d974a812d75ddb5d31c0d" file="1" linestart="133" lineend="137" previous="a1896e068a4912cd198f7c543a4b9cc3_90785843ab5d974a812d75ddb5d31c0d" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="133" cb="55" le="137" ce="1">
<dst lb="134" cb="3" le="134" ce="45">
<exp pvirg="true"/>
<Var nm="TargetFlags" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<rx lb="136" cb="3" le="136" ce="48" pvirg="true">
<n32 lb="136" cb="10" le="136" ce="48">
<n46 lb="136" cb="10" le="136" ce="48">
<exp pvirg="true"/>
<xop lb="136" cb="11" le="136" ce="40" kind="&amp;">
<n32 lb="136" cb="11">
<drx lb="136" cb="11" kind="lvalue" nm="TargetFlags"/>
</n32>
<n32 lb="136" cb="25" le="136" ce="40">
<drx lb="136" cb="25" le="136" ce="40" id="8a405bc59ef2d972356b3c5ea7ac2e78_1b3f0ee338dece57f209f4ab2adbc54b" nm="ALU_INST"/>
</n32>
</xop>
</n46>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="hasInstrModifiers" id="d25a9f0605cb3632e0a3888b5d5cd2fd_e843709954c8837047373e1e88579efd" file="1" linestart="139" lineend="145" previous="a1896e068a4912cd198f7c543a4b9cc3_e843709954c8837047373e1e88579efd" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="139" cb="62" le="145" ce="1">
<dst lb="140" cb="3" le="140" ce="45">
<exp pvirg="true"/>
<Var nm="TargetFlags" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<rx lb="142" cb="3" le="144" ce="45" pvirg="true">
<n32 lb="142" cb="10" le="144" ce="45">
<n46 lb="142" cb="10" le="144" ce="45">
<exp pvirg="true"/>
<xop lb="142" cb="11" le="144" ce="44" kind="|">
<xop lb="142" cb="11" le="143" ce="44" kind="|">
<n46 lb="142" cb="11" le="142" ce="44">
<exp pvirg="true"/>
<xop lb="142" cb="12" le="142" ce="41" kind="&amp;">
<n32 lb="142" cb="12">
<drx lb="142" cb="12" kind="lvalue" nm="TargetFlags"/>
</n32>
<n32 lb="142" cb="26" le="142" ce="41">
<drx lb="142" cb="26" le="142" ce="41" id="8a405bc59ef2d972356b3c5ea7ac2e78_ef160c3d3579bd1417a261713fc160bd" nm="OP1"/>
</n32>
</xop>
</n46>
<n46 lb="143" cb="11" le="143" ce="44">
<exp pvirg="true"/>
<xop lb="143" cb="12" le="143" ce="41" kind="&amp;">
<n32 lb="143" cb="12">
<drx lb="143" cb="12" kind="lvalue" nm="TargetFlags"/>
</n32>
<n32 lb="143" cb="26" le="143" ce="41">
<drx lb="143" cb="26" le="143" ce="41" id="8a405bc59ef2d972356b3c5ea7ac2e78_4b500984ab534fd4734d8928935badf5" nm="OP2"/>
</n32>
</xop>
</n46>
</xop>
<n46 lb="144" cb="11" le="144" ce="44">
<exp pvirg="true"/>
<xop lb="144" cb="12" le="144" ce="41" kind="&amp;">
<n32 lb="144" cb="12">
<drx lb="144" cb="12" kind="lvalue" nm="TargetFlags"/>
</n32>
<n32 lb="144" cb="26" le="144" ce="41">
<drx lb="144" cb="26" le="144" ce="41" id="8a405bc59ef2d972356b3c5ea7ac2e78_673ccf097e4342a5ecda3af2c0aeed20" nm="OP3"/>
</n32>
</xop>
</n46>
</xop>
</n46>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isLDSInstr" id="d25a9f0605cb3632e0a3888b5d5cd2fd_85d90b46001807664e7525ad6ec01fbb" file="1" linestart="147" lineend="153" previous="a1896e068a4912cd198f7c543a4b9cc3_85d90b46001807664e7525ad6ec01fbb" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="147" cb="55" le="153" ce="1">
<dst lb="148" cb="3" le="148" ce="45">
<exp pvirg="true"/>
<Var nm="TargetFlags" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<rx lb="150" cb="3" le="152" ce="50" pvirg="true">
<n32 lb="150" cb="10" le="152" ce="50">
<n46 lb="150" cb="10" le="152" ce="50">
<exp pvirg="true"/>
<xop lb="150" cb="11" le="152" ce="49" kind="|">
<xop lb="150" cb="11" le="151" ce="49" kind="|">
<n46 lb="150" cb="11" le="150" ce="47">
<exp pvirg="true"/>
<xop lb="150" cb="12" le="150" ce="41" kind="&amp;">
<n32 lb="150" cb="12">
<drx lb="150" cb="12" kind="lvalue" nm="TargetFlags"/>
</n32>
<n32 lb="150" cb="26" le="150" ce="41">
<drx lb="150" cb="26" le="150" ce="41" id="8a405bc59ef2d972356b3c5ea7ac2e78_02c015fed28887776fe80314295a0271" nm="LDS_1A"/>
</n32>
</xop>
</n46>
<n46 lb="151" cb="11" le="151" ce="49">
<exp pvirg="true"/>
<xop lb="151" cb="12" le="151" ce="41" kind="&amp;">
<n32 lb="151" cb="12">
<drx lb="151" cb="12" kind="lvalue" nm="TargetFlags"/>
</n32>
<n32 lb="151" cb="26" le="151" ce="41">
<drx lb="151" cb="26" le="151" ce="41" id="8a405bc59ef2d972356b3c5ea7ac2e78_05d655e6083a3fadbc74774eda5134b0" nm="LDS_1A1D"/>
</n32>
</xop>
</n46>
</xop>
<n46 lb="152" cb="11" le="152" ce="49">
<exp pvirg="true"/>
<xop lb="152" cb="12" le="152" ce="41" kind="&amp;">
<n32 lb="152" cb="12">
<drx lb="152" cb="12" kind="lvalue" nm="TargetFlags"/>
</n32>
<n32 lb="152" cb="26" le="152" ce="41">
<drx lb="152" cb="26" le="152" ce="41" id="8a405bc59ef2d972356b3c5ea7ac2e78_ef4038730eed025f62db8bcb748f02a8" nm="LDS_1A2D"/>
</n32>
</xop>
</n46>
</xop>
</n46>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isLDSNoRetInstr" id="d25a9f0605cb3632e0a3888b5d5cd2fd_5b8bdcd18d5f99d0dc8ff689e71620b0" file="1" linestart="155" lineend="157" previous="a1896e068a4912cd198f7c543a4b9cc3_5b8bdcd18d5f99d0dc8ff689e71620b0" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="155" cb="60" le="157" ce="1"/>

</Stmt>
</m>
<m name="isLDSRetInstr" id="d25a9f0605cb3632e0a3888b5d5cd2fd_144c2b95babdd94ab854b8b645520101" file="1" linestart="159" lineend="161" previous="a1896e068a4912cd198f7c543a4b9cc3_144c2b95babdd94ab854b8b645520101" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="159" cb="58" le="161" ce="1"/>

</Stmt>
</m>
<m name="canBeConsideredALU" id="d25a9f0605cb3632e0a3888b5d5cd2fd_fd98210e9a96157b86a688e378da2ee5" file="1" linestart="163" lineend="179" previous="a1896e068a4912cd198f7c543a4b9cc3_fd98210e9a96157b86a688e378da2ee5" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="163" cb="70" le="179" ce="1">
<if lb="164" cb="3" le="165" ce="12">
<mce lb="164" cb="7" le="164" ce="33" nbparm="1" id="a1896e068a4912cd198f7c543a4b9cc3_90785843ab5d974a812d75ddb5d31c0d">
<exp pvirg="true"/>
<mex lb="164" cb="7" id="a1896e068a4912cd198f7c543a4b9cc3_90785843ab5d974a812d75ddb5d31c0d" nm="isALUInstr" arrow="1">
<n19 lb="164" cb="7"/>
</mex>
<n32 lb="164" cb="18" le="164" ce="32">
<mce lb="164" cb="18" le="164" ce="32" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="164" cb="18" le="164" ce="22" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="164" cb="18">
<drx lb="164" cb="18" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
</mce>
<rx lb="165" cb="5" le="165" ce="12" pvirg="true">
<n9 lb="165" cb="12"/>
</rx>
</if>
<if lb="166" cb="3" le="167" ce="12">
<xop lb="166" cb="7" le="166" ce="48" kind="||">
<mce lb="166" cb="7" le="166" ce="19" nbparm="1" id="a1896e068a4912cd198f7c543a4b9cc3_bc611bc1e74c8a7b0e9862617cc2b235">
<exp pvirg="true"/>
<mex lb="166" cb="7" id="a1896e068a4912cd198f7c543a4b9cc3_bc611bc1e74c8a7b0e9862617cc2b235" nm="isVector" arrow="1">
<n19 lb="166" cb="7"/>
</mex>
<uo lb="166" cb="16" le="166" ce="17" kind="*">
<n32 lb="166" cb="17">
<drx lb="166" cb="17" kind="lvalue" nm="MI"/>
</n32>
</uo>
</mce>
<mce lb="166" cb="24" le="166" ce="48" nbparm="1" id="a1896e068a4912cd198f7c543a4b9cc3_38fdcc0024ff593581b5531fd656cc16">
<exp pvirg="true"/>
<mex lb="166" cb="24" id="a1896e068a4912cd198f7c543a4b9cc3_38fdcc0024ff593581b5531fd656cc16" nm="isCubeOp" arrow="1">
<n19 lb="166" cb="24"/>
</mex>
<n32 lb="166" cb="33" le="166" ce="47">
<mce lb="166" cb="33" le="166" ce="47" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="166" cb="33" le="166" ce="37" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="166" cb="33">
<drx lb="166" cb="33" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
</mce>
</xop>
<rx lb="167" cb="5" le="167" ce="12" pvirg="true">
<n9 lb="167" cb="12"/>
</rx>
</if>
<sy lb="168" cb="3" le="178" ce="3">
<mce lb="168" cb="11" le="168" ce="25" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="168" cb="11" le="168" ce="15" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="168" cb="11">
<drx lb="168" cb="11" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
<u lb="168" cb="28" le="178" ce="3">
<rx lb="175" cb="5" le="175" ce="12" pvirg="true">
<n9 lb="175" cb="12"/>
</rx>
<dx lb="176" cb="3" le="177" ce="12">
<rx lb="177" cb="5" le="177" ce="12" pvirg="true">
<n9 lb="177" cb="12"/>
</rx>
</dx>
</u>
</sy>
</u>

</Stmt>
</m>
<m name="isTransOnly" id="d25a9f0605cb3632e0a3888b5d5cd2fd_4e631abab2d420a905e28a62aa67501e" file="1" linestart="181" lineend="185" previous="a1896e068a4912cd198f7c543a4b9cc3_4e631abab2d420a905e28a62aa67501e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="181" cb="56" le="185" ce="1">
<if lb="182" cb="3" le="183" ce="12">
<mce lb="182" cb="7" le="182" ce="23" nbparm="0" id="1fa1199557e4f7988cadb59401364979_2982f336b33bd29a54ba71ebe8630229">
<exp pvirg="true"/>
<mex lb="182" cb="7" le="182" ce="10" id="1fa1199557e4f7988cadb59401364979_2982f336b33bd29a54ba71ebe8630229" nm="hasCaymanISA" point="1">
<mex lb="182" cb="7" kind="lvalue" id="94021f4eb3db4bb5e433d342e7530945_5a3b1bc0c1fb82b5f20a2c69532bd0df" nm="ST" arrow="1">
<n32 lb="182" cb="7">
<n19 lb="182" cb="7"/>
</n32>
</mex>
</mex>
</mce>
<rx lb="183" cb="5" le="183" ce="12" pvirg="true">
<n9 lb="183" cb="12"/>
</rx>
</if>
</u>

</Stmt>
</m>
<m name="isTransOnly" id="d25a9f0605cb3632e0a3888b5d5cd2fd_9ddceb9b2820b7daefbf652b3118f99c" file="1" linestart="187" lineend="189" previous="a1896e068a4912cd198f7c543a4b9cc3_9ddceb9b2820b7daefbf652b3118f99c" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="187" cb="63" le="189" ce="1">
<rx lb="188" cb="3" le="188" ce="37" pvirg="true">
<mce lb="188" cb="10" le="188" ce="37" nbparm="1" id="a1896e068a4912cd198f7c543a4b9cc3_4e631abab2d420a905e28a62aa67501e">
<exp pvirg="true"/>
<mex lb="188" cb="10" id="a1896e068a4912cd198f7c543a4b9cc3_4e631abab2d420a905e28a62aa67501e" nm="isTransOnly" arrow="1">
<n19 lb="188" cb="10"/>
</mex>
<n32 lb="188" cb="22" le="188" ce="36">
<mce lb="188" cb="22" le="188" ce="36" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="188" cb="22" le="188" ce="26" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="188" cb="22">
<drx lb="188" cb="22" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="isVectorOnly" id="d25a9f0605cb3632e0a3888b5d5cd2fd_a78ad7829ebf05762c7f0f85633057f5" file="1" linestart="191" lineend="193" previous="a1896e068a4912cd198f7c543a4b9cc3_a78ad7829ebf05762c7f0f85633057f5" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="191" cb="57" le="193" ce="1"/>

</Stmt>
</m>
<m name="isVectorOnly" id="d25a9f0605cb3632e0a3888b5d5cd2fd_8ca9e086b2fa44887ead46f589f5ea2e" file="1" linestart="195" lineend="197" previous="a1896e068a4912cd198f7c543a4b9cc3_8ca9e086b2fa44887ead46f589f5ea2e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="195" cb="64" le="197" ce="1">
<rx lb="196" cb="3" le="196" ce="38" pvirg="true">
<mce lb="196" cb="10" le="196" ce="38" nbparm="1" id="a1896e068a4912cd198f7c543a4b9cc3_a78ad7829ebf05762c7f0f85633057f5">
<exp pvirg="true"/>
<mex lb="196" cb="10" id="a1896e068a4912cd198f7c543a4b9cc3_a78ad7829ebf05762c7f0f85633057f5" nm="isVectorOnly" arrow="1">
<n19 lb="196" cb="10"/>
</mex>
<n32 lb="196" cb="23" le="196" ce="37">
<mce lb="196" cb="23" le="196" ce="37" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="196" cb="23" le="196" ce="27" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="196" cb="23">
<drx lb="196" cb="23" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="isExport" id="d25a9f0605cb3632e0a3888b5d5cd2fd_c6ee2052ea672a4353a92f09c49349de" file="1" linestart="199" lineend="201" previous="a1896e068a4912cd198f7c543a4b9cc3_c6ee2052ea672a4353a92f09c49349de" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="199" cb="53" le="201" ce="1"/>

</Stmt>
</m>
<m name="usesVertexCache" id="d25a9f0605cb3632e0a3888b5d5cd2fd_6fcdfbd0e69521f53578f6f40ee50c73" file="1" linestart="203" lineend="205" previous="a1896e068a4912cd198f7c543a4b9cc3_6fcdfbd0e69521f53578f6f40ee50c73" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="203" cb="60" le="205" ce="1"/>

</Stmt>
</m>
<m name="usesVertexCache" id="d25a9f0605cb3632e0a3888b5d5cd2fd_4ec039f7bc97e18ae4d1c6ef1bfa9fb8" file="1" linestart="207" lineend="212" previous="a1896e068a4912cd198f7c543a4b9cc3_4ec039f7bc97e18ae4d1c6ef1bfa9fb8" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="207" cb="67" le="212" ce="1">
<dst lb="208" cb="3" le="208" ce="59">
<exp pvirg="true"/>
<Var nm="MF">
<pt>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</pt>
<mce lb="208" cb="31" le="208" ce="58" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_d7ff16f8114595899ba6a41459acd20b">
<exp pvirg="true"/>
<mex lb="208" cb="31" le="208" ce="48" id="dc2fe1ce3eab105adc926f5848f1baa6_d7ff16f8114595899ba6a41459acd20b" nm="getParent" arrow="1">
<mce lb="208" cb="31" le="208" ce="45" nbparm="0" id="d038367435b7928d04997491e912d58d_0ec8eabda4926aebfd441d30c34d749b">
<exp pvirg="true"/>
<mex lb="208" cb="31" le="208" ce="35" id="d038367435b7928d04997491e912d58d_0ec8eabda4926aebfd441d30c34d749b" nm="getParent" arrow="1">
<n32 lb="208" cb="31">
<drx lb="208" cb="31" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="209" cb="3" le="209" ce="78">
<exp pvirg="true"/>
<Var nm="MFI">
<pt>
<QualType const="true">
<rt>
<cr id="0a1ab426a9c43380b771542f809246a6_2004352d2e75237f5a3820d66494d58e"/>
</rt>
</QualType>
</pt>
<mce lb="209" cb="40" le="209" ce="77" nbparm="0" id="895a66b41661e915ba6854da2359580f_ba358d08e63ab0225fb3ce200f7debe4">
<exp pvirg="true"/>
<mex lb="209" cb="40" le="209" ce="75" id="895a66b41661e915ba6854da2359580f_ba358d08e63ab0225fb3ce200f7debe4" nm="getInfo" arrow="1">
<n32 lb="209" cb="40">
<drx lb="209" cb="40" kind="lvalue" nm="MF"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<rx lb="210" cb="3" le="211" ce="36" pvirg="true">
<xop lb="210" cb="10" le="211" ce="36" kind="&amp;&amp;">
<xop lb="210" cb="10" le="210" ce="46" kind="!=">
<mce lb="210" cb="10" le="210" ce="29" nbparm="0" id="e8d830eeeae44177d5e301d3e20bd6e1_d37a4d3aab09cf76cf883cdec9710ea6">
<exp pvirg="true"/>
<mex lb="210" cb="10" le="210" ce="15" id="e8d830eeeae44177d5e301d3e20bd6e1_d37a4d3aab09cf76cf883cdec9710ea6" nm="getShaderType" arrow="1">
<n32 lb="210" cb="10">
<n32 lb="210" cb="10">
<drx lb="210" cb="10" kind="lvalue" nm="MFI"/>
</n32>
</n32>
</mex>
</mce>
<n32 lb="210" cb="34" le="210" ce="46">
<drx lb="210" cb="34" le="210" ce="46" id="4aa57132a070f5f95fc9e8d80588fd61_8c553bac4839a543f50d13a6c2a1dd05" nm="COMPUTE"/>
</n32>
</xop>
<mce lb="211" cb="5" le="211" ce="36" nbparm="1" id="a1896e068a4912cd198f7c543a4b9cc3_6fcdfbd0e69521f53578f6f40ee50c73">
<exp pvirg="true"/>
<mex lb="211" cb="5" id="a1896e068a4912cd198f7c543a4b9cc3_6fcdfbd0e69521f53578f6f40ee50c73" nm="usesVertexCache" arrow="1">
<n19 lb="211" cb="5"/>
</mex>
<n32 lb="211" cb="21" le="211" ce="35">
<mce lb="211" cb="21" le="211" ce="35" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="211" cb="21" le="211" ce="25" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="211" cb="21">
<drx lb="211" cb="21" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
</mce>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="usesTextureCache" id="d25a9f0605cb3632e0a3888b5d5cd2fd_f0357af98d3fb825de886dce37911f8c" file="1" linestart="214" lineend="216" previous="a1896e068a4912cd198f7c543a4b9cc3_f0357af98d3fb825de886dce37911f8c" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="214" cb="61" le="216" ce="1"/>

</Stmt>
</m>
<m name="usesTextureCache" id="d25a9f0605cb3632e0a3888b5d5cd2fd_4c5bea28b9d0377246b890ead57f6dd9" file="1" linestart="218" lineend="224" previous="a1896e068a4912cd198f7c543a4b9cc3_4c5bea28b9d0377246b890ead57f6dd9" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="218" cb="68" le="224" ce="1">
<dst lb="219" cb="3" le="219" ce="59">
<exp pvirg="true"/>
<Var nm="MF">
<pt>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</pt>
<mce lb="219" cb="31" le="219" ce="58" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_d7ff16f8114595899ba6a41459acd20b">
<exp pvirg="true"/>
<mex lb="219" cb="31" le="219" ce="48" id="dc2fe1ce3eab105adc926f5848f1baa6_d7ff16f8114595899ba6a41459acd20b" nm="getParent" arrow="1">
<mce lb="219" cb="31" le="219" ce="45" nbparm="0" id="d038367435b7928d04997491e912d58d_0ec8eabda4926aebfd441d30c34d749b">
<exp pvirg="true"/>
<mex lb="219" cb="31" le="219" ce="35" id="d038367435b7928d04997491e912d58d_0ec8eabda4926aebfd441d30c34d749b" nm="getParent" arrow="1">
<n32 lb="219" cb="31">
<drx lb="219" cb="31" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="220" cb="3" le="220" ce="78">
<exp pvirg="true"/>
<Var nm="MFI">
<pt>
<QualType const="true">
<rt>
<cr id="0a1ab426a9c43380b771542f809246a6_2004352d2e75237f5a3820d66494d58e"/>
</rt>
</QualType>
</pt>
<mce lb="220" cb="40" le="220" ce="77" nbparm="0" id="895a66b41661e915ba6854da2359580f_ba358d08e63ab0225fb3ce200f7debe4">
<exp pvirg="true"/>
<mex lb="220" cb="40" le="220" ce="75" id="895a66b41661e915ba6854da2359580f_ba358d08e63ab0225fb3ce200f7debe4" nm="getInfo" arrow="1">
<n32 lb="220" cb="40">
<drx lb="220" cb="40" kind="lvalue" nm="MF"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<rx lb="221" cb="3" le="223" ce="37" pvirg="true">
<xop lb="221" cb="10" le="223" ce="37" kind="||">
<n46 lb="221" cb="10" le="222" ce="43">
<exp pvirg="true"/>
<xop lb="221" cb="11" le="222" ce="42" kind="&amp;&amp;">
<xop lb="221" cb="11" le="221" ce="47" kind="==">
<mce lb="221" cb="11" le="221" ce="30" nbparm="0" id="e8d830eeeae44177d5e301d3e20bd6e1_d37a4d3aab09cf76cf883cdec9710ea6">
<exp pvirg="true"/>
<mex lb="221" cb="11" le="221" ce="16" id="e8d830eeeae44177d5e301d3e20bd6e1_d37a4d3aab09cf76cf883cdec9710ea6" nm="getShaderType" arrow="1">
<n32 lb="221" cb="11">
<n32 lb="221" cb="11">
<drx lb="221" cb="11" kind="lvalue" nm="MFI"/>
</n32>
</n32>
</mex>
</mce>
<n32 lb="221" cb="35" le="221" ce="47">
<drx lb="221" cb="35" le="221" ce="47" id="4aa57132a070f5f95fc9e8d80588fd61_8c553bac4839a543f50d13a6c2a1dd05" nm="COMPUTE"/>
</n32>
</xop>
<mce lb="222" cb="11" le="222" ce="42" nbparm="1" id="a1896e068a4912cd198f7c543a4b9cc3_6fcdfbd0e69521f53578f6f40ee50c73">
<exp pvirg="true"/>
<mex lb="222" cb="11" id="a1896e068a4912cd198f7c543a4b9cc3_6fcdfbd0e69521f53578f6f40ee50c73" nm="usesVertexCache" arrow="1">
<n19 lb="222" cb="11"/>
</mex>
<n32 lb="222" cb="27" le="222" ce="41">
<mce lb="222" cb="27" le="222" ce="41" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="222" cb="27" le="222" ce="31" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="222" cb="27">
<drx lb="222" cb="27" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
</mce>
</xop>
</n46>
<mce lb="223" cb="5" le="223" ce="37" nbparm="1" id="a1896e068a4912cd198f7c543a4b9cc3_f0357af98d3fb825de886dce37911f8c">
<exp pvirg="true"/>
<mex lb="223" cb="5" id="a1896e068a4912cd198f7c543a4b9cc3_f0357af98d3fb825de886dce37911f8c" nm="usesTextureCache" arrow="1">
<n19 lb="223" cb="5"/>
</mex>
<n32 lb="223" cb="22" le="223" ce="36">
<mce lb="223" cb="22" le="223" ce="36" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="223" cb="22" le="223" ce="26" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="223" cb="22">
<drx lb="223" cb="22" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
</mce>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="mustBeLastInClause" id="d25a9f0605cb3632e0a3888b5d5cd2fd_8a44fd813179283ce1b10eb3a8a6628d" file="1" linestart="226" lineend="234" previous="a1896e068a4912cd198f7c543a4b9cc3_8a44fd813179283ce1b10eb3a8a6628d" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="226" cb="63" le="234" ce="1">
<sy lb="227" cb="3" le="233" ce="3">
<n32 lb="227" cb="11">
<drx lb="227" cb="11" kind="lvalue" nm="Opcode"/>
</n32>
<u lb="227" cb="19" le="233" ce="3">
<rx lb="230" cb="5" le="230" ce="12" pvirg="true">
<n9 lb="230" cb="12"/>
</rx>
<dx lb="231" cb="3" le="232" ce="12">
<rx lb="232" cb="5" le="232" ce="12" pvirg="true">
<n9 lb="232" cb="12"/>
</rx>
</dx>
</u>
</sy>
</u>

</Stmt>
</m>
<m name="usesAddressRegister" id="d25a9f0605cb3632e0a3888b5d5cd2fd_525e0b88acc78148b5807db741c8ffe0" file="1" linestart="236" lineend="238" previous="a1896e068a4912cd198f7c543a4b9cc3_525e0b88acc78148b5807db741c8ffe0" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="236" cb="65" le="238" ce="1"/>

</Stmt>
</m>
<m name="definesAddressRegister" id="d25a9f0605cb3632e0a3888b5d5cd2fd_04e7741189fb652772b4b00dd549d71e" file="1" linestart="240" lineend="242" previous="a1896e068a4912cd198f7c543a4b9cc3_04e7741189fb652772b4b00dd549d71e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="240" cb="68" le="242" ce="1"/>

</Stmt>
</m>
<m name="readsLDSSrcReg" id="d25a9f0605cb3632e0a3888b5d5cd2fd_c73d1fb67c7a62d41fed07b212db4b67" file="1" linestart="244" lineend="258" previous="a1896e068a4912cd198f7c543a4b9cc3_c73d1fb67c7a62d41fed07b212db4b67" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="244" cb="66" le="258" ce="1">
<if lb="245" cb="3" le="247" ce="3">
<uo lb="245" cb="7" le="245" ce="34" kind="!">
<mce lb="245" cb="8" le="245" ce="34" nbparm="1" id="a1896e068a4912cd198f7c543a4b9cc3_90785843ab5d974a812d75ddb5d31c0d">
<exp pvirg="true"/>
<mex lb="245" cb="8" id="a1896e068a4912cd198f7c543a4b9cc3_90785843ab5d974a812d75ddb5d31c0d" nm="isALUInstr" arrow="1">
<n19 lb="245" cb="8"/>
</mex>
<n32 lb="245" cb="19" le="245" ce="33">
<mce lb="245" cb="19" le="245" ce="33" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="245" cb="19" le="245" ce="23" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="245" cb="19">
<drx lb="245" cb="19" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
</mce>
</uo>
<u lb="245" cb="37" le="247" ce="3">
<rx lb="246" cb="5" le="246" ce="12" pvirg="true">
<n9 lb="246" cb="12"/>
</rx>
</u>
</if>
<fx lb="248" cb="3" le="256" ce="3">
<dst lb="248" cb="8" le="249" ce="63">
<exp pvirg="true"/>
<Var nm="I">
<ety>
<Tdef>
<pt>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</pt>
</Tdef>
</ety>
<mce lb="248" cb="45" le="248" ce="64" nbparm="0" id="d038367435b7928d04997491e912d58d_246d2e02a4a497c1ec8a32517dbb65dd">
<exp pvirg="true"/>
<mex lb="248" cb="45" le="248" ce="49" id="d038367435b7928d04997491e912d58d_246d2e02a4a497c1ec8a32517dbb65dd" nm="operands_begin" arrow="1">
<n32 lb="248" cb="45">
<drx lb="248" cb="45" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</Var>
<Var nm="E" virg="true">
<ety>
<Tdef>
<pt>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</pt>
</Tdef>
</ety>
<mce lb="249" cb="45" le="249" ce="62" nbparm="0" id="d038367435b7928d04997491e912d58d_afc9a903cb5611556715cf58c94a7c27">
<exp pvirg="true"/>
<mex lb="249" cb="45" le="249" ce="49" id="d038367435b7928d04997491e912d58d_afc9a903cb5611556715cf58c94a7c27" nm="operands_end" arrow="1">
<n32 lb="249" cb="45">
<drx lb="249" cb="45" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="249" cb="65" le="249" ce="70" kind="!=">
<n32 lb="249" cb="65">
<drx lb="249" cb="65" kind="lvalue" nm="I"/>
</n32>
<n32 lb="249" cb="70">
<drx lb="249" cb="70" kind="lvalue" nm="E"/>
</n32>
</xop>
<uo lb="249" cb="73" le="249" ce="75" kind="++">
<drx lb="249" cb="75" kind="lvalue" nm="I"/>
</uo>
<u lb="249" cb="78" le="256" ce="3">
<if lb="250" cb="5" le="252" ce="7">
<xop lb="250" cb="9" le="251" ce="58" kind="||">
<xop lb="250" cb="9" le="250" ce="34" kind="||">
<uo lb="250" cb="9" le="250" ce="19" kind="!">
<mce lb="250" cb="10" le="250" ce="19" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="250" cb="10" le="250" ce="13" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" arrow="1">
<n32 lb="250" cb="10">
<drx lb="250" cb="10" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</uo>
<uo lb="250" cb="24" le="250" ce="34" kind="!">
<mce lb="250" cb="25" le="250" ce="34" nbparm="0" id="84c010a1a9c2223bad1481218c714125_7614e62eb237efbe05dffd1d8b77cefe">
<exp pvirg="true"/>
<mex lb="250" cb="25" le="250" ce="28" id="84c010a1a9c2223bad1481218c714125_7614e62eb237efbe05dffd1d8b77cefe" nm="isUse" arrow="1">
<n32 lb="250" cb="25">
<drx lb="250" cb="25" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</uo>
</xop>
<ce lb="251" cb="9" le="251" ce="58" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="251" cb="9" le="251" ce="29">
<drx lb="251" cb="9" le="251" ce="29" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<mce lb="251" cb="47" le="251" ce="57" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="251" cb="47" le="251" ce="50" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" arrow="1">
<n32 lb="251" cb="47">
<drx lb="251" cb="47" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</ce>
</xop>
<cns lb="252" cb="7"/>
</if>
</u>
</fx>
<rx lb="257" cb="3" le="257" ce="10" pvirg="true">
<n9 lb="257" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="getSrcIdx" id="d25a9f0605cb3632e0a3888b5d5cd2fd_29ac622e09557b6ae7189b11f5a7298a" file="1" linestart="260" lineend="269" previous="a1896e068a4912cd198f7c543a4b9cc3_29ac622e09557b6ae7189b11f5a7298a" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="260" cb="70" le="269" ce="1">
<dst lb="261" cb="3" le="265" ce="4">
<exp pvirg="true"/>
<Var nm="OpTable" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<ocast lb="267" cb="3" le="267" ce="3">
<bt name="void"/>
<n46 lb="267" cb="3" le="267" ce="3">
<exp pvirg="true"/>
<xop lb="267" cb="3" le="267" ce="3" kind="||">
<n46 lb="267" cb="3" le="267" ce="3">
<exp pvirg="true"/>
<uo lb="267" cb="3" le="267" ce="3" kind="!">
<uo lb="267" cb="3" le="267" ce="3" kind="!">
<n46 lb="267" cb="3" le="267" ce="3">
<exp pvirg="true"/>
<xop lb="267" cb="3" le="267" ce="3" kind="&lt;">
<n32 lb="267" cb="3">
<drx lb="267" cb="3" kind="lvalue" nm="SrcNum"/>
</n32>
<n32 lb="267" cb="3">
<n45 lb="267" cb="3">
<flit/>
</n45>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="267" cb="3" le="267" ce="3">
<n46 lb="267" cb="3" le="267" ce="3">
<exp pvirg="true"/>
<xop lb="267" cb="3" le="267" ce="3" kind=",">
<ce lb="267" cb="3" le="267" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="267" cb="3">
<drx lb="267" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="267" cb="3">
<n52 lb="267" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="267" cb="3">
<n52 lb="267" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="267" cb="3">
<n45 lb="267" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="267" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="268" cb="3" le="268" ce="47" pvirg="true">
<mce lb="268" cb="10" le="268" ce="47" nbparm="2" id="a1896e068a4912cd198f7c543a4b9cc3_9b1672feb6469bc8f845592b13e0536e">
<exp pvirg="true"/>
<mex lb="268" cb="10" id="a1896e068a4912cd198f7c543a4b9cc3_9b1672feb6469bc8f845592b13e0536e" nm="getOperandIdx" arrow="1">
<n19 lb="268" cb="10"/>
</mex>
<n32 lb="268" cb="24">
<drx lb="268" cb="24" kind="lvalue" nm="Opcode"/>
</n32>
<n32 lb="268" cb="32" le="268" ce="46">
<n2 lb="268" cb="32" le="268" ce="46">
<exp pvirg="true"/>
<n32 lb="268" cb="32">
<drx lb="268" cb="32" kind="lvalue" nm="OpTable"/>
</n32>
<n32 lb="268" cb="40">
<drx lb="268" cb="40" kind="lvalue" nm="SrcNum"/>
</n32>
</n2>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getSelIdx" id="d25a9f0605cb3632e0a3888b5d5cd2fd_2c2c541728dc7af3d3624cda29e9529e" file="1" linestart="272" lineend="293" previous="a1896e068a4912cd198f7c543a4b9cc3_2c2c541728dc7af3d3624cda29e9529e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="272" cb="70" le="293" ce="1">
<dst lb="273" cb="3" le="285" ce="4">
<exp pvirg="true"/>
<Var nm="SrcSelTable" static="true" value="true" vstr="static">
<at>
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</at>
</Var>
</dst>
<fx lb="287" cb="3" le="291" ce="3">
<dst lb="287" cb="8" le="287" ce="22">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="287" cb="21">
<n45 lb="287" cb="21">
<flit/>
</n45>
</n32>
</Var>
</dst>
<xop lb="287" cb="24" le="287" ce="28" kind="&lt;">
<n32 lb="287" cb="24">
<drx lb="287" cb="24" kind="lvalue" nm="i"/>
</n32>
<n32 lb="287" cb="28">
<n45 lb="287" cb="28">
<flit/>
</n45>
</n32>
</xop>
<uo lb="287" cb="42" le="287" ce="44" kind="++">
<drx lb="287" cb="44" kind="lvalue" nm="i"/>
</uo>
<u lb="287" cb="47" le="291" ce="3">
<if lb="288" cb="5" le="290" ce="5">
<xop lb="288" cb="9" le="288" ce="58" kind="==">
<mce lb="288" cb="9" le="288" ce="48" nbparm="2" id="a1896e068a4912cd198f7c543a4b9cc3_9b1672feb6469bc8f845592b13e0536e">
<exp pvirg="true"/>
<mex lb="288" cb="9" id="a1896e068a4912cd198f7c543a4b9cc3_9b1672feb6469bc8f845592b13e0536e" nm="getOperandIdx" arrow="1">
<n19 lb="288" cb="9"/>
</mex>
<n32 lb="288" cb="23">
<drx lb="288" cb="23" kind="lvalue" nm="Opcode"/>
</n32>
<n32 lb="288" cb="31" le="288" ce="47">
<n2 lb="288" cb="31" le="288" ce="47">
<exp pvirg="true"/>
<n32 lb="288" cb="31" le="288" ce="44">
<n2 lb="288" cb="31" le="288" ce="44">
<exp pvirg="true"/>
<n32 lb="288" cb="31">
<drx lb="288" cb="31" kind="lvalue" nm="SrcSelTable"/>
</n32>
<n32 lb="288" cb="43">
<drx lb="288" cb="43" kind="lvalue" nm="i"/>
</n32>
</n2>
</n32>
<n45 lb="288" cb="46"/>
</n2>
</n32>
</mce>
<ocast lb="288" cb="53" le="288" ce="58">
<bt name="int"/>
<n32 lb="288" cb="58">
<n32 lb="288" cb="58">
<drx lb="288" cb="58" kind="lvalue" nm="SrcIdx"/>
</n32>
</n32>
</ocast>
</xop>
<u lb="288" cb="66" le="290" ce="5">
<rx lb="289" cb="7" le="289" ce="53" pvirg="true">
<mce lb="289" cb="14" le="289" ce="53" nbparm="2" id="a1896e068a4912cd198f7c543a4b9cc3_9b1672feb6469bc8f845592b13e0536e">
<exp pvirg="true"/>
<mex lb="289" cb="14" id="a1896e068a4912cd198f7c543a4b9cc3_9b1672feb6469bc8f845592b13e0536e" nm="getOperandIdx" arrow="1">
<n19 lb="289" cb="14"/>
</mex>
<n32 lb="289" cb="28">
<drx lb="289" cb="28" kind="lvalue" nm="Opcode"/>
</n32>
<n32 lb="289" cb="36" le="289" ce="52">
<n2 lb="289" cb="36" le="289" ce="52">
<exp pvirg="true"/>
<n32 lb="289" cb="36" le="289" ce="49">
<n2 lb="289" cb="36" le="289" ce="49">
<exp pvirg="true"/>
<n32 lb="289" cb="36">
<drx lb="289" cb="36" kind="lvalue" nm="SrcSelTable"/>
</n32>
<n32 lb="289" cb="48">
<drx lb="289" cb="48" kind="lvalue" nm="i"/>
</n32>
</n2>
</n32>
<n45 lb="289" cb="51">
<flit/>
</n45>
</n2>
</n32>
</mce>
</rx>
</u>
</if>
</u>
</fx>
<rx lb="292" cb="3" le="292" ce="11" pvirg="true">
<uo lb="292" cb="10" le="292" ce="11" kind="-">
<n45 lb="292" cb="11"/>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="getSrcs" id="d25a9f0605cb3632e0a3888b5d5cd2fd_6afb851ef48ba81801cfd400c597109f" file="1" linestart="296" lineend="354" previous="a1896e068a4912cd198f7c543a4b9cc3_6afb851ef48ba81801cfd400c597109f" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="SmallVector&lt;std::pair&lt;MachineOperand *, int64_t&gt;, 3&gt;">
<tss>
<templatebase id="cc7c47255f6621964b49dbeb63bbaba4_a9311a36de5bf268b7e067c959560d85"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</pt>
<Tdef>
<bt name="long long"/>
</Tdef>
</template_arguments>
</tss>
</ety>
<Stmt>
<n45 lb="296" cb="51">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="297" cb="48" le="354" ce="1">
<dst lb="298" cb="3" le="298" ce="62">
<exp pvirg="true"/>
<Var nm="Result" value="true">
<tss>
<templatebase id="cc7c47255f6621964b49dbeb63bbaba4_a9311a36de5bf268b7e067c959560d85"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</pt>
<Tdef>
<bt name="long long"/>
</Tdef>
</template_arguments>
</tss>
</ety>
<Stmt>
<n45 lb="298" cb="53"/>

</Stmt>
</template_arguments>
</tss>
<n10 lb="298" cb="56">
<typeptr id="cc7c47255f6621964b49dbeb63bbaba4_067cd2a612109cb7eed335e0749c7efe">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</pt>
<bt name="long long"/>
</template_arguments>
</cts>
</rt>
<integer value="3"/>
</template_arguments>
</typeptr>
<temp/>
</n10>
</Var>
</dst>
<dst lb="327" cb="3" le="331" ce="4">
<exp pvirg="true"/>
<Var nm="OpTable" static="true" value="true" vstr="static">
<at>
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</at>
</Var>
</dst>
<fx lb="333" cb="3" le="352" ce="3">
<dst lb="333" cb="8" le="333" ce="22">
<exp pvirg="true"/>
<Var nm="j" value="true">
<bt name="unsigned int"/>
<n32 lb="333" cb="21">
<n45 lb="333" cb="21">
<flit/>
</n45>
</n32>
</Var>
</dst>
<xop lb="333" cb="24" le="333" ce="28" kind="&lt;">
<n32 lb="333" cb="24">
<drx lb="333" cb="24" kind="lvalue" nm="j"/>
</n32>
<n32 lb="333" cb="28">
<n45 lb="333" cb="28"/>
</n32>
</xop>
<uo lb="333" cb="31" le="333" ce="32" kind="++">
<drx lb="333" cb="31" kind="lvalue" nm="j"/>
</uo>
<u lb="333" cb="36" le="352" ce="3">
<dst lb="334" cb="5" le="334" ce="63">
<exp pvirg="true"/>
<Var nm="SrcIdx" value="true">
<bt name="int"/>
<mce lb="334" cb="18" le="334" ce="62" nbparm="2" id="a1896e068a4912cd198f7c543a4b9cc3_9b1672feb6469bc8f845592b13e0536e">
<exp pvirg="true"/>
<mex lb="334" cb="18" id="a1896e068a4912cd198f7c543a4b9cc3_9b1672feb6469bc8f845592b13e0536e" nm="getOperandIdx" arrow="1">
<n19 lb="334" cb="18"/>
</mex>
<n32 lb="334" cb="32" le="334" ce="46">
<mce lb="334" cb="32" le="334" ce="46" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="334" cb="32" le="334" ce="36" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="334" cb="32">
<n32 lb="334" cb="32">
<drx lb="334" cb="32" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</n32>
<n32 lb="334" cb="49" le="334" ce="61">
<n2 lb="334" cb="49" le="334" ce="61">
<exp pvirg="true"/>
<n32 lb="334" cb="49" le="334" ce="58">
<n2 lb="334" cb="49" le="334" ce="58">
<exp pvirg="true"/>
<n32 lb="334" cb="49">
<drx lb="334" cb="49" kind="lvalue" nm="OpTable"/>
</n32>
<n32 lb="334" cb="57">
<drx lb="334" cb="57" kind="lvalue" nm="j"/>
</n32>
</n2>
</n32>
<n45 lb="334" cb="60"/>
</n2>
</n32>
</mce>
</Var>
</dst>
<if lb="335" cb="5" le="336" ce="7">
<xop lb="335" cb="9" le="335" ce="18" kind="&lt;">
<n32 lb="335" cb="9">
<drx lb="335" cb="9" kind="lvalue" nm="SrcIdx"/>
</n32>
<n45 lb="335" cb="18"/>
</xop>
<bks lb="336" cb="7"/>
</if>
<dst lb="337" cb="5" le="337" ce="48">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="337" cb="26" le="337" ce="47" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="337" cb="26" le="337" ce="30" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="337" cb="26">
<drx lb="337" cb="26" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="337" cb="41">
<n32 lb="337" cb="41">
<drx lb="337" cb="41" kind="lvalue" nm="SrcIdx"/>
</n32>
</n32>
</mce>
</Var>
</dst>
<dst lb="338" cb="5" le="338" ce="51">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<mce lb="338" cb="20" le="338" ce="50" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="338" cb="20" le="338" ce="43" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="338" cb="20" le="338" ce="41">
<mce lb="338" cb="20" le="338" ce="41" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="338" cb="20" le="338" ce="24" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="338" cb="20">
<drx lb="338" cb="20" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="338" cb="35">
<n32 lb="338" cb="35">
<drx lb="338" cb="35" kind="lvalue" nm="SrcIdx"/>
</n32>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<mce lb="351" cb="5" le="351" ce="66" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="351" cb="5" le="351" ce="12" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="351" cb="5">
<drx lb="351" cb="5" kind="lvalue" nm="Result"/>
</n32>
</mex>
<mte lb="351" cb="22" le="351" ce="65">
<exp pvirg="true"/>
<n32 lb="351" cb="22" le="351" ce="65">
<n11 lb="351" cb="22" le="351" ce="65">
<typeptr id="a32934a7929d7a50ec111aa40bc74d41_6582c1ee7c8a02f4e7575ea562d78f8c">
<template_arguments>
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</pt>
<bt name="long long"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="351" cb="59" le="351" ce="60">
<exp pvirg="true"/>
<uo lb="351" cb="59" le="351" ce="60" kind="&amp;">
<drx lb="351" cb="60" kind="lvalue" nm="MO"/>
</uo>
</mte>
<mte lb="351" cb="64">
<exp pvirg="true"/>
<n45 lb="351" cb="64"/>
</mte>
</n11>
</n32>
</mte>
</mce>
</u>
</fx>
<rx lb="353" cb="3" le="353" ce="10" pvirg="true">
<n10 lb="353" cb="10">
<typeptr id="cc7c47255f6621964b49dbeb63bbaba4_7f0c9fe4213056450eebbbf59f539b76">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</pt>
<bt name="long long"/>
</template_arguments>
</cts>
</rt>
<integer value="3"/>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="353" cb="10">
<drx lb="353" cb="10" kind="lvalue" nm="Result"/>
</n32>
</n10>
</rx>
</u>

</Stmt>
</m>
<m name="ExtractSrcs" id="d25a9f0605cb3632e0a3888b5d5cd2fd_a26d0133149e59e436667e5a8ca673dc" file="1" linestart="356" lineend="387" previous="a1896e068a4912cd198f7c543a4b9cc3_a26d0133149e59e436667e5a8ca673dc" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="std::vector&lt;std::pair&lt;int, unsigned int&gt;&gt;">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="PV" proto="const DenseMap&lt;unsigned int, unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="a2e0511a2f7df2d0d224b4855fe9d8ec_6c3b609a49f5ba6a1fa3fad8d9fe38bc"/>
<template_arguments>
<bt name="unsigned int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="ConstCount" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="359" cb="56" le="387" ce="1">
<xop lb="360" cb="3" le="360" ce="16" kind="=">
<drx lb="360" cb="3" kind="lvalue" nm="ConstCount"/>
<n32 lb="360" cb="16">
<n45 lb="360" cb="16">
<flit/>
</n45>
</n32>
</xop>
<dst lb="361" cb="3" le="361" ce="80">
<exp pvirg="true"/>
<Var nm="Srcs" value="true">
<QualType const="true">
<tss>
<templatebase id="cc7c47255f6621964b49dbeb63bbaba4_a9311a36de5bf268b7e067c959560d85"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</pt>
<Tdef>
<bt name="long long"/>
</Tdef>
</template_arguments>
</tss>
</ety>
<Stmt>
<n45 lb="361" cb="59">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
</QualType>
<n37 lb="361" cb="69" le="361" ce="79">
<n10 lb="361" cb="69" le="361" ce="79">
<typeptr id="cc7c47255f6621964b49dbeb63bbaba4_7f0c9fe4213056450eebbbf59f539b76">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</pt>
<bt name="long long"/>
</template_arguments>
</cts>
</rt>
<integer value="3"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="361" cb="69" le="361" ce="79">
<exp pvirg="true"/>
<n8 lb="361" cb="69" le="361" ce="79" >
<temp/>
<mce lb="361" cb="69" le="361" ce="79" nbparm="1" id="a1896e068a4912cd198f7c543a4b9cc3_6afb851ef48ba81801cfd400c597109f">
<exp pvirg="true"/>
<mex lb="361" cb="69" id="a1896e068a4912cd198f7c543a4b9cc3_6afb851ef48ba81801cfd400c597109f" nm="getSrcs" arrow="1">
<n19 lb="361" cb="69"/>
</mex>
<n32 lb="361" cb="77">
<drx lb="361" cb="77" kind="lvalue" nm="MI"/>
</n32>
</mce>
</n8>
</mte>
</n10>
</n37>
</Var>
</dst>
<dst lb="362" cb="3" le="362" ce="50">
<exp pvirg="true"/>
<Var nm="DummyPair" value="true">
<QualType const="true">
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</QualType>
<n10 lb="362" cb="34" le="362" ce="49">
<typeptr id="a32934a7929d7a50ec111aa40bc74d41_6582c1ee7c8a02f4e7575ea562d78f8c">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="362" cb="44" le="362" ce="45">
<exp pvirg="true"/>
<uo lb="362" cb="44" le="362" ce="45" kind="-">
<n45 lb="362" cb="45">
<flit/>
</n45>
</uo>
</mte>
<mte lb="362" cb="48">
<exp pvirg="true"/>
<n45 lb="362" cb="48"/>
</mte>
</n10>
</Var>
</dst>
<dst lb="363" cb="3" le="363" ce="48">
<exp pvirg="true"/>
<Var nm="Result" value="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
<n10 lb="363" cb="42">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_4dc4853c79211880d053934cbb0985af">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
</n10>
</Var>
</dst>
<dst lb="364" cb="3" le="364" ce="17">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="364" cb="16">
<n45 lb="364" cb="16"/>
</n32>
</Var>
</dst>
<fx lb="365" cb="3" le="383" ce="3">
<dst lb="365" cb="8" le="365" ce="32">
<exp pvirg="true"/>
<Var nm="n" value="true">
<bt name="unsigned int"/>
<mce lb="365" cb="21" le="365" ce="31" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4">
<exp pvirg="true"/>
<mex lb="365" cb="21" le="365" ce="26" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4" nm="size" point="1">
<n32 lb="365" cb="21">
<drx lb="365" cb="21" kind="lvalue" nm="Srcs"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="365" cb="34" le="365" ce="38" kind="&lt;">
<n32 lb="365" cb="34">
<drx lb="365" cb="34" kind="lvalue" nm="i"/>
</n32>
<n32 lb="365" cb="38">
<drx lb="365" cb="38" kind="lvalue" nm="n"/>
</n32>
</xop>
<uo lb="365" cb="41" le="365" ce="43" kind="++">
<drx lb="365" cb="43" kind="lvalue" nm="i"/>
</uo>
<u lb="365" cb="46" le="383" ce="3">
<dst lb="366" cb="5" le="366" ce="43">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<mce lb="366" cb="20" le="366" ce="42" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="366" cb="20" le="366" ce="35" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" arrow="1">
<n32 lb="366" cb="20" le="366" ce="28">
<n32 lb="366" cb="20" le="366" ce="28">
<mex lb="366" cb="20" le="366" ce="28" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_52eed6144d5d94579972d7cd79d06416" nm="first" point="1">
<ocx lb="366" cb="20" le="366" ce="26" nbparm="2" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418">
<exp pvirg="true"/>
<n32 lb="366" cb="24" le="366" ce="26">
<drx lb="366" cb="24" le="366" ce="26" kind="lvalue" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418" nm="operator[]"/>
</n32>
<n32 lb="366" cb="20">
<drx lb="366" cb="20" kind="lvalue" nm="Srcs"/>
</n32>
<n32 lb="366" cb="25">
<drx lb="366" cb="25" kind="lvalue" nm="i"/>
</n32>
</ocx>
</mex>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="367" cb="5" le="367" ce="53">
<exp pvirg="true"/>
<Var nm="Index" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<if lb="371" cb="5" le="375" ce="5">
<ocx lb="371" cb="9" le="371" ce="32" nbparm="2" id="a2e0511a2f7df2d0d224b4855fe9d8ec_e08c7c6ba646d5107a42ae6d002ac30b">
<exp pvirg="true"/>
<n32 lb="371" cb="22">
<drx lb="371" cb="22" kind="lvalue" id="a2e0511a2f7df2d0d224b4855fe9d8ec_e08c7c6ba646d5107a42ae6d002ac30b" nm="operator!="/>
</n32>
<n32 lb="371" cb="9" le="371" ce="20">
<mce lb="371" cb="9" le="371" ce="20" nbparm="1" id="a2e0511a2f7df2d0d224b4855fe9d8ec_ddec1bc9fb854736671b75f9c54462f4">
<exp pvirg="true"/>
<mex lb="371" cb="9" le="371" ce="12" id="a2e0511a2f7df2d0d224b4855fe9d8ec_ddec1bc9fb854736671b75f9c54462f4" nm="find" point="1">
<n32 lb="371" cb="9">
<drx lb="371" cb="9" kind="lvalue" nm="PV"/>
</n32>
</mex>
<n32 lb="371" cb="17">
<drx lb="371" cb="17" kind="lvalue" nm="Reg"/>
</n32>
</mce>
</n32>
<mte lb="371" cb="25" le="371" ce="32">
<exp pvirg="true"/>
<n32 lb="371" cb="25" le="371" ce="32">
<mce lb="371" cb="25" le="371" ce="32" nbparm="0" id="a2e0511a2f7df2d0d224b4855fe9d8ec_03d22271aa10a760650bc783f42645b1">
<exp pvirg="true"/>
<mex lb="371" cb="25" le="371" ce="28" id="a2e0511a2f7df2d0d224b4855fe9d8ec_03d22271aa10a760650bc783f42645b1" nm="end" point="1">
<n32 lb="371" cb="25">
<drx lb="371" cb="25" kind="lvalue" nm="PV"/>
</n32>
</mex>
</mce>
</n32>
</mte>
</ocx>
<u lb="371" cb="35" le="375" ce="5">
<mce lb="373" cb="7" le="373" ce="56" nbparm="1" id="78cb3cbcc032150b6a85b2f30813c812_82c325f404095dcd1276ea44fbee4d0b">
<exp pvirg="true"/>
<mex lb="373" cb="7" le="373" ce="14" id="78cb3cbcc032150b6a85b2f30813c812_82c325f404095dcd1276ea44fbee4d0b" nm="push_back" point="1">
<drx lb="373" cb="7" kind="lvalue" nm="Result"/>
</mex>
<mte lb="373" cb="24" le="373" ce="55">
<exp pvirg="true"/>
<n11 lb="373" cb="24" le="373" ce="55">
<typeptr id="a32934a7929d7a50ec111aa40bc74d41_6582c1ee7c8a02f4e7575ea562d78f8c">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="373" cb="49">
<exp pvirg="true"/>
<n45 lb="373" cb="49">
<flit/>
</n45>
</mte>
<mte lb="373" cb="54">
<exp pvirg="true"/>
<n45 lb="373" cb="54"/>
</mte>
</n11>
</mte>
</mce>
<cns lb="374" cb="7"/>
</u>
</if>
<if lb="376" cb="5" le="380" ce="5">
<xop lb="376" cb="9" le="376" ce="17" kind="&gt;">
<n32 lb="376" cb="9">
<drx lb="376" cb="9" kind="lvalue" nm="Index"/>
</n32>
<n32 lb="376" cb="17">
<n45 lb="376" cb="17">
<flit/>
</n45>
</n32>
</xop>
<u lb="376" cb="22" le="380" ce="5">
<uo lb="377" cb="7" le="377" ce="17" kind="++">
<drx lb="377" cb="7" kind="lvalue" nm="ConstCount"/>
</uo>
<mce lb="378" cb="7" le="378" ce="33" nbparm="1" id="78cb3cbcc032150b6a85b2f30813c812_1c83e7b73b142304d6ba2d86ad19d7c1">
<exp pvirg="true"/>
<mex lb="378" cb="7" le="378" ce="14" id="78cb3cbcc032150b6a85b2f30813c812_1c83e7b73b142304d6ba2d86ad19d7c1" nm="push_back" point="1">
<drx lb="378" cb="7" kind="lvalue" nm="Result"/>
</mex>
<drx lb="378" cb="24" kind="lvalue" nm="DummyPair"/>
</mce>
<cns lb="379" cb="7"/>
</u>
</if>
<dst lb="381" cb="5" le="381" ce="41">
<exp pvirg="true"/>
<Var nm="Chan" value="true">
<bt name="unsigned int"/>
<mce lb="381" cb="21" le="381" ce="40" nbparm="1" id="655df7d8cce6dcdbbc38f844ae863f73_1a87da19382db904d21f2e5b438d3714">
<exp pvirg="true"/>
<mex lb="381" cb="21" le="381" ce="24" id="655df7d8cce6dcdbbc38f844ae863f73_1a87da19382db904d21f2e5b438d3714" nm="getHWRegChan" point="1">
<mex lb="381" cb="21" kind="lvalue" id="a1896e068a4912cd198f7c543a4b9cc3_532ebc41b2ea4649adb9dd451360f4d4" nm="RI" arrow="1">
<n19 lb="381" cb="21"/>
</mex>
</mex>
<n32 lb="381" cb="37">
<drx lb="381" cb="37" kind="lvalue" nm="Reg"/>
</n32>
</mce>
</Var>
</dst>
<mce lb="382" cb="5" le="382" ce="59" nbparm="1" id="78cb3cbcc032150b6a85b2f30813c812_82c325f404095dcd1276ea44fbee4d0b">
<exp pvirg="true"/>
<mex lb="382" cb="5" le="382" ce="12" id="78cb3cbcc032150b6a85b2f30813c812_82c325f404095dcd1276ea44fbee4d0b" nm="push_back" point="1">
<drx lb="382" cb="5" kind="lvalue" nm="Result"/>
</mex>
<mte lb="382" cb="22" le="382" ce="58">
<exp pvirg="true"/>
<n11 lb="382" cb="22" le="382" ce="58">
<typeptr id="a32934a7929d7a50ec111aa40bc74d41_6582c1ee7c8a02f4e7575ea562d78f8c">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</typeptr>
<temp/>
<drx lb="382" cb="47" kind="lvalue" nm="Index"/>
<drx lb="382" cb="54" kind="lvalue" nm="Chan"/>
</n11>
</mte>
</mce>
</u>
</fx>
<fx lb="384" cb="3" le="385" ce="31">
<xop lb="384" cb="10" le="384" ce="14" kind="&lt;">
<n32 lb="384" cb="10">
<drx lb="384" cb="10" kind="lvalue" nm="i"/>
</n32>
<n32 lb="384" cb="14">
<n45 lb="384" cb="14"/>
</n32>
</xop>
<uo lb="384" cb="17" le="384" ce="19" kind="++">
<drx lb="384" cb="19" kind="lvalue" nm="i"/>
</uo>
<mce lb="385" cb="5" le="385" ce="31" nbparm="1" id="78cb3cbcc032150b6a85b2f30813c812_1c83e7b73b142304d6ba2d86ad19d7c1">
<exp pvirg="true"/>
<mex lb="385" cb="5" le="385" ce="12" id="78cb3cbcc032150b6a85b2f30813c812_1c83e7b73b142304d6ba2d86ad19d7c1" nm="push_back" point="1">
<drx lb="385" cb="5" kind="lvalue" nm="Result"/>
</mex>
<drx lb="385" cb="22" kind="lvalue" nm="DummyPair"/>
</mce>
</fx>
<rx lb="386" cb="3" le="386" ce="10" pvirg="true">
<n10 lb="386" cb="10">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_49514725c1e58fa28dc03bacd77f7558">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="386" cb="10">
<drx lb="386" cb="10" kind="lvalue" nm="Result"/>
</n32>
</n10>
</rx>
</u>

</Stmt>
</m>
<f name="Swizzle" id="d25a9f0605cb3632e0a3888b5d5cd2fd_eae08b53f1dfe6331c16a64e7bb17183" file="1" linestart="389" lineend="416" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="std::vector&lt;std::pair&lt;int, unsigned int&gt;&gt;">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</fpt>
<p name="Src" proto="std::vector&lt;std::pair&lt;int, unsigned int&gt;&gt;" access2="none">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Swz" proto="R600InstrInfo::BankSwizzle" isLiteral="true" access2="none">
<ety>
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="391" cb="41" le="416" ce="1">
<if lb="392" cb="3" le="393" ce="21">
<ocx lb="392" cb="7" le="392" ce="22" nbparm="2" id="a32934a7929d7a50ec111aa40bc74d41_6fcc59782b26c11de5cd451689bba4a1">
<exp pvirg="true"/>
<n32 lb="392" cb="14">
<drx lb="392" cb="14" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_6fcc59782b26c11de5cd451689bba4a1" nm="operator==">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<n32 lb="392" cb="7" le="392" ce="12">
<ocx lb="392" cb="7" le="392" ce="12" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="392" cb="10" le="392" ce="12">
<drx lb="392" cb="10" le="392" ce="12" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="392" cb="7" kind="lvalue" nm="Src"/>
<n32 lb="392" cb="11">
<n45 lb="392" cb="11">
<flit/>
</n45>
</n32>
</ocx>
</n32>
<n32 lb="392" cb="17" le="392" ce="22">
<ocx lb="392" cb="17" le="392" ce="22" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="392" cb="20" le="392" ce="22">
<drx lb="392" cb="20" le="392" ce="22" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="392" cb="17" kind="lvalue" nm="Src"/>
<n32 lb="392" cb="21">
<n45 lb="392" cb="21">
<flit/>
</n45>
</n32>
</ocx>
</n32>
</ocx>
<xop lb="393" cb="5" le="393" ce="21" kind="=">
<mex lb="393" cb="5" le="393" ce="12" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_52eed6144d5d94579972d7cd79d06416" nm="first" point="1">
<ocx lb="393" cb="5" le="393" ce="10" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="393" cb="8" le="393" ce="10">
<drx lb="393" cb="8" le="393" ce="10" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="393" cb="5" kind="lvalue" nm="Src"/>
<n32 lb="393" cb="9">
<n45 lb="393" cb="9"/>
</n32>
</ocx>
</mex>
<uo lb="393" cb="20" le="393" ce="21" kind="-">
<n45 lb="393" cb="21"/>
</uo>
</xop>
</if>
<sy lb="394" cb="3" le="414" ce="3">
<n32 lb="394" cb="11">
<n32 lb="394" cb="11">
<drx lb="394" cb="11" kind="lvalue" nm="Swz"/>
</n32>
</n32>
<u lb="394" cb="16" le="414" ce="3">
<cax lb="395" cb="3" le="396" ce="5">
<n32 lb="395" cb="8" le="395" ce="23">
<drx lb="395" cb="8" le="395" ce="23" id="a1896e068a4912cd198f7c543a4b9cc3_0a4f5607215204772863a40bd01c25df" nm="ALU_VEC_012_SCL_210"/>
</n32>
<bks lb="396" cb="5"/>
</cax>
<cax lb="397" cb="3" le="398" ce="29">
<n32 lb="397" cb="8" le="397" ce="23">
<drx lb="397" cb="8" le="397" ce="23" id="a1896e068a4912cd198f7c543a4b9cc3_de3dc8a52c288ddc209cf6c20445775d" nm="ALU_VEC_021_SCL_122"/>
</n32>
<ce lb="398" cb="5" le="398" ce="29" nbparm="2" id="a32934a7929d7a50ec111aa40bc74d41_5865a85715cc83af3fa835686b9249e4">
<exp pvirg="true"/>
<n32 lb="398" cb="5" le="398" ce="10">
<drx lb="398" cb="5" le="398" ce="10" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_5865a85715cc83af3fa835686b9249e4" nm="swap">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<ocx lb="398" cb="15" le="398" ce="20" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="398" cb="18" le="398" ce="20">
<drx lb="398" cb="18" le="398" ce="20" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="398" cb="15" kind="lvalue" nm="Src"/>
<n32 lb="398" cb="19">
<n45 lb="398" cb="19"/>
</n32>
</ocx>
<ocx lb="398" cb="23" le="398" ce="28" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="398" cb="26" le="398" ce="28">
<drx lb="398" cb="26" le="398" ce="28" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="398" cb="23" kind="lvalue" nm="Src"/>
<n32 lb="398" cb="27">
<n45 lb="398" cb="27">
<flit/>
</n45>
</n32>
</ocx>
</ce>
</cax>
<bks lb="399" cb="5"/>
<cax lb="400" cb="3" le="401" ce="29">
<n32 lb="400" cb="8" le="400" ce="23">
<drx lb="400" cb="8" le="400" ce="23" id="a1896e068a4912cd198f7c543a4b9cc3_afe76be77121425e1b2aa63a115da748" nm="ALU_VEC_102_SCL_221"/>
</n32>
<ce lb="401" cb="5" le="401" ce="29" nbparm="2" id="a32934a7929d7a50ec111aa40bc74d41_5865a85715cc83af3fa835686b9249e4">
<exp pvirg="true"/>
<n32 lb="401" cb="5" le="401" ce="10">
<drx lb="401" cb="5" le="401" ce="10" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_5865a85715cc83af3fa835686b9249e4" nm="swap">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<ocx lb="401" cb="15" le="401" ce="20" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="401" cb="18" le="401" ce="20">
<drx lb="401" cb="18" le="401" ce="20" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="401" cb="15" kind="lvalue" nm="Src"/>
<n32 lb="401" cb="19">
<n45 lb="401" cb="19"/>
</n32>
</ocx>
<ocx lb="401" cb="23" le="401" ce="28" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="401" cb="26" le="401" ce="28">
<drx lb="401" cb="26" le="401" ce="28" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="401" cb="23" kind="lvalue" nm="Src"/>
<n32 lb="401" cb="27">
<n45 lb="401" cb="27"/>
</n32>
</ocx>
</ce>
</cax>
<bks lb="402" cb="5"/>
<cax lb="403" cb="3" le="404" ce="29">
<n32 lb="403" cb="8" le="403" ce="23">
<drx lb="403" cb="8" le="403" ce="23" id="a1896e068a4912cd198f7c543a4b9cc3_5a1c0e46c1518eba8c769e0f1b34c770" nm="ALU_VEC_120_SCL_212"/>
</n32>
<ce lb="404" cb="5" le="404" ce="29" nbparm="2" id="a32934a7929d7a50ec111aa40bc74d41_5865a85715cc83af3fa835686b9249e4">
<exp pvirg="true"/>
<n32 lb="404" cb="5" le="404" ce="10">
<drx lb="404" cb="5" le="404" ce="10" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_5865a85715cc83af3fa835686b9249e4" nm="swap">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<ocx lb="404" cb="15" le="404" ce="20" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="404" cb="18" le="404" ce="20">
<drx lb="404" cb="18" le="404" ce="20" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="404" cb="15" kind="lvalue" nm="Src"/>
<n32 lb="404" cb="19">
<n45 lb="404" cb="19"/>
</n32>
</ocx>
<ocx lb="404" cb="23" le="404" ce="28" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="404" cb="26" le="404" ce="28">
<drx lb="404" cb="26" le="404" ce="28" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="404" cb="23" kind="lvalue" nm="Src"/>
<n32 lb="404" cb="27">
<n45 lb="404" cb="27"/>
</n32>
</ocx>
</ce>
</cax>
<ce lb="405" cb="5" le="405" ce="29" nbparm="2" id="a32934a7929d7a50ec111aa40bc74d41_5865a85715cc83af3fa835686b9249e4">
<exp pvirg="true"/>
<n32 lb="405" cb="5" le="405" ce="10">
<drx lb="405" cb="5" le="405" ce="10" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_5865a85715cc83af3fa835686b9249e4" nm="swap">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<ocx lb="405" cb="15" le="405" ce="20" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="405" cb="18" le="405" ce="20">
<drx lb="405" cb="18" le="405" ce="20" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="405" cb="15" kind="lvalue" nm="Src"/>
<n32 lb="405" cb="19">
<n45 lb="405" cb="19"/>
</n32>
</ocx>
<ocx lb="405" cb="23" le="405" ce="28" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="405" cb="26" le="405" ce="28">
<drx lb="405" cb="26" le="405" ce="28" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="405" cb="23" kind="lvalue" nm="Src"/>
<n32 lb="405" cb="27">
<n45 lb="405" cb="27"/>
</n32>
</ocx>
</ce>
<bks lb="406" cb="5"/>
<cax lb="407" cb="3" le="408" ce="29">
<n32 lb="407" cb="8" le="407" ce="23">
<drx lb="407" cb="8" le="407" ce="23" id="a1896e068a4912cd198f7c543a4b9cc3_9365104c5e234b3467ef8338248df466" nm="ALU_VEC_201"/>
</n32>
<ce lb="408" cb="5" le="408" ce="29" nbparm="2" id="a32934a7929d7a50ec111aa40bc74d41_5865a85715cc83af3fa835686b9249e4">
<exp pvirg="true"/>
<n32 lb="408" cb="5" le="408" ce="10">
<drx lb="408" cb="5" le="408" ce="10" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_5865a85715cc83af3fa835686b9249e4" nm="swap">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<ocx lb="408" cb="15" le="408" ce="20" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="408" cb="18" le="408" ce="20">
<drx lb="408" cb="18" le="408" ce="20" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="408" cb="15" kind="lvalue" nm="Src"/>
<n32 lb="408" cb="19">
<n45 lb="408" cb="19"/>
</n32>
</ocx>
<ocx lb="408" cb="23" le="408" ce="28" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="408" cb="26" le="408" ce="28">
<drx lb="408" cb="26" le="408" ce="28" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="408" cb="23" kind="lvalue" nm="Src"/>
<n32 lb="408" cb="27">
<n45 lb="408" cb="27"/>
</n32>
</ocx>
</ce>
</cax>
<ce lb="409" cb="5" le="409" ce="29" nbparm="2" id="a32934a7929d7a50ec111aa40bc74d41_5865a85715cc83af3fa835686b9249e4">
<exp pvirg="true"/>
<n32 lb="409" cb="5" le="409" ce="10">
<drx lb="409" cb="5" le="409" ce="10" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_5865a85715cc83af3fa835686b9249e4" nm="swap">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<ocx lb="409" cb="15" le="409" ce="20" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="409" cb="18" le="409" ce="20">
<drx lb="409" cb="18" le="409" ce="20" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="409" cb="15" kind="lvalue" nm="Src"/>
<n32 lb="409" cb="19">
<n45 lb="409" cb="19"/>
</n32>
</ocx>
<ocx lb="409" cb="23" le="409" ce="28" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="409" cb="26" le="409" ce="28">
<drx lb="409" cb="26" le="409" ce="28" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="409" cb="23" kind="lvalue" nm="Src"/>
<n32 lb="409" cb="27">
<n45 lb="409" cb="27"/>
</n32>
</ocx>
</ce>
<bks lb="410" cb="5"/>
<cax lb="411" cb="3" le="412" ce="29">
<n32 lb="411" cb="8" le="411" ce="23">
<drx lb="411" cb="8" le="411" ce="23" id="a1896e068a4912cd198f7c543a4b9cc3_a2b78c31901590fba0de510457b3b8c5" nm="ALU_VEC_210"/>
</n32>
<ce lb="412" cb="5" le="412" ce="29" nbparm="2" id="a32934a7929d7a50ec111aa40bc74d41_5865a85715cc83af3fa835686b9249e4">
<exp pvirg="true"/>
<n32 lb="412" cb="5" le="412" ce="10">
<drx lb="412" cb="5" le="412" ce="10" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_5865a85715cc83af3fa835686b9249e4" nm="swap">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<ocx lb="412" cb="15" le="412" ce="20" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="412" cb="18" le="412" ce="20">
<drx lb="412" cb="18" le="412" ce="20" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="412" cb="15" kind="lvalue" nm="Src"/>
<n32 lb="412" cb="19">
<n45 lb="412" cb="19"/>
</n32>
</ocx>
<ocx lb="412" cb="23" le="412" ce="28" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="412" cb="26" le="412" ce="28">
<drx lb="412" cb="26" le="412" ce="28" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="412" cb="23" kind="lvalue" nm="Src"/>
<n32 lb="412" cb="27">
<n45 lb="412" cb="27"/>
</n32>
</ocx>
</ce>
</cax>
<bks lb="413" cb="5"/>
</u>
</sy>
<rx lb="415" cb="3" le="415" ce="10" pvirg="true">
<n10 lb="415" cb="10">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_49514725c1e58fa28dc03bacd77f7558">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="415" cb="10">
<drx lb="415" cb="10" kind="lvalue" nm="Src"/>
</n32>
</n10>
</rx>
</u>

</Stmt>
</f>
<f name="getTransSwizzle" id="d25a9f0605cb3632e0a3888b5d5cd2fd_82e6027b4e1dec2ff305ede99234fa1c" file="1" linestart="418" lineend="441" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Swz" proto="R600InstrInfo::BankSwizzle" isLiteral="true" access2="none">
<ety>
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Op" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="419" cb="62" le="441" ce="1">
<sy lb="420" cb="3" le="440" ce="3">
<n32 lb="420" cb="11">
<n32 lb="420" cb="11">
<drx lb="420" cb="11" kind="lvalue" nm="Swz"/>
</n32>
</n32>
<u lb="420" cb="16" le="440" ce="3">
<cax lb="421" cb="3" le="424" ce="3">
<n32 lb="421" cb="8" le="421" ce="23">
<drx lb="421" cb="8" le="421" ce="23" id="a1896e068a4912cd198f7c543a4b9cc3_0a4f5607215204772863a40bd01c25df" nm="ALU_VEC_012_SCL_210"/>
</n32>
<u lb="421" cb="44" le="424" ce="3">
<dst lb="422" cb="5" le="422" ce="36">
<exp pvirg="true"/>
<Var nm="Cycles" value="true">
<at>
<bt name="unsigned int"/>
</at>
<il lb="422" cb="26" le="422" ce="35">
<exp pvirg="true"/>
<n32 lb="422" cb="28">
<n45 lb="422" cb="28">
<flit/>
</n45>
</n32>
<n32 lb="422" cb="31">
<n45 lb="422" cb="31">
<flit/>
</n45>
</n32>
<n32 lb="422" cb="34">
<n45 lb="422" cb="34">
<flit/>
</n45>
</n32>
</il>
</Var>
</dst>
<rx lb="423" cb="5" le="423" ce="21" pvirg="true">
<n32 lb="423" cb="12" le="423" ce="21">
<n2 lb="423" cb="12" le="423" ce="21">
<exp pvirg="true"/>
<n32 lb="423" cb="12">
<drx lb="423" cb="12" kind="lvalue" nm="Cycles"/>
</n32>
<n32 lb="423" cb="19">
<drx lb="423" cb="19" kind="lvalue" nm="Op"/>
</n32>
</n2>
</n32>
</rx>
</u>
</cax>
<cax lb="425" cb="3" le="428" ce="3">
<n32 lb="425" cb="8" le="425" ce="23">
<drx lb="425" cb="8" le="425" ce="23" id="a1896e068a4912cd198f7c543a4b9cc3_de3dc8a52c288ddc209cf6c20445775d" nm="ALU_VEC_021_SCL_122"/>
</n32>
<u lb="425" cb="44" le="428" ce="3">
<dst lb="426" cb="5" le="426" ce="36">
<exp pvirg="true"/>
<Var nm="Cycles" value="true">
<at>
<bt name="unsigned int"/>
</at>
<il lb="426" cb="26" le="426" ce="35">
<exp pvirg="true"/>
<n32 lb="426" cb="28">
<n45 lb="426" cb="28"/>
</n32>
<n32 lb="426" cb="31">
<n45 lb="426" cb="31"/>
</n32>
<n32 lb="426" cb="34">
<n45 lb="426" cb="34"/>
</n32>
</il>
</Var>
</dst>
<rx lb="427" cb="5" le="427" ce="21" pvirg="true">
<n32 lb="427" cb="12" le="427" ce="21">
<n2 lb="427" cb="12" le="427" ce="21">
<exp pvirg="true"/>
<n32 lb="427" cb="12">
<drx lb="427" cb="12" kind="lvalue" nm="Cycles"/>
</n32>
<n32 lb="427" cb="19">
<drx lb="427" cb="19" kind="lvalue" nm="Op"/>
</n32>
</n2>
</n32>
</rx>
</u>
</cax>
<cax lb="429" cb="3" le="432" ce="3">
<n32 lb="429" cb="8" le="429" ce="23">
<drx lb="429" cb="8" le="429" ce="23" id="a1896e068a4912cd198f7c543a4b9cc3_5a1c0e46c1518eba8c769e0f1b34c770" nm="ALU_VEC_120_SCL_212"/>
</n32>
<u lb="429" cb="44" le="432" ce="3">
<dst lb="430" cb="5" le="430" ce="36">
<exp pvirg="true"/>
<Var nm="Cycles" value="true">
<at>
<bt name="unsigned int"/>
</at>
<il lb="430" cb="26" le="430" ce="35">
<exp pvirg="true"/>
<n32 lb="430" cb="28">
<n45 lb="430" cb="28"/>
</n32>
<n32 lb="430" cb="31">
<n45 lb="430" cb="31"/>
</n32>
<n32 lb="430" cb="34">
<n45 lb="430" cb="34"/>
</n32>
</il>
</Var>
</dst>
<rx lb="431" cb="5" le="431" ce="21" pvirg="true">
<n32 lb="431" cb="12" le="431" ce="21">
<n2 lb="431" cb="12" le="431" ce="21">
<exp pvirg="true"/>
<n32 lb="431" cb="12">
<drx lb="431" cb="12" kind="lvalue" nm="Cycles"/>
</n32>
<n32 lb="431" cb="19">
<drx lb="431" cb="19" kind="lvalue" nm="Op"/>
</n32>
</n2>
</n32>
</rx>
</u>
</cax>
<cax lb="433" cb="3" le="436" ce="3">
<n32 lb="433" cb="8" le="433" ce="23">
<drx lb="433" cb="8" le="433" ce="23" id="a1896e068a4912cd198f7c543a4b9cc3_afe76be77121425e1b2aa63a115da748" nm="ALU_VEC_102_SCL_221"/>
</n32>
<u lb="433" cb="44" le="436" ce="3">
<dst lb="434" cb="5" le="434" ce="36">
<exp pvirg="true"/>
<Var nm="Cycles" value="true">
<at>
<bt name="unsigned int"/>
</at>
<il lb="434" cb="26" le="434" ce="35">
<exp pvirg="true"/>
<n32 lb="434" cb="28">
<n45 lb="434" cb="28"/>
</n32>
<n32 lb="434" cb="31">
<n45 lb="434" cb="31"/>
</n32>
<n32 lb="434" cb="34">
<n45 lb="434" cb="34"/>
</n32>
</il>
</Var>
</dst>
<rx lb="435" cb="5" le="435" ce="21" pvirg="true">
<n32 lb="435" cb="12" le="435" ce="21">
<n2 lb="435" cb="12" le="435" ce="21">
<exp pvirg="true"/>
<n32 lb="435" cb="12">
<drx lb="435" cb="12" kind="lvalue" nm="Cycles"/>
</n32>
<n32 lb="435" cb="19">
<drx lb="435" cb="19" kind="lvalue" nm="Op"/>
</n32>
</n2>
</n32>
</rx>
</u>
</cax>
<dx lb="437" cb="3" le="438" ce="5">
<ce lb="438" cb="5" le="438" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="438" cb="5" le="438" ce="5">
<drx lb="438" cb="5" le="438" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="438" cb="5">
<n52 lb="438" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="438" cb="5">
<n52 lb="438" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="438" cb="5">
<n45 lb="438" cb="5">
<flit/>
</n45>
</n32>
</ce>
</dx>
<rx lb="439" cb="5" le="439" ce="12" pvirg="true">
<n32 lb="439" cb="12">
<n45 lb="439" cb="12"/>
</n32>
</rx>
</u>
</sy>
</u>

</Stmt>
</f>
<m name="isLegalUpTo" id="d25a9f0605cb3632e0a3888b5d5cd2fd_40ec03bff9baca75f54c6dd55f637f7b" file="1" linestart="446" lineend="490" previous="a1896e068a4912cd198f7c543a4b9cc3_40ec03bff9baca75f54c6dd55f637f7b" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="IGSrcs" proto="const std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned int&gt;&gt;&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Swz" proto="const std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ety>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TransSrcs" proto="const std::vector&lt;std::pair&lt;int, unsigned int&gt;&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TransSwz" proto="R600InstrInfo::BankSwizzle" isLiteral="true" access2="none">
<ety>
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="450" cb="48" le="490" ce="1">
<dst lb="451" cb="3" le="451" ce="19">
<exp pvirg="true"/>
<Var nm="Vector" value="true">
<at>
<at>
<bt name="int"/>
</at>
</at>
</Var>
</dst>
<ce lb="452" cb="3" le="452" ce="36" nbparm="3" id="4943a312e91e60daa3d01ddadf69e920_bf40c0a1b4d8b1a89896ff3dabd943f1">
<exp pvirg="true"/>
<n32 lb="452" cb="3">
<drx lb="452" cb="3" kind="lvalue" id="4943a312e91e60daa3d01ddadf69e920_bf40c0a1b4d8b1a89896ff3dabd943f1" nm="memset"/>
</n32>
<n32 lb="452" cb="10">
<n32 lb="452" cb="10">
<drx lb="452" cb="10" kind="lvalue" nm="Vector"/>
</n32>
</n32>
<uo lb="452" cb="18" le="452" ce="19" kind="-">
<n45 lb="452" cb="19">
<flit/>
</n45>
</uo>
<n55 lb="452" cb="22" le="452" ce="35">
<sizeof/>
<n46 lb="452" cb="28" le="452" ce="35">
<exp pvirg="true"/>
<drx lb="452" cb="29" kind="lvalue" nm="Vector"/>
</n46>
</n55>
</ce>
<fx lb="453" cb="3" le="475" ce="3">
<dst lb="453" cb="8" le="453" ce="41">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="453" cb="21">
<n45 lb="453" cb="21">
<flit/>
</n45>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="453" cb="28" le="453" ce="40" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e">
<exp pvirg="true"/>
<mex lb="453" cb="28" le="453" ce="35" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e" nm="size" point="1">
<drx lb="453" cb="28" kind="lvalue" nm="IGSrcs"/>
</mex>
</mce>
</Var>
</dst>
<xop lb="453" cb="43" le="453" ce="47" kind="&lt;">
<n32 lb="453" cb="43">
<drx lb="453" cb="43" kind="lvalue" nm="i"/>
</n32>
<n32 lb="453" cb="47">
<drx lb="453" cb="47" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="453" cb="50" le="453" ce="51" kind="++">
<drx lb="453" cb="50" kind="lvalue" nm="i"/>
</uo>
<u lb="453" cb="55" le="475" ce="3">
<dst lb="454" cb="5" le="455" ce="35">
<exp pvirg="true"/>
<Var nm="Srcs">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<n37 lb="455" cb="9" le="455" ce="34">
<mte lb="455" cb="9" le="455" ce="34">
<exp pvirg="true"/>
<n32 lb="455" cb="9" le="455" ce="34">
<n8 lb="455" cb="9" le="455" ce="34" >
<temp/>
<ce lb="455" cb="9" le="455" ce="34" nbparm="2" id="d25a9f0605cb3632e0a3888b5d5cd2fd_eae08b53f1dfe6331c16a64e7bb17183">
<exp pvirg="true"/>
<n32 lb="455" cb="9">
<drx lb="455" cb="9" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_eae08b53f1dfe6331c16a64e7bb17183" nm="Swizzle"/>
</n32>
<n8 lb="455" cb="17" le="455" ce="25" >
<temp/>
<n10 lb="455" cb="17" le="455" ce="25">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_5ecce6edd380e489bb7922c9abaca69d">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<ocx lb="455" cb="17" le="455" ce="25" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf">
<exp pvirg="true"/>
<n32 lb="455" cb="23" le="455" ce="25">
<drx lb="455" cb="23" le="455" ce="25" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf" nm="operator[]"/>
</n32>
<drx lb="455" cb="17" kind="lvalue" nm="IGSrcs"/>
<n32 lb="455" cb="24">
<drx lb="455" cb="24" kind="lvalue" nm="i"/>
</n32>
</ocx>
</n10>
</n8>
<n32 lb="455" cb="28" le="455" ce="33">
<ocx lb="455" cb="28" le="455" ce="33" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf">
<exp pvirg="true"/>
<n32 lb="455" cb="31" le="455" ce="33">
<drx lb="455" cb="31" le="455" ce="33" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf" nm="operator[]"/>
</n32>
<drx lb="455" cb="28" kind="lvalue" nm="Swz"/>
<n32 lb="455" cb="32">
<drx lb="455" cb="32" kind="lvalue" nm="i"/>
</n32>
</ocx>
</n32>
</ce>
</n8>
</n32>
</mte>
</n37>
</Var>
</dst>
<fx lb="456" cb="5" le="474" ce="5">
<dst lb="456" cb="10" le="456" ce="24">
<exp pvirg="true"/>
<Var nm="j" value="true">
<bt name="unsigned int"/>
<n32 lb="456" cb="23">
<n45 lb="456" cb="23"/>
</n32>
</Var>
</dst>
<xop lb="456" cb="26" le="456" ce="30" kind="&lt;">
<n32 lb="456" cb="26">
<drx lb="456" cb="26" kind="lvalue" nm="j"/>
</n32>
<n32 lb="456" cb="30">
<n45 lb="456" cb="30">
<flit/>
</n45>
</n32>
</xop>
<uo lb="456" cb="33" le="456" ce="34" kind="++">
<drx lb="456" cb="33" kind="lvalue" nm="j"/>
</uo>
<u lb="456" cb="38" le="474" ce="5">
<dst lb="457" cb="7" le="457" ce="52">
<exp pvirg="true"/>
<Var nm="Src">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<ocx lb="457" cb="45" le="457" ce="51" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf">
<exp pvirg="true"/>
<n32 lb="457" cb="49" le="457" ce="51">
<drx lb="457" cb="49" le="457" ce="51" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf" nm="operator[]"/>
</n32>
<drx lb="457" cb="45" kind="lvalue" nm="Srcs"/>
<n32 lb="457" cb="50">
<drx lb="457" cb="50" kind="lvalue" nm="j"/>
</n32>
</ocx>
</Var>
</dst>
<if lb="458" cb="7" le="459" ce="9">
<xop lb="458" cb="11" le="458" ce="41" kind="||">
<xop lb="458" cb="11" le="458" ce="23" kind="&lt;">
<n32 lb="458" cb="11" le="458" ce="15">
<mex lb="458" cb="11" le="458" ce="15" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_52eed6144d5d94579972d7cd79d06416" nm="first" point="1">
<drx lb="458" cb="11" kind="lvalue" nm="Src"/>
</mex>
</n32>
<n45 lb="458" cb="23"/>
</xop>
<xop lb="458" cb="28" le="458" ce="41" kind="==">
<n32 lb="458" cb="28" le="458" ce="32">
<mex lb="458" cb="28" le="458" ce="32" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_52eed6144d5d94579972d7cd79d06416" nm="first" point="1">
<drx lb="458" cb="28" kind="lvalue" nm="Src"/>
</mex>
</n32>
<n45 lb="458" cb="41">
<flit/>
</n45>
</xop>
</xop>
<cns lb="459" cb="9"/>
</if>
<if lb="470" cb="7" le="471" ce="37">
<xop lb="470" cb="11" le="470" ce="35" kind="&lt;">
<n32 lb="470" cb="11" le="470" ce="31">
<n2 lb="470" cb="11" le="470" ce="31">
<exp pvirg="true"/>
<n32 lb="470" cb="11" le="470" ce="28">
<n2 lb="470" cb="11" le="470" ce="28">
<exp pvirg="true"/>
<n32 lb="470" cb="11">
<drx lb="470" cb="11" kind="lvalue" nm="Vector"/>
</n32>
<n32 lb="470" cb="18" le="470" ce="22">
<mex lb="470" cb="18" le="470" ce="22" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_baa302102c51c9664d2a1b64bdaa08dd" nm="second" point="1">
<drx lb="470" cb="18" kind="lvalue" nm="Src"/>
</mex>
</n32>
</n2>
</n32>
<n32 lb="470" cb="30">
<drx lb="470" cb="30" kind="lvalue" nm="j"/>
</n32>
</n2>
</n32>
<n45 lb="470" cb="35"/>
</xop>
<xop lb="471" cb="9" le="471" ce="37" kind="=">
<n2 lb="471" cb="9" le="471" ce="29">
<exp pvirg="true"/>
<n32 lb="471" cb="9" le="471" ce="26">
<n2 lb="471" cb="9" le="471" ce="26">
<exp pvirg="true"/>
<n32 lb="471" cb="9">
<drx lb="471" cb="9" kind="lvalue" nm="Vector"/>
</n32>
<n32 lb="471" cb="16" le="471" ce="20">
<mex lb="471" cb="16" le="471" ce="20" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_baa302102c51c9664d2a1b64bdaa08dd" nm="second" point="1">
<drx lb="471" cb="16" kind="lvalue" nm="Src"/>
</mex>
</n32>
</n2>
</n32>
<n32 lb="471" cb="28">
<drx lb="471" cb="28" kind="lvalue" nm="j"/>
</n32>
</n2>
<n32 lb="471" cb="33" le="471" ce="37">
<mex lb="471" cb="33" le="471" ce="37" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_52eed6144d5d94579972d7cd79d06416" nm="first" point="1">
<drx lb="471" cb="33" kind="lvalue" nm="Src"/>
</mex>
</n32>
</xop>
</if>
<if lb="472" cb="7" le="473" ce="16">
<xop lb="472" cb="11" le="472" ce="40" kind="!=">
<n32 lb="472" cb="11" le="472" ce="31">
<n2 lb="472" cb="11" le="472" ce="31">
<exp pvirg="true"/>
<n32 lb="472" cb="11" le="472" ce="28">
<n2 lb="472" cb="11" le="472" ce="28">
<exp pvirg="true"/>
<n32 lb="472" cb="11">
<drx lb="472" cb="11" kind="lvalue" nm="Vector"/>
</n32>
<n32 lb="472" cb="18" le="472" ce="22">
<mex lb="472" cb="18" le="472" ce="22" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_baa302102c51c9664d2a1b64bdaa08dd" nm="second" point="1">
<drx lb="472" cb="18" kind="lvalue" nm="Src"/>
</mex>
</n32>
</n2>
</n32>
<n32 lb="472" cb="30">
<drx lb="472" cb="30" kind="lvalue" nm="j"/>
</n32>
</n2>
</n32>
<n32 lb="472" cb="36" le="472" ce="40">
<mex lb="472" cb="36" le="472" ce="40" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_52eed6144d5d94579972d7cd79d06416" nm="first" point="1">
<drx lb="472" cb="36" kind="lvalue" nm="Src"/>
</mex>
</n32>
</xop>
<rx lb="473" cb="9" le="473" ce="16" pvirg="true">
<n32 lb="473" cb="16">
<drx lb="473" cb="16" kind="lvalue" nm="i"/>
</n32>
</rx>
</if>
</u>
</fx>
</u>
</fx>
<fx lb="477" cb="3" le="488" ce="3">
<dst lb="477" cb="8" le="477" ce="44">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="477" cb="21">
<n45 lb="477" cb="21"/>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="477" cb="28" le="477" ce="43" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e">
<exp pvirg="true"/>
<mex lb="477" cb="28" le="477" ce="38" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e" nm="size" point="1">
<drx lb="477" cb="28" kind="lvalue" nm="TransSrcs"/>
</mex>
</mce>
</Var>
</dst>
<xop lb="477" cb="46" le="477" ce="50" kind="&lt;">
<n32 lb="477" cb="46">
<drx lb="477" cb="46" kind="lvalue" nm="i"/>
</n32>
<n32 lb="477" cb="50">
<drx lb="477" cb="50" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="477" cb="53" le="477" ce="55" kind="++">
<drx lb="477" cb="55" kind="lvalue" nm="i"/>
</uo>
<u lb="477" cb="58" le="488" ce="3">
<dst lb="478" cb="5" le="478" ce="55">
<exp pvirg="true"/>
<Var nm="Src">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<ocx lb="478" cb="43" le="478" ce="54" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf">
<exp pvirg="true"/>
<n32 lb="478" cb="52" le="478" ce="54">
<drx lb="478" cb="52" le="478" ce="54" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf" nm="operator[]"/>
</n32>
<drx lb="478" cb="43" kind="lvalue" nm="TransSrcs"/>
<n32 lb="478" cb="53">
<drx lb="478" cb="53" kind="lvalue" nm="i"/>
</n32>
</ocx>
</Var>
</dst>
<dst lb="479" cb="5" le="479" ce="50">
<exp pvirg="true"/>
<Var nm="Cycle" value="true">
<bt name="unsigned int"/>
<ce lb="479" cb="22" le="479" ce="49" nbparm="2" id="d25a9f0605cb3632e0a3888b5d5cd2fd_82e6027b4e1dec2ff305ede99234fa1c">
<exp pvirg="true"/>
<n32 lb="479" cb="22">
<drx lb="479" cb="22" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_82e6027b4e1dec2ff305ede99234fa1c" nm="getTransSwizzle"/>
</n32>
<n32 lb="479" cb="38">
<drx lb="479" cb="38" kind="lvalue" nm="TransSwz"/>
</n32>
<n32 lb="479" cb="48">
<drx lb="479" cb="48" kind="lvalue" nm="i"/>
</n32>
</ce>
</Var>
</dst>
<if lb="480" cb="5" le="481" ce="7">
<xop lb="480" cb="9" le="480" ce="21" kind="&lt;">
<n32 lb="480" cb="9" le="480" ce="13">
<mex lb="480" cb="9" le="480" ce="13" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_52eed6144d5d94579972d7cd79d06416" nm="first" point="1">
<drx lb="480" cb="9" kind="lvalue" nm="Src"/>
</mex>
</n32>
<n45 lb="480" cb="21"/>
</xop>
<cns lb="481" cb="7"/>
</if>
<if lb="482" cb="5" le="483" ce="7">
<xop lb="482" cb="9" le="482" ce="22" kind="==">
<n32 lb="482" cb="9" le="482" ce="13">
<mex lb="482" cb="9" le="482" ce="13" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_52eed6144d5d94579972d7cd79d06416" nm="first" point="1">
<drx lb="482" cb="9" kind="lvalue" nm="Src"/>
</mex>
</n32>
<n45 lb="482" cb="22"/>
</xop>
<cns lb="483" cb="7"/>
</if>
<if lb="484" cb="5" le="485" ce="39">
<xop lb="484" cb="9" le="484" ce="37" kind="&lt;">
<n32 lb="484" cb="9" le="484" ce="33">
<n2 lb="484" cb="9" le="484" ce="33">
<exp pvirg="true"/>
<n32 lb="484" cb="9" le="484" ce="26">
<n2 lb="484" cb="9" le="484" ce="26">
<exp pvirg="true"/>
<n32 lb="484" cb="9">
<drx lb="484" cb="9" kind="lvalue" nm="Vector"/>
</n32>
<n32 lb="484" cb="16" le="484" ce="20">
<mex lb="484" cb="16" le="484" ce="20" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_baa302102c51c9664d2a1b64bdaa08dd" nm="second" point="1">
<drx lb="484" cb="16" kind="lvalue" nm="Src"/>
</mex>
</n32>
</n2>
</n32>
<n32 lb="484" cb="28">
<drx lb="484" cb="28" kind="lvalue" nm="Cycle"/>
</n32>
</n2>
</n32>
<n45 lb="484" cb="37"/>
</xop>
<xop lb="485" cb="7" le="485" ce="39" kind="=">
<n2 lb="485" cb="7" le="485" ce="31">
<exp pvirg="true"/>
<n32 lb="485" cb="7" le="485" ce="24">
<n2 lb="485" cb="7" le="485" ce="24">
<exp pvirg="true"/>
<n32 lb="485" cb="7">
<drx lb="485" cb="7" kind="lvalue" nm="Vector"/>
</n32>
<n32 lb="485" cb="14" le="485" ce="18">
<mex lb="485" cb="14" le="485" ce="18" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_baa302102c51c9664d2a1b64bdaa08dd" nm="second" point="1">
<drx lb="485" cb="14" kind="lvalue" nm="Src"/>
</mex>
</n32>
</n2>
</n32>
<n32 lb="485" cb="26">
<drx lb="485" cb="26" kind="lvalue" nm="Cycle"/>
</n32>
</n2>
<n32 lb="485" cb="35" le="485" ce="39">
<mex lb="485" cb="35" le="485" ce="39" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_52eed6144d5d94579972d7cd79d06416" nm="first" point="1">
<drx lb="485" cb="35" kind="lvalue" nm="Src"/>
</mex>
</n32>
</xop>
</if>
<if lb="486" cb="5" le="487" ce="30">
<xop lb="486" cb="9" le="486" ce="42" kind="!=">
<n32 lb="486" cb="9" le="486" ce="33">
<n2 lb="486" cb="9" le="486" ce="33">
<exp pvirg="true"/>
<n32 lb="486" cb="9" le="486" ce="26">
<n2 lb="486" cb="9" le="486" ce="26">
<exp pvirg="true"/>
<n32 lb="486" cb="9">
<drx lb="486" cb="9" kind="lvalue" nm="Vector"/>
</n32>
<n32 lb="486" cb="16" le="486" ce="20">
<mex lb="486" cb="16" le="486" ce="20" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_baa302102c51c9664d2a1b64bdaa08dd" nm="second" point="1">
<drx lb="486" cb="16" kind="lvalue" nm="Src"/>
</mex>
</n32>
</n2>
</n32>
<n32 lb="486" cb="28">
<drx lb="486" cb="28" kind="lvalue" nm="Cycle"/>
</n32>
</n2>
</n32>
<n32 lb="486" cb="38" le="486" ce="42">
<mex lb="486" cb="38" le="486" ce="42" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_52eed6144d5d94579972d7cd79d06416" nm="first" point="1">
<drx lb="486" cb="38" kind="lvalue" nm="Src"/>
</mex>
</n32>
</xop>
<rx lb="487" cb="7" le="487" ce="30" pvirg="true">
<xop lb="487" cb="14" le="487" ce="30" kind="-">
<mce lb="487" cb="14" le="487" ce="26" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e">
<exp pvirg="true"/>
<mex lb="487" cb="14" le="487" ce="21" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e" nm="size" point="1">
<drx lb="487" cb="14" kind="lvalue" nm="IGSrcs"/>
</mex>
</mce>
<n32 lb="487" cb="30">
<n45 lb="487" cb="30"/>
</n32>
</xop>
</rx>
</if>
</u>
</fx>
<rx lb="489" cb="3" le="489" ce="22" pvirg="true">
<mce lb="489" cb="10" le="489" ce="22" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e">
<exp pvirg="true"/>
<mex lb="489" cb="10" le="489" ce="17" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e" nm="size" point="1">
<drx lb="489" cb="10" kind="lvalue" nm="IGSrcs"/>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<f name="NextPossibleSolution" id="d25a9f0605cb3632e0a3888b5d5cd2fd_3135a03e9e79e2f3fb3054167675a180" file="1" linestart="495" lineend="511" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="SwzCandidate" proto="std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ety>
</template_arguments>
</tss>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Idx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="498" cb="19" le="511" ce="1">
<ocast lb="499" cb="3" le="499" ce="3">
<bt name="void"/>
<n46 lb="499" cb="3" le="499" ce="3">
<exp pvirg="true"/>
<xop lb="499" cb="3" le="499" ce="3" kind="||">
<n46 lb="499" cb="3" le="499" ce="3">
<exp pvirg="true"/>
<uo lb="499" cb="3" le="499" ce="3" kind="!">
<uo lb="499" cb="3" le="499" ce="3" kind="!">
<n46 lb="499" cb="3" le="499" ce="3">
<exp pvirg="true"/>
<xop lb="499" cb="3" le="499" ce="3" kind="&lt;">
<n32 lb="499" cb="3">
<drx lb="499" cb="3" kind="lvalue" nm="Idx"/>
</n32>
<mce lb="499" cb="3" le="499" ce="3" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e">
<exp pvirg="true"/>
<mex lb="499" cb="3" le="499" ce="3" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e" nm="size" point="1">
<n32 lb="499" cb="3">
<drx lb="499" cb="3" kind="lvalue" nm="SwzCandidate"/>
</n32>
</mex>
</mce>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="499" cb="3" le="499" ce="3">
<n46 lb="499" cb="3" le="499" ce="3">
<exp pvirg="true"/>
<xop lb="499" cb="3" le="499" ce="3" kind=",">
<ce lb="499" cb="3" le="499" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="499" cb="3">
<drx lb="499" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="499" cb="3">
<n52 lb="499" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="499" cb="3">
<n52 lb="499" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="499" cb="3">
<n45 lb="499" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="499" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="500" cb="3" le="500" ce="21">
<exp pvirg="true"/>
<Var nm="ResetIdx" value="true">
<bt name="int"/>
<n32 lb="500" cb="18">
<n32 lb="500" cb="18">
<drx lb="500" cb="18" kind="lvalue" nm="Idx"/>
</n32>
</n32>
</Var>
</dst>
<wy lb="501" cb="3" le="502" ce="14">
<xop lb="501" cb="10" le="501" ce="68" kind="&amp;&amp;">
<xop lb="501" cb="10" le="501" ce="22" kind="&gt;">
<n32 lb="501" cb="10">
<drx lb="501" cb="10" kind="lvalue" nm="ResetIdx"/>
</n32>
<uo lb="501" cb="21" le="501" ce="22" kind="-">
<n45 lb="501" cb="22">
<flit/>
</n45>
</uo>
</xop>
<xop lb="501" cb="27" le="501" ce="68" kind="==">
<n32 lb="501" cb="27" le="501" ce="48">
<n32 lb="501" cb="27" le="501" ce="48">
<ocx lb="501" cb="27" le="501" ce="48" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="501" cb="39" le="501" ce="48">
<drx lb="501" cb="39" le="501" ce="48" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="501" cb="27" kind="lvalue" nm="SwzCandidate"/>
<n32 lb="501" cb="40">
<n32 lb="501" cb="40">
<drx lb="501" cb="40" kind="lvalue" nm="ResetIdx"/>
</n32>
</n32>
</ocx>
</n32>
</n32>
<n32 lb="501" cb="53" le="501" ce="68">
<drx lb="501" cb="53" le="501" ce="68" id="a1896e068a4912cd198f7c543a4b9cc3_a2b78c31901590fba0de510457b3b8c5" nm="ALU_VEC_210"/>
</n32>
</xop>
</xop>
<uo lb="502" cb="5" le="502" ce="14" kind="--">
<drx lb="502" cb="5" kind="lvalue" nm="ResetIdx"/>
</uo>
</wy>
<fx lb="503" cb="3" le="505" ce="3">
<dst lb="503" cb="8" le="503" ce="58">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="503" cb="21" le="503" ce="32">
<xop lb="503" cb="21" le="503" ce="32" kind="+">
<n32 lb="503" cb="21">
<drx lb="503" cb="21" kind="lvalue" nm="ResetIdx"/>
</n32>
<n45 lb="503" cb="32"/>
</xop>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="503" cb="39" le="503" ce="57" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e">
<exp pvirg="true"/>
<mex lb="503" cb="39" le="503" ce="52" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e" nm="size" point="1">
<n32 lb="503" cb="39">
<drx lb="503" cb="39" kind="lvalue" nm="SwzCandidate"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="503" cb="60" le="503" ce="64" kind="&lt;">
<n32 lb="503" cb="60">
<drx lb="503" cb="60" kind="lvalue" nm="i"/>
</n32>
<n32 lb="503" cb="64">
<drx lb="503" cb="64" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="503" cb="67" le="503" ce="68" kind="++">
<drx lb="503" cb="67" kind="lvalue" nm="i"/>
</uo>
<u lb="503" cb="72" le="505" ce="3">
<xop lb="504" cb="5" le="504" ce="38" kind="=">
<ocx lb="504" cb="5" le="504" ce="19" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="504" cb="17" le="504" ce="19">
<drx lb="504" cb="17" le="504" ce="19" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="504" cb="5" kind="lvalue" nm="SwzCandidate"/>
<n32 lb="504" cb="18">
<drx lb="504" cb="18" kind="lvalue" nm="i"/>
</n32>
</ocx>
<drx lb="504" cb="23" le="504" ce="38" id="a1896e068a4912cd198f7c543a4b9cc3_0a4f5607215204772863a40bd01c25df" nm="ALU_VEC_012_SCL_210"/>
</xop>
</u>
</fx>
<if lb="506" cb="3" le="507" ce="12">
<xop lb="506" cb="7" le="506" ce="20" kind="==">
<n32 lb="506" cb="7">
<drx lb="506" cb="7" kind="lvalue" nm="ResetIdx"/>
</n32>
<uo lb="506" cb="19" le="506" ce="20" kind="-">
<n45 lb="506" cb="20"/>
</uo>
</xop>
<rx lb="507" cb="5" le="507" ce="12" pvirg="true">
<n9 lb="507" cb="12"/>
</rx>
</if>
<dst lb="508" cb="3" le="508" ce="47">
<exp pvirg="true"/>
<Var nm="NextSwizzle" value="true">
<bt name="int"/>
<xop lb="508" cb="21" le="508" ce="46" kind="+">
<n32 lb="508" cb="21" le="508" ce="42">
<n32 lb="508" cb="21" le="508" ce="42">
<ocx lb="508" cb="21" le="508" ce="42" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="508" cb="33" le="508" ce="42">
<drx lb="508" cb="33" le="508" ce="42" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="508" cb="21" kind="lvalue" nm="SwzCandidate"/>
<n32 lb="508" cb="34">
<n32 lb="508" cb="34">
<drx lb="508" cb="34" kind="lvalue" nm="ResetIdx"/>
</n32>
</n32>
</ocx>
</n32>
</n32>
<n45 lb="508" cb="46"/>
</xop>
</Var>
</dst>
<xop lb="509" cb="3" le="509" ce="56" kind="=">
<ocx lb="509" cb="3" le="509" ce="24" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="509" cb="15" le="509" ce="24">
<drx lb="509" cb="15" le="509" ce="24" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<drx lb="509" cb="3" kind="lvalue" nm="SwzCandidate"/>
<n32 lb="509" cb="16">
<n32 lb="509" cb="16">
<drx lb="509" cb="16" kind="lvalue" nm="ResetIdx"/>
</n32>
</n32>
</ocx>
<ocast lb="509" cb="28" le="509" ce="56">
<ety>
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ety>
<n32 lb="509" cb="56">
<drx lb="509" cb="56" kind="lvalue" nm="NextSwizzle"/>
</n32>
</ocast>
</xop>
<rx lb="510" cb="3" le="510" ce="10" pvirg="true">
<n9 lb="510" cb="10"/>
</rx>
</u>

</Stmt>
</f>
<m name="FindSwizzleForVectorSlot" id="d25a9f0605cb3632e0a3888b5d5cd2fd_5a46f5329141428b09c9f0d076b8438b" file="1" linestart="515" lineend="527" previous="a1896e068a4912cd198f7c543a4b9cc3_5a46f5329141428b09c9f0d076b8438b" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="IGSrcs" proto="const std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned int&gt;&gt;&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SwzCandidate" proto="std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ety>
</template_arguments>
</tss>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TransSrcs" proto="const std::vector&lt;std::pair&lt;int, unsigned int&gt;&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TransSwz" proto="R600InstrInfo::BankSwizzle" isLiteral="true" access2="none">
<ety>
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="519" cb="48" le="527" ce="1">
<dst lb="520" cb="3" le="520" ce="25">
<exp pvirg="true"/>
<Var nm="ValidUpTo" value="true">
<bt name="unsigned int"/>
<n32 lb="520" cb="24">
<n45 lb="520" cb="24">
<flit/>
</n45>
</n32>
</Var>
</dst>
<dos lb="521" cb="3" le="525" ce="57">
<u lb="521" cb="6" le="525" ce="3">
<xop lb="522" cb="5" le="522" ce="70" kind="=">
<drx lb="522" cb="5" kind="lvalue" nm="ValidUpTo"/>
<mce lb="522" cb="17" le="522" ce="70" nbparm="4" id="a1896e068a4912cd198f7c543a4b9cc3_40ec03bff9baca75f54c6dd55f637f7b">
<exp pvirg="true"/>
<mex lb="522" cb="17" id="a1896e068a4912cd198f7c543a4b9cc3_40ec03bff9baca75f54c6dd55f637f7b" nm="isLegalUpTo" arrow="1">
<n19 lb="522" cb="17"/>
</mex>
<drx lb="522" cb="29" kind="lvalue" nm="IGSrcs"/>
<n32 lb="522" cb="37">
<drx lb="522" cb="37" kind="lvalue" nm="SwzCandidate"/>
</n32>
<drx lb="522" cb="51" kind="lvalue" nm="TransSrcs"/>
<n32 lb="522" cb="62">
<drx lb="522" cb="62" kind="lvalue" nm="TransSwz"/>
</n32>
</mce>
</xop>
<if lb="523" cb="5" le="524" ce="14">
<xop lb="523" cb="9" le="523" ce="34" kind="==">
<n32 lb="523" cb="9">
<drx lb="523" cb="9" kind="lvalue" nm="ValidUpTo"/>
</n32>
<mce lb="523" cb="22" le="523" ce="34" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e">
<exp pvirg="true"/>
<mex lb="523" cb="22" le="523" ce="29" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e" nm="size" point="1">
<drx lb="523" cb="22" kind="lvalue" nm="IGSrcs"/>
</mex>
</mce>
</xop>
<rx lb="524" cb="7" le="524" ce="14" pvirg="true">
<n9 lb="524" cb="14"/>
</rx>
</if>
</u>
<ce lb="525" cb="12" le="525" ce="56" nbparm="2" id="d25a9f0605cb3632e0a3888b5d5cd2fd_3135a03e9e79e2f3fb3054167675a180">
<exp pvirg="true"/>
<n32 lb="525" cb="12">
<drx lb="525" cb="12" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_3135a03e9e79e2f3fb3054167675a180" nm="NextPossibleSolution"/>
</n32>
<drx lb="525" cb="33" kind="lvalue" nm="SwzCandidate"/>
<n32 lb="525" cb="47">
<drx lb="525" cb="47" kind="lvalue" nm="ValidUpTo"/>
</n32>
</ce>
</dos>
<rx lb="526" cb="3" le="526" ce="10" pvirg="true">
<n9 lb="526" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<f name="isConstCompatible" id="d25a9f0605cb3632e0a3888b5d5cd2fd_a7a125009a685c4a37b30c7268d27fa8" file="1" linestart="531" lineend="549" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="TransSwz" proto="R600InstrInfo::BankSwizzle" isLiteral="true" access2="none">
<ety>
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="TransOps" proto="const std::vector&lt;std::pair&lt;int, unsigned int&gt;&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="ConstCount" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="534" cb="40" le="549" ce="1">
<if lb="536" cb="3" le="537" ce="12">
<xop lb="536" cb="7" le="536" ce="20" kind="&gt;">
<n32 lb="536" cb="7">
<drx lb="536" cb="7" kind="lvalue" nm="ConstCount"/>
</n32>
<n32 lb="536" cb="20">
<n45 lb="536" cb="20">
<flit/>
</n45>
</n32>
</xop>
<rx lb="537" cb="5" le="537" ce="12" pvirg="true">
<n9 lb="537" cb="12"/>
</rx>
</if>
<fx lb="538" cb="3" le="547" ce="3">
<dst lb="538" cb="8" le="538" ce="43">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="538" cb="21">
<n45 lb="538" cb="21">
<flit/>
</n45>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="538" cb="28" le="538" ce="42" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e">
<exp pvirg="true"/>
<mex lb="538" cb="28" le="538" ce="37" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e" nm="size" point="1">
<drx lb="538" cb="28" kind="lvalue" nm="TransOps"/>
</mex>
</mce>
</Var>
</dst>
<xop lb="538" cb="45" le="538" ce="49" kind="&lt;">
<n32 lb="538" cb="45">
<drx lb="538" cb="45" kind="lvalue" nm="i"/>
</n32>
<n32 lb="538" cb="49">
<drx lb="538" cb="49" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="538" cb="52" le="538" ce="54" kind="++">
<drx lb="538" cb="54" kind="lvalue" nm="i"/>
</uo>
<u lb="538" cb="57" le="547" ce="3">
<dst lb="539" cb="5" le="539" ce="54">
<exp pvirg="true"/>
<Var nm="Src">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<ocx lb="539" cb="43" le="539" ce="53" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf">
<exp pvirg="true"/>
<n32 lb="539" cb="51" le="539" ce="53">
<drx lb="539" cb="51" le="539" ce="53" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf" nm="operator[]"/>
</n32>
<drx lb="539" cb="43" kind="lvalue" nm="TransOps"/>
<n32 lb="539" cb="52">
<drx lb="539" cb="52" kind="lvalue" nm="i"/>
</n32>
</ocx>
</Var>
</dst>
<dst lb="540" cb="5" le="540" ce="50">
<exp pvirg="true"/>
<Var nm="Cycle" value="true">
<bt name="unsigned int"/>
<ce lb="540" cb="22" le="540" ce="49" nbparm="2" id="d25a9f0605cb3632e0a3888b5d5cd2fd_82e6027b4e1dec2ff305ede99234fa1c">
<exp pvirg="true"/>
<n32 lb="540" cb="22">
<drx lb="540" cb="22" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_82e6027b4e1dec2ff305ede99234fa1c" nm="getTransSwizzle"/>
</n32>
<n32 lb="540" cb="38">
<drx lb="540" cb="38" kind="lvalue" nm="TransSwz"/>
</n32>
<n32 lb="540" cb="48">
<drx lb="540" cb="48" kind="lvalue" nm="i"/>
</n32>
</ce>
</Var>
</dst>
<if lb="541" cb="5" le="542" ce="7">
<xop lb="541" cb="9" le="541" ce="21" kind="&lt;">
<n32 lb="541" cb="9" le="541" ce="13">
<mex lb="541" cb="9" le="541" ce="13" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_52eed6144d5d94579972d7cd79d06416" nm="first" point="1">
<drx lb="541" cb="9" kind="lvalue" nm="Src"/>
</mex>
</n32>
<n45 lb="541" cb="21"/>
</xop>
<cns lb="542" cb="7"/>
</if>
<if lb="543" cb="5" le="544" ce="14">
<xop lb="543" cb="9" le="543" ce="36" kind="&amp;&amp;">
<xop lb="543" cb="9" le="543" ce="22" kind="&gt;">
<n32 lb="543" cb="9">
<drx lb="543" cb="9" kind="lvalue" nm="ConstCount"/>
</n32>
<n32 lb="543" cb="22">
<n45 lb="543" cb="22"/>
</n32>
</xop>
<xop lb="543" cb="27" le="543" ce="36" kind="==">
<n32 lb="543" cb="27">
<drx lb="543" cb="27" kind="lvalue" nm="Cycle"/>
</n32>
<n32 lb="543" cb="36">
<n45 lb="543" cb="36"/>
</n32>
</xop>
</xop>
<rx lb="544" cb="7" le="544" ce="14" pvirg="true">
<n9 lb="544" cb="14"/>
</rx>
</if>
<if lb="545" cb="5" le="546" ce="14">
<xop lb="545" cb="9" le="545" ce="36" kind="&amp;&amp;">
<xop lb="545" cb="9" le="545" ce="22" kind="&gt;">
<n32 lb="545" cb="9">
<drx lb="545" cb="9" kind="lvalue" nm="ConstCount"/>
</n32>
<n32 lb="545" cb="22">
<n45 lb="545" cb="22">
<flit/>
</n45>
</n32>
</xop>
<xop lb="545" cb="27" le="545" ce="36" kind="==">
<n32 lb="545" cb="27">
<drx lb="545" cb="27" kind="lvalue" nm="Cycle"/>
</n32>
<n32 lb="545" cb="36">
<n45 lb="545" cb="36"/>
</n32>
</xop>
</xop>
<rx lb="546" cb="7" le="546" ce="14" pvirg="true">
<n9 lb="546" cb="14"/>
</rx>
</if>
</u>
</fx>
<rx lb="548" cb="3" le="548" ce="10" pvirg="true">
<n9 lb="548" cb="10"/>
</rx>
</u>

</Stmt>
</f>
<m name="fitsReadPortLimitations" id="d25a9f0605cb3632e0a3888b5d5cd2fd_6d2486b3fe98bbc287a95fe69f16cb2a" file="1" linestart="551" lineend="597" previous="a1896e068a4912cd198f7c543a4b9cc3_6d2486b3fe98bbc287a95fe69f16cb2a" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="IG" proto="const std::vector&lt;MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="PV" proto="const DenseMap&lt;unsigned int, unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="a2e0511a2f7df2d0d224b4855fe9d8ec_6c3b609a49f5ba6a1fa3fad8d9fe38bc"/>
<template_arguments>
<bt name="unsigned int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="ValidSwizzle" proto="std::vector&lt;BankSwizzle&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</template_arguments>
</tss>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="isLastAluTrans" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="556" cb="11" le="597" ce="1">
<dst lb="559" cb="3" le="559" ce="62">
<exp pvirg="true"/>
<Var nm="IGSrcs" value="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
<n10 lb="559" cb="56">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_4dc4853c79211880d053934cbb0985af">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
</n10>
</Var>
</dst>
<mce lb="560" cb="3" le="560" ce="22" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_89e3522d3ebadb1467590c2969c878ef">
<exp pvirg="true"/>
<mex lb="560" cb="3" le="560" ce="16" id="78cb3cbcc032150b6a85b2f30813c812_89e3522d3ebadb1467590c2969c878ef" nm="clear" point="1">
<drx lb="560" cb="3" kind="lvalue" nm="ValidSwizzle"/>
</mex>
</mce>
<dst lb="561" cb="3" le="561" ce="22">
<exp pvirg="true"/>
<Var nm="ConstCount" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="562" cb="3" le="562" ce="44">
<exp pvirg="true"/>
<Var nm="TransBS" value="true">
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
<drx lb="562" cb="25" id="a1896e068a4912cd198f7c543a4b9cc3_0a4f5607215204772863a40bd01c25df" nm="ALU_VEC_012_SCL_210"/>
</Var>
</dst>
<fx lb="563" cb="3" le="569" ce="3">
<dst lb="563" cb="8" le="563" ce="37">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="563" cb="21">
<n45 lb="563" cb="21">
<flit/>
</n45>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="563" cb="28" le="563" ce="36" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e">
<exp pvirg="true"/>
<mex lb="563" cb="28" le="563" ce="31" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e" nm="size" point="1">
<drx lb="563" cb="28" kind="lvalue" nm="IG"/>
</mex>
</mce>
</Var>
</dst>
<xop lb="563" cb="39" le="563" ce="43" kind="&lt;">
<n32 lb="563" cb="39">
<drx lb="563" cb="39" kind="lvalue" nm="i"/>
</n32>
<n32 lb="563" cb="43">
<drx lb="563" cb="43" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="563" cb="46" le="563" ce="48" kind="++">
<drx lb="563" cb="48" kind="lvalue" nm="i"/>
</uo>
<u lb="563" cb="51" le="569" ce="3">
<n37 lb="564" cb="5" le="564" ce="56">
<mce lb="564" cb="5" le="564" ce="56" nbparm="1" id="78cb3cbcc032150b6a85b2f30813c812_82c325f404095dcd1276ea44fbee4d0b">
<exp pvirg="true"/>
<mex lb="564" cb="5" le="564" ce="12" id="78cb3cbcc032150b6a85b2f30813c812_82c325f404095dcd1276ea44fbee4d0b" nm="push_back" point="1">
<drx lb="564" cb="5" kind="lvalue" nm="IGSrcs"/>
</mex>
<mte lb="564" cb="22" le="564" ce="55">
<exp pvirg="true"/>
<n8 lb="564" cb="22" le="564" ce="55" >
<temp/>
<mce lb="564" cb="22" le="564" ce="55" nbparm="3" id="a1896e068a4912cd198f7c543a4b9cc3_a26d0133149e59e436667e5a8ca673dc">
<exp pvirg="true"/>
<mex lb="564" cb="22" id="a1896e068a4912cd198f7c543a4b9cc3_a26d0133149e59e436667e5a8ca673dc" nm="ExtractSrcs" arrow="1">
<n19 lb="564" cb="22"/>
</mex>
<n32 lb="564" cb="34" le="564" ce="38">
<ocx lb="564" cb="34" le="564" ce="38" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf">
<exp pvirg="true"/>
<n32 lb="564" cb="36" le="564" ce="38">
<drx lb="564" cb="36" le="564" ce="38" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf" nm="operator[]"/>
</n32>
<drx lb="564" cb="34" kind="lvalue" nm="IG"/>
<n32 lb="564" cb="37">
<drx lb="564" cb="37" kind="lvalue" nm="i"/>
</n32>
</ocx>
</n32>
<drx lb="564" cb="41" kind="lvalue" nm="PV"/>
<drx lb="564" cb="45" kind="lvalue" nm="ConstCount"/>
</mce>
</n8>
</mte>
</mce>
</n37>
<dst lb="565" cb="5" le="566" ce="38">
<exp pvirg="true"/>
<Var nm="Op" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<mce lb="567" cb="5" le="568" ce="39" nbparm="1" id="78cb3cbcc032150b6a85b2f30813c812_82c325f404095dcd1276ea44fbee4d0b">
<exp pvirg="true"/>
<mex lb="567" cb="5" le="567" ce="18" id="78cb3cbcc032150b6a85b2f30813c812_82c325f404095dcd1276ea44fbee4d0b" nm="push_back" point="1">
<drx lb="567" cb="5" kind="lvalue" nm="ValidSwizzle"/>
</mex>
<mte lb="567" cb="29" le="568" ce="38">
<exp pvirg="true"/>
<ocast lb="567" cb="29" le="568" ce="38">
<ety>
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ety>
<mce lb="568" cb="9" le="568" ce="38" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="568" cb="9" le="568" ce="31" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<n32 lb="568" cb="9" le="568" ce="29">
<mce lb="568" cb="9" le="568" ce="29" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="568" cb="9" le="568" ce="16" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="568" cb="9" le="568" ce="13">
<ocx lb="568" cb="9" le="568" ce="13" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf">
<exp pvirg="true"/>
<n32 lb="568" cb="11" le="568" ce="13">
<drx lb="568" cb="11" le="568" ce="13" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf" nm="operator[]"/>
</n32>
<drx lb="568" cb="9" kind="lvalue" nm="IG"/>
<n32 lb="568" cb="12">
<drx lb="568" cb="12" kind="lvalue" nm="i"/>
</n32>
</ocx>
</n32>
</mex>
<n32 lb="568" cb="27">
<drx lb="568" cb="27" kind="lvalue" nm="Op"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</ocast>
</mte>
</mce>
</u>
</fx>
<dst lb="570" cb="3" le="570" ce="50">
<exp pvirg="true"/>
<Var nm="TransOps" value="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</ety>
<n10 lb="570" cb="42">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_4dc4853c79211880d053934cbb0985af">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<rt>
<cts id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49">
<template_arguments>
<bt name="int"/>
<bt name="unsigned int"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
</n10>
</Var>
</dst>
<if lb="571" cb="3" le="572" ce="76">
<uo lb="571" cb="7" le="571" ce="8" kind="!">
<n32 lb="571" cb="8">
<drx lb="571" cb="8" kind="lvalue" nm="isLastAluTrans"/>
</n32>
</uo>
<rx lb="572" cb="5" le="572" ce="76" pvirg="true">
<mce lb="572" cb="12" le="572" ce="76" nbparm="4" id="a1896e068a4912cd198f7c543a4b9cc3_5a46f5329141428b09c9f0d076b8438b">
<exp pvirg="true"/>
<mex lb="572" cb="12" id="a1896e068a4912cd198f7c543a4b9cc3_5a46f5329141428b09c9f0d076b8438b" nm="FindSwizzleForVectorSlot" arrow="1">
<n19 lb="572" cb="12"/>
</mex>
<n32 lb="572" cb="37">
<drx lb="572" cb="37" kind="lvalue" nm="IGSrcs"/>
</n32>
<drx lb="572" cb="45" kind="lvalue" nm="ValidSwizzle"/>
<n32 lb="572" cb="59">
<drx lb="572" cb="59" kind="lvalue" nm="TransOps"/>
</n32>
<n32 lb="572" cb="69">
<drx lb="572" cb="69" kind="lvalue" nm="TransBS"/>
</n32>
</mce>
</rx>
</if>
<ocx lb="574" cb="3" le="574" ce="26" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_a9c4e7e4f6ae699e39c4dd719e9db1d7">
<exp pvirg="true"/>
<n32 lb="574" cb="12">
<drx lb="574" cb="12" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_a9c4e7e4f6ae699e39c4dd719e9db1d7" nm="operator="/>
</n32>
<drx lb="574" cb="3" kind="lvalue" nm="TransOps"/>
<n32 lb="574" cb="14" le="574" ce="26">
<mce lb="574" cb="14" le="574" ce="26" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_207391e99aa9866b9597eb1555e76f01">
<exp pvirg="true"/>
<mex lb="574" cb="14" le="574" ce="21" id="78cb3cbcc032150b6a85b2f30813c812_207391e99aa9866b9597eb1555e76f01" nm="back" point="1">
<drx lb="574" cb="14" kind="lvalue" nm="IGSrcs"/>
</mex>
</mce>
</n32>
</ocx>
<mce lb="575" cb="3" le="575" ce="19" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_7e9180e148abfec539486256f2d0da27">
<exp pvirg="true"/>
<mex lb="575" cb="3" le="575" ce="10" id="78cb3cbcc032150b6a85b2f30813c812_7e9180e148abfec539486256f2d0da27" nm="pop_back" point="1">
<drx lb="575" cb="3" kind="lvalue" nm="IGSrcs"/>
</mex>
</mce>
<mce lb="576" cb="3" le="576" ce="25" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_7e9180e148abfec539486256f2d0da27">
<exp pvirg="true"/>
<mex lb="576" cb="3" le="576" ce="16" id="78cb3cbcc032150b6a85b2f30813c812_7e9180e148abfec539486256f2d0da27" nm="pop_back" point="1">
<drx lb="576" cb="3" kind="lvalue" nm="ValidSwizzle"/>
</mex>
</mce>
<dst lb="578" cb="3" le="583" ce="4">
<exp pvirg="true"/>
<Var nm="TransSwz" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<ety>
<et>
<e id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539"/>
</et>
</ety>
</QualType>
</at>
<il lb="578" cb="56" le="583" ce="3">
<exp pvirg="true"/>
<drx lb="579" cb="5" id="a1896e068a4912cd198f7c543a4b9cc3_0a4f5607215204772863a40bd01c25df" nm="ALU_VEC_012_SCL_210"/>
<drx lb="580" cb="5" id="a1896e068a4912cd198f7c543a4b9cc3_de3dc8a52c288ddc209cf6c20445775d" nm="ALU_VEC_021_SCL_122"/>
<drx lb="581" cb="5" id="a1896e068a4912cd198f7c543a4b9cc3_5a1c0e46c1518eba8c769e0f1b34c770" nm="ALU_VEC_120_SCL_212"/>
<drx lb="582" cb="5" id="a1896e068a4912cd198f7c543a4b9cc3_afe76be77121425e1b2aa63a115da748" nm="ALU_VEC_102_SCL_221"/>
</il>
</Var>
</dst>
<fx lb="584" cb="3" le="594" ce="3">
<dst lb="584" cb="8" le="584" ce="22">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="584" cb="21">
<n45 lb="584" cb="21"/>
</n32>
</Var>
</dst>
<xop lb="584" cb="24" le="584" ce="28" kind="&lt;">
<n32 lb="584" cb="24">
<drx lb="584" cb="24" kind="lvalue" nm="i"/>
</n32>
<n32 lb="584" cb="28">
<n45 lb="584" cb="28">
<flit/>
</n45>
</n32>
</xop>
<uo lb="584" cb="31" le="584" ce="32" kind="++">
<drx lb="584" cb="31" kind="lvalue" nm="i"/>
</uo>
<u lb="584" cb="36" le="594" ce="3">
<xop lb="585" cb="5" le="585" ce="25" kind="=">
<drx lb="585" cb="5" kind="lvalue" nm="TransBS"/>
<n32 lb="585" cb="15" le="585" ce="25">
<n2 lb="585" cb="15" le="585" ce="25">
<exp pvirg="true"/>
<n32 lb="585" cb="15">
<drx lb="585" cb="15" kind="lvalue" nm="TransSwz"/>
</n32>
<n32 lb="585" cb="24">
<drx lb="585" cb="24" kind="lvalue" nm="i"/>
</n32>
</n2>
</n32>
</xop>
<if lb="586" cb="5" le="587" ce="7">
<uo lb="586" cb="9" le="586" ce="57" kind="!">
<ce lb="586" cb="10" le="586" ce="57" nbparm="3" id="d25a9f0605cb3632e0a3888b5d5cd2fd_a7a125009a685c4a37b30c7268d27fa8">
<exp pvirg="true"/>
<n32 lb="586" cb="10">
<drx lb="586" cb="10" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_a7a125009a685c4a37b30c7268d27fa8" nm="isConstCompatible"/>
</n32>
<n32 lb="586" cb="28">
<drx lb="586" cb="28" kind="lvalue" nm="TransBS"/>
</n32>
<n32 lb="586" cb="37">
<drx lb="586" cb="37" kind="lvalue" nm="TransOps"/>
</n32>
<n32 lb="586" cb="47">
<drx lb="586" cb="47" kind="lvalue" nm="ConstCount"/>
</n32>
</ce>
</uo>
<cns lb="587" cb="7"/>
</if>
<dst lb="588" cb="5" le="589" ce="17">
<exp pvirg="true"/>
<Var nm="Result" value="true">
<bt name="bool"/>
<mce lb="588" cb="19" le="589" ce="16" nbparm="4" id="a1896e068a4912cd198f7c543a4b9cc3_5a46f5329141428b09c9f0d076b8438b">
<exp pvirg="true"/>
<mex lb="588" cb="19" id="a1896e068a4912cd198f7c543a4b9cc3_5a46f5329141428b09c9f0d076b8438b" nm="FindSwizzleForVectorSlot" arrow="1">
<n19 lb="588" cb="19"/>
</mex>
<n32 lb="588" cb="44">
<drx lb="588" cb="44" kind="lvalue" nm="IGSrcs"/>
</n32>
<drx lb="588" cb="52" kind="lvalue" nm="ValidSwizzle"/>
<n32 lb="588" cb="66">
<drx lb="588" cb="66" kind="lvalue" nm="TransOps"/>
</n32>
<n32 lb="589" cb="9">
<drx lb="589" cb="9" kind="lvalue" nm="TransBS"/>
</n32>
</mce>
</Var>
</dst>
<if lb="590" cb="5" le="593" ce="5">
<n32 lb="590" cb="9">
<drx lb="590" cb="9" kind="lvalue" nm="Result"/>
</n32>
<u lb="590" cb="17" le="593" ce="5">
<mce lb="591" cb="7" le="591" ce="37" nbparm="1" id="78cb3cbcc032150b6a85b2f30813c812_1c83e7b73b142304d6ba2d86ad19d7c1">
<exp pvirg="true"/>
<mex lb="591" cb="7" le="591" ce="20" id="78cb3cbcc032150b6a85b2f30813c812_1c83e7b73b142304d6ba2d86ad19d7c1" nm="push_back" point="1">
<drx lb="591" cb="7" kind="lvalue" nm="ValidSwizzle"/>
</mex>
<n32 lb="591" cb="30">
<drx lb="591" cb="30" kind="lvalue" nm="TransBS"/>
</n32>
</mce>
<rx lb="592" cb="7" le="592" ce="14" pvirg="true">
<n9 lb="592" cb="14"/>
</rx>
</u>
</if>
</u>
</fx>
<rx lb="596" cb="3" le="596" ce="10" pvirg="true">
<n9 lb="596" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="fitsConstReadLimitations" id="d25a9f0605cb3632e0a3888b5d5cd2fd_c11d464013ceed3bccc4621796ab38ec" file="1" linestart="600" lineend="623" previous="a1896e068a4912cd198f7c543a4b9cc3_c11d464013ceed3bccc4621796ab38ec" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Consts" proto="const std::vector&lt;unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="602" cb="11" le="623" ce="1">
<ocast lb="603" cb="3" le="603" ce="3">
<bt name="void"/>
<n46 lb="603" cb="3" le="603" ce="3">
<exp pvirg="true"/>
<xop lb="603" cb="3" le="603" ce="3" kind="||">
<n46 lb="603" cb="3" le="603" ce="3">
<exp pvirg="true"/>
<uo lb="603" cb="3" le="603" ce="3" kind="!">
<uo lb="603" cb="3" le="603" ce="3" kind="!">
<n46 lb="603" cb="3" le="603" ce="3">
<exp pvirg="true"/>
<xop lb="603" cb="3" le="603" ce="3" kind="&amp;&amp;">
<xop lb="603" cb="3" le="603" ce="3" kind="&lt;=">
<mce lb="603" cb="3" le="603" ce="3" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e">
<exp pvirg="true"/>
<mex lb="603" cb="3" le="603" ce="3" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e" nm="size" point="1">
<drx lb="603" cb="3" kind="lvalue" nm="Consts"/>
</mex>
</mce>
<n32 lb="603" cb="3">
<n45 lb="603" cb="3">
<flit/>
</n45>
</n32>
</xop>
<n32 lb="603" cb="3">
<n32 lb="603" cb="3">
<n52 lb="603" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="603" cb="3" le="603" ce="3">
<n46 lb="603" cb="3" le="603" ce="3">
<exp pvirg="true"/>
<xop lb="603" cb="3" le="603" ce="3" kind=",">
<ce lb="603" cb="3" le="603" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="603" cb="3">
<drx lb="603" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="603" cb="3">
<n52 lb="603" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="603" cb="3">
<n52 lb="603" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="603" cb="3">
<n45 lb="603" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="603" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="604" cb="3" le="604" ce="32">
<exp pvirg="true"/>
<Var nm="Pair1" value="true">
<bt name="unsigned int"/>
<n32 lb="604" cb="20">
<n45 lb="604" cb="20"/>
</n32>
</Var>
<Var nm="Pair2" value="true" virg="true">
<bt name="unsigned int"/>
<n32 lb="604" cb="31">
<n45 lb="604" cb="31"/>
</n32>
</Var>
</dst>
<fx lb="605" cb="3" le="621" ce="3">
<dst lb="605" cb="8" le="605" ce="41">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="605" cb="21">
<n45 lb="605" cb="21"/>
</n32>
</Var>
<Var nm="n" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="605" cb="28" le="605" ce="40" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e">
<exp pvirg="true"/>
<mex lb="605" cb="28" le="605" ce="35" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e" nm="size" point="1">
<drx lb="605" cb="28" kind="lvalue" nm="Consts"/>
</mex>
</mce>
</Var>
</dst>
<xop lb="605" cb="43" le="605" ce="47" kind="&lt;">
<n32 lb="605" cb="43">
<drx lb="605" cb="43" kind="lvalue" nm="i"/>
</n32>
<n32 lb="605" cb="47">
<drx lb="605" cb="47" kind="lvalue" nm="n"/>
</n32>
</xop>
<uo lb="605" cb="50" le="605" ce="52" kind="++">
<drx lb="605" cb="52" kind="lvalue" nm="i"/>
</uo>
<u lb="605" cb="55" le="621" ce="3">
<dst lb="606" cb="5" le="606" ce="43">
<exp pvirg="true"/>
<Var nm="ReadConstHalf" value="true">
<bt name="unsigned int"/>
<xop lb="606" cb="30" le="606" ce="42" kind="&amp;">
<n32 lb="606" cb="30" le="606" ce="38">
<ocx lb="606" cb="30" le="606" ce="38" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf">
<exp pvirg="true"/>
<n32 lb="606" cb="36" le="606" ce="38">
<drx lb="606" cb="36" le="606" ce="38" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf" nm="operator[]"/>
</n32>
<drx lb="606" cb="30" kind="lvalue" nm="Consts"/>
<n32 lb="606" cb="37">
<drx lb="606" cb="37" kind="lvalue" nm="i"/>
</n32>
</ocx>
</n32>
<n32 lb="606" cb="42">
<n45 lb="606" cb="42">
<flit/>
</n45>
</n32>
</xop>
</Var>
</dst>
<dst lb="607" cb="5" le="607" ce="47">
<exp pvirg="true"/>
<Var nm="ReadConstIndex" value="true">
<bt name="unsigned int"/>
<xop lb="607" cb="31" le="607" ce="46" kind="&amp;">
<n32 lb="607" cb="31" le="607" ce="39">
<ocx lb="607" cb="31" le="607" ce="39" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf">
<exp pvirg="true"/>
<n32 lb="607" cb="37" le="607" ce="39">
<drx lb="607" cb="37" le="607" ce="39" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf" nm="operator[]"/>
</n32>
<drx lb="607" cb="31" kind="lvalue" nm="Consts"/>
<n32 lb="607" cb="38">
<drx lb="607" cb="38" kind="lvalue" nm="i"/>
</n32>
</ocx>
</n32>
<n32 lb="607" cb="43" le="607" ce="46">
<n46 lb="607" cb="43" le="607" ce="46">
<exp pvirg="true"/>
<uo lb="607" cb="44" le="607" ce="45" kind="~">
<n45 lb="607" cb="45">
<flit/>
</n45>
</uo>
</n46>
</n32>
</xop>
</Var>
</dst>
<dst lb="608" cb="5" le="608" ce="60">
<exp pvirg="true"/>
<Var nm="ReadHalfConst" value="true">
<bt name="unsigned int"/>
<xop lb="608" cb="30" le="608" ce="47" kind="|">
<n32 lb="608" cb="30">
<drx lb="608" cb="30" kind="lvalue" nm="ReadConstIndex"/>
</n32>
<n32 lb="608" cb="47">
<drx lb="608" cb="47" kind="lvalue" nm="ReadConstHalf"/>
</n32>
</xop>
</Var>
</dst>
<if lb="609" cb="5" le="612" ce="5">
<uo lb="609" cb="9" le="609" ce="10" kind="!">
<n32 lb="609" cb="10">
<n32 lb="609" cb="10">
<drx lb="609" cb="10" kind="lvalue" nm="Pair1"/>
</n32>
</n32>
</uo>
<u lb="609" cb="17" le="612" ce="5">
<xop lb="610" cb="7" le="610" ce="15" kind="=">
<drx lb="610" cb="7" kind="lvalue" nm="Pair1"/>
<n32 lb="610" cb="15">
<drx lb="610" cb="15" kind="lvalue" nm="ReadHalfConst"/>
</n32>
</xop>
<cns lb="611" cb="7"/>
</u>
</if>
<if lb="613" cb="5" le="614" ce="7">
<xop lb="613" cb="9" le="613" ce="18" kind="==">
<n32 lb="613" cb="9">
<drx lb="613" cb="9" kind="lvalue" nm="Pair1"/>
</n32>
<n32 lb="613" cb="18">
<drx lb="613" cb="18" kind="lvalue" nm="ReadHalfConst"/>
</n32>
</xop>
<cns lb="614" cb="7"/>
</if>
<if lb="615" cb="5" le="618" ce="5">
<uo lb="615" cb="9" le="615" ce="10" kind="!">
<n32 lb="615" cb="10">
<n32 lb="615" cb="10">
<drx lb="615" cb="10" kind="lvalue" nm="Pair2"/>
</n32>
</n32>
</uo>
<u lb="615" cb="17" le="618" ce="5">
<xop lb="616" cb="7" le="616" ce="15" kind="=">
<drx lb="616" cb="7" kind="lvalue" nm="Pair2"/>
<n32 lb="616" cb="15">
<drx lb="616" cb="15" kind="lvalue" nm="ReadHalfConst"/>
</n32>
</xop>
<cns lb="617" cb="7"/>
</u>
</if>
<if lb="619" cb="5" le="620" ce="14">
<xop lb="619" cb="9" le="619" ce="18" kind="!=">
<n32 lb="619" cb="9">
<drx lb="619" cb="9" kind="lvalue" nm="Pair2"/>
</n32>
<n32 lb="619" cb="18">
<drx lb="619" cb="18" kind="lvalue" nm="ReadHalfConst"/>
</n32>
</xop>
<rx lb="620" cb="7" le="620" ce="14" pvirg="true">
<n9 lb="620" cb="14"/>
</rx>
</if>
</u>
</fx>
<rx lb="622" cb="3" le="622" ce="10" pvirg="true">
<n9 lb="622" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="fitsConstReadLimitations" id="d25a9f0605cb3632e0a3888b5d5cd2fd_6c8bdce369414402ca40c89b32e08e01" file="1" linestart="625" lineend="655" previous="a1896e068a4912cd198f7c543a4b9cc3_6c8bdce369414402ca40c89b32e08e01" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MIs" proto="const std::vector&lt;MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="627" cb="11" le="655" ce="1">
<dst lb="628" cb="3" le="628" ce="31">
<exp pvirg="true"/>
<Var nm="Consts" value="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
<n10 lb="628" cb="25">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_4dc4853c79211880d053934cbb0985af">
<template_arguments>
<bt name="unsigned int"/>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
</n10>
</Var>
</dst>
<dst lb="629" cb="3" le="629" ce="32">
<exp pvirg="true"/>
<Var nm="Literals" value="true">
<tss>
<templatebase id="9c4b9327ad3220f2da72620c85b94779_cb64119211184d7bf0be7312d49d306a"/>
<template_arguments>
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>
<n45 lb="629" cb="21">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
<n10 lb="629" cb="24">
<typeptr id="9c4b9327ad3220f2da72620c85b94779_7f61cd6536e80d67d9a9182e1747a571">
<template_arguments>
<bt name="long long"/>
<integer value="4"/>
<rt>
<cts id="53bf6af53c2533d21a39fbab7aab80ae_00d97eaa19515dc38fda9027b027e0f6">
<template_arguments>
<bt name="long long"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
</n10>
</Var>
</dst>
<fx lb="630" cb="3" le="653" ce="3">
<dst lb="630" cb="8" le="630" ce="38">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="630" cb="21">
<n45 lb="630" cb="21">
<flit/>
</n45>
</n32>
</Var>
<Var nm="n" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="630" cb="28" le="630" ce="37" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e">
<exp pvirg="true"/>
<mex lb="630" cb="28" le="630" ce="32" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e" nm="size" point="1">
<drx lb="630" cb="28" kind="lvalue" nm="MIs"/>
</mex>
</mce>
</Var>
</dst>
<xop lb="630" cb="40" le="630" ce="44" kind="&lt;">
<n32 lb="630" cb="40">
<drx lb="630" cb="40" kind="lvalue" nm="i"/>
</n32>
<n32 lb="630" cb="44">
<drx lb="630" cb="44" kind="lvalue" nm="n"/>
</n32>
</xop>
<uo lb="630" cb="47" le="630" ce="48" kind="++">
<drx lb="630" cb="47" kind="lvalue" nm="i"/>
</uo>
<u lb="630" cb="52" le="653" ce="3">
<dst lb="631" cb="5" le="631" ce="30">
<exp pvirg="true"/>
<Var nm="MI">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="631" cb="24" le="631" ce="29">
<ocx lb="631" cb="24" le="631" ce="29" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf">
<exp pvirg="true"/>
<n32 lb="631" cb="27" le="631" ce="29">
<drx lb="631" cb="27" le="631" ce="29" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf" nm="operator[]"/>
</n32>
<drx lb="631" cb="24" kind="lvalue" nm="MIs"/>
<n32 lb="631" cb="28">
<drx lb="631" cb="28" kind="lvalue" nm="i"/>
</n32>
</ocx>
</n32>
</Var>
</dst>
<if lb="632" cb="5" le="633" ce="7">
<uo lb="632" cb="9" le="632" ce="36" kind="!">
<mce lb="632" cb="10" le="632" ce="36" nbparm="1" id="a1896e068a4912cd198f7c543a4b9cc3_90785843ab5d974a812d75ddb5d31c0d">
<exp pvirg="true"/>
<mex lb="632" cb="10" id="a1896e068a4912cd198f7c543a4b9cc3_90785843ab5d974a812d75ddb5d31c0d" nm="isALUInstr" arrow="1">
<n19 lb="632" cb="10"/>
</mex>
<n32 lb="632" cb="21" le="632" ce="35">
<mce lb="632" cb="21" le="632" ce="35" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="632" cb="21" le="632" ce="25" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="632" cb="21">
<n32 lb="632" cb="21">
<drx lb="632" cb="21" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</n32>
</mce>
</uo>
<cns lb="633" cb="7"/>
</if>
<dst lb="635" cb="5" le="636" ce="20">
<exp pvirg="true"/>
<Var nm="Srcs">
<lrf>
<QualType const="true">
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</pt>
<Tdef>
<bt name="long long"/>
</Tdef>
</template_arguments>
</tss>
</ety>
</template_arguments>
</tss>
</QualType>
</lrf>
<n37 lb="636" cb="9" le="636" ce="19">
<mte lb="636" cb="9" le="636" ce="19">
<exp pvirg="true"/>
<n32 lb="636" cb="9" le="636" ce="19">
<n32 lb="636" cb="9" le="636" ce="19">
<n8 lb="636" cb="9" le="636" ce="19" >
<temp/>
<mce lb="636" cb="9" le="636" ce="19" nbparm="1" id="a1896e068a4912cd198f7c543a4b9cc3_6afb851ef48ba81801cfd400c597109f">
<exp pvirg="true"/>
<mex lb="636" cb="9" id="a1896e068a4912cd198f7c543a4b9cc3_6afb851ef48ba81801cfd400c597109f" nm="getSrcs" arrow="1">
<n19 lb="636" cb="9"/>
</mex>
<n32 lb="636" cb="17">
<drx lb="636" cb="17" kind="lvalue" nm="MI"/>
</n32>
</mce>
</n8>
</n32>
</n32>
</mte>
</n37>
</Var>
</dst>
<fx lb="638" cb="5" le="652" ce="5">
<dst lb="638" cb="10" le="638" ce="41">
<exp pvirg="true"/>
<Var nm="j" value="true">
<bt name="unsigned int"/>
<n32 lb="638" cb="23">
<n45 lb="638" cb="23"/>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="638" cb="30" le="638" ce="40" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4">
<exp pvirg="true"/>
<mex lb="638" cb="30" le="638" ce="35" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4" nm="size" point="1">
<n32 lb="638" cb="30">
<drx lb="638" cb="30" kind="lvalue" nm="Srcs"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="638" cb="43" le="638" ce="47" kind="&lt;">
<n32 lb="638" cb="43">
<drx lb="638" cb="43" kind="lvalue" nm="j"/>
</n32>
<n32 lb="638" cb="47">
<drx lb="638" cb="47" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="638" cb="50" le="638" ce="51" kind="++">
<drx lb="638" cb="50" kind="lvalue" nm="j"/>
</uo>
<u lb="638" cb="55" le="652" ce="5">
<dst lb="639" cb="7" le="639" ce="58">
<exp pvirg="true"/>
<Var nm="Src" value="true">
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</pt>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
<n10 lb="639" cb="45" le="639" ce="57">
<typeptr id="a32934a7929d7a50ec111aa40bc74d41_8478c0ef279fd4e0efe57dc146ac8a62">
<template_arguments>
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</pt>
<bt name="unsigned int"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="639" cb="51" le="639" ce="57">
<exp pvirg="true"/>
<n32 lb="639" cb="51" le="639" ce="57">
<n10 lb="639" cb="51" le="639" ce="57">
<typeptr id="a32934a7929d7a50ec111aa40bc74d41_da0e56d0482678a20afc49907509fd9f">
<template_arguments>
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</pt>
<bt name="unsigned int"/>
</template_arguments>
</typeptr>
<temp/>
<ocx lb="639" cb="51" le="639" ce="57" nbparm="2" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418">
<exp pvirg="true"/>
<n32 lb="639" cb="55" le="639" ce="57">
<drx lb="639" cb="55" le="639" ce="57" kind="lvalue" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418" nm="operator[]"/>
</n32>
<n32 lb="639" cb="51">
<drx lb="639" cb="51" kind="lvalue" nm="Srcs"/>
</n32>
<n32 lb="639" cb="56">
<drx lb="639" cb="56" kind="lvalue" nm="j"/>
</n32>
</ocx>
</n10>
</n32>
</mte>
</n10>
</Var>
</dst>
<if lb="642" cb="7" le="643" ce="16">
<xop lb="642" cb="11" le="642" ce="29" kind="&gt;">
<mce lb="642" cb="11" le="642" ce="25" nbparm="0" id="9c4b9327ad3220f2da72620c85b94779_e189723bf8c1573bff5285afd05237bc">
<exp pvirg="true"/>
<mex lb="642" cb="11" le="642" ce="20" id="9c4b9327ad3220f2da72620c85b94779_e189723bf8c1573bff5285afd05237bc" nm="size" point="1">
<n32 lb="642" cb="11">
<drx lb="642" cb="11" kind="lvalue" nm="Literals"/>
</n32>
</mex>
</mce>
<n32 lb="642" cb="29">
<n45 lb="642" cb="29"/>
</n32>
</xop>
<rx lb="643" cb="9" le="643" ce="16" pvirg="true">
<n9 lb="643" cb="16"/>
</rx>
</if>
</u>
</fx>
</u>
</fx>
<rx lb="654" cb="3" le="654" ce="41" pvirg="true">
<mce lb="654" cb="10" le="654" ce="41" nbparm="1" id="a1896e068a4912cd198f7c543a4b9cc3_c11d464013ceed3bccc4621796ab38ec">
<exp pvirg="true"/>
<mex lb="654" cb="10" id="a1896e068a4912cd198f7c543a4b9cc3_c11d464013ceed3bccc4621796ab38ec" nm="fitsConstReadLimitations" arrow="1">
<n19 lb="654" cb="10"/>
</mex>
<n32 lb="654" cb="35">
<drx lb="654" cb="35" kind="lvalue" nm="Consts"/>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="CreateTargetScheduleState" id="d25a9f0605cb3632e0a3888b5d5cd2fd_dee466c0c857263d4bf5357240e98231" file="1" linestart="657" lineend="661" previous="a1896e068a4912cd198f7c543a4b9cc3_dee466c0c857263d4bf5357240e98231" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::DFAPacketizer *">
<pt>
<rt>
<cr id="6ecae7625e66dd1485e4236d350ee2d0_3714c2999add3c46d520a35d971431cf"/>
</rt>
</pt>
</fpt>
<p name="TM" proto="const llvm::TargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="const llvm::ScheduleDAG *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_1215249e58aa3854b8fc2a84f3ebe445"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="658" cb="35" le="661" ce="1">
<dst lb="659" cb="3" le="659" ce="61">
<exp pvirg="true"/>
<Var nm="II">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<mce lb="659" cb="34" le="659" ce="60" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_e90e8fbd1f204cc9cfe09176704395e5">
<exp pvirg="true"/>
<mex lb="659" cb="34" le="659" ce="38" id="d4e05c6b0f4f04a6e13045c31301b1c4_e90e8fbd1f204cc9cfe09176704395e5" nm="getInstrItineraryData" arrow="1">
<n32 lb="659" cb="34">
<drx lb="659" cb="34" kind="lvalue" nm="TM"/>
</n32>
</mex>
</mce>
</Var>
</dst>
</u>

</Stmt>
</m>
<f name="isPredicateSetter" id="d25a9f0605cb3632e0a3888b5d5cd2fd_ae5bc854bb5327709ed9a85a8b60b04f" file="1" linestart="663" lineend="671" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="664" cb="36" le="671" ce="1">
<sy lb="665" cb="3" le="670" ce="3">
<n32 lb="665" cb="11">
<drx lb="665" cb="11" kind="lvalue" nm="Opcode"/>
</n32>
<u lb="665" cb="19" le="670" ce="3">
<rx lb="667" cb="5" le="667" ce="12" pvirg="true">
<n9 lb="667" cb="12"/>
</rx>
<dx lb="668" cb="3" le="669" ce="12">
<rx lb="669" cb="5" le="669" ce="12" pvirg="true">
<n9 lb="669" cb="12"/>
</rx>
</dx>
</u>
</sy>
</u>

</Stmt>
</f>
<f name="findFirstPredicateSetterFrom" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d7c8b119852c24bc0a845c82a6e0b766" file="1" linestart="673" lineend="684" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="675" cb="61" le="684" ce="1">
<wy lb="676" cb="3" le="681" ce="3">
<ocx lb="676" cb="10" le="676" ce="25" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3">
<exp pvirg="true"/>
<n32 lb="676" cb="12">
<drx lb="676" cb="12" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3" nm="operator!="/>
</n32>
<n32 lb="676" cb="10">
<drx lb="676" cb="10" kind="lvalue" nm="I"/>
</n32>
<mte lb="676" cb="15" le="676" ce="25">
<exp pvirg="true"/>
<n32 lb="676" cb="15" le="676" ce="25">
<mce lb="676" cb="15" le="676" ce="25" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806">
<exp pvirg="true"/>
<mex lb="676" cb="15" le="676" ce="19" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806" nm="begin" point="1">
<drx lb="676" cb="15" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<u lb="676" cb="28" le="681" ce="3">
<ocx lb="677" cb="5" le="677" ce="7" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9">
<exp pvirg="true"/>
<n32 lb="677" cb="5">
<drx lb="677" cb="5" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9" nm="operator--"/>
</n32>
<drx lb="677" cb="7" kind="lvalue" nm="I"/>
</ocx>
<dst lb="678" cb="5" le="678" ce="25">
<exp pvirg="true"/>
<Var nm="MI">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="678" cb="24">
<mce lb="678" cb="24" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="678" cb="24" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="678" cb="24">
<drx lb="678" cb="24" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<if lb="679" cb="5" le="680" ce="14">
<ce lb="679" cb="9" le="679" ce="42" nbparm="1" id="d25a9f0605cb3632e0a3888b5d5cd2fd_ae5bc854bb5327709ed9a85a8b60b04f">
<exp pvirg="true"/>
<n32 lb="679" cb="9">
<drx lb="679" cb="9" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_ae5bc854bb5327709ed9a85a8b60b04f" nm="isPredicateSetter"/>
</n32>
<n32 lb="679" cb="27" le="679" ce="41">
<mce lb="679" cb="27" le="679" ce="41" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="679" cb="27" le="679" ce="31" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="679" cb="27">
<n32 lb="679" cb="27">
<drx lb="679" cb="27" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</n32>
</ce>
<rx lb="680" cb="7" le="680" ce="14" pvirg="true">
<n32 lb="680" cb="14">
<drx lb="680" cb="14" kind="lvalue" nm="MI"/>
</n32>
</rx>
</if>
</u>
</wy>
<rx lb="683" cb="3" le="683" ce="10" pvirg="true">
<n32 lb="683" cb="10">
<n16 lb="683" cb="10">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>

</Stmt>
</f>
<f name="isJump" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d16bed2efe050fb2e0fc75c3a87b926d" file="1" linestart="686" lineend="689" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="687" cb="30" le="689" ce="1"/>

</Stmt>
</f>
<f name="isBranch" id="d25a9f0605cb3632e0a3888b5d5cd2fd_6fdbf274cdaa8b204b33de9de9c91f28" file="1" linestart="691" lineend="694" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="691" cb="39" le="694" ce="1"/>

</Stmt>
</f>
<m name="AnalyzeBranch" id="d25a9f0605cb3632e0a3888b5d5cd2fd_5585d612b820e08791af221a7b941d83" file="1" linestart="696" lineend="772" previous="a1896e068a4912cd198f7c543a4b9cc3_5585d612b820e08791af221a7b941d83" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AllowModify" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="701" cb="54" le="772" ce="1">
<dst lb="705" cb="3" le="705" ce="44">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="705" cb="35" le="705" ce="43">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="705" cb="35" le="705" ce="43">
<exp pvirg="true"/>
<mce lb="705" cb="35" le="705" ce="43" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="705" cb="35" le="705" ce="39" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="705" cb="35" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<if lb="706" cb="3" le="707" ce="12">
<ocx lb="706" cb="7" le="706" ce="22" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e">
<exp pvirg="true"/>
<n32 lb="706" cb="9">
<drx lb="706" cb="9" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e" nm="operator=="/>
</n32>
<n32 lb="706" cb="7">
<drx lb="706" cb="7" kind="lvalue" nm="I"/>
</n32>
<mte lb="706" cb="12" le="706" ce="22">
<exp pvirg="true"/>
<n32 lb="706" cb="12" le="706" ce="22">
<mce lb="706" cb="12" le="706" ce="22" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806">
<exp pvirg="true"/>
<mex lb="706" cb="12" le="706" ce="16" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806" nm="begin" point="1">
<drx lb="706" cb="12" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<rx lb="707" cb="5" le="707" ce="12" pvirg="true">
<n9 lb="707" cb="12"/>
</rx>
</if>
<ocx lb="708" cb="3" le="708" ce="5" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9">
<exp pvirg="true"/>
<n32 lb="708" cb="3">
<drx lb="708" cb="3" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9" nm="operator--"/>
</n32>
<drx lb="708" cb="5" kind="lvalue" nm="I"/>
</ocx>
<wy lb="709" cb="3" le="713" ce="3">
<mce lb="709" cb="10" le="709" ce="26" nbparm="0" id="d038367435b7928d04997491e912d58d_fddca743aa103bca4b1ea77dd154fe69">
<exp pvirg="true"/>
<mex lb="709" cb="10" le="709" ce="13" id="d038367435b7928d04997491e912d58d_fddca743aa103bca4b1ea77dd154fe69" nm="isDebugValue" arrow="1">
<n32 lb="709" cb="10">
<ocx lb="709" cb="10" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="709" cb="11">
<drx lb="709" cb="11" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="709" cb="10">
<drx lb="709" cb="10" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
<u lb="709" cb="29" le="713" ce="3">
<if lb="710" cb="5" le="711" ce="14">
<ocx lb="710" cb="9" le="710" ce="24" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e">
<exp pvirg="true"/>
<n32 lb="710" cb="11">
<drx lb="710" cb="11" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e" nm="operator=="/>
</n32>
<n32 lb="710" cb="9">
<drx lb="710" cb="9" kind="lvalue" nm="I"/>
</n32>
<mte lb="710" cb="14" le="710" ce="24">
<exp pvirg="true"/>
<n32 lb="710" cb="14" le="710" ce="24">
<mce lb="710" cb="14" le="710" ce="24" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806">
<exp pvirg="true"/>
<mex lb="710" cb="14" le="710" ce="18" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806" nm="begin" point="1">
<drx lb="710" cb="14" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<rx lb="711" cb="7" le="711" ce="14" pvirg="true">
<n9 lb="711" cb="14"/>
</rx>
</if>
<ocx lb="712" cb="5" le="712" ce="7" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9">
<exp pvirg="true"/>
<n32 lb="712" cb="5">
<drx lb="712" cb="5" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9" nm="operator--"/>
</n32>
<drx lb="712" cb="7" kind="lvalue" nm="I"/>
</ocx>
</u>
</wy>
<if lb="716" cb="3" le="717" ce="12">
<ce lb="716" cb="7" le="716" ce="30" nbparm="1" id="d25a9f0605cb3632e0a3888b5d5cd2fd_6fdbf274cdaa8b204b33de9de9c91f28">
<exp pvirg="true"/>
<n32 lb="716" cb="7">
<drx lb="716" cb="7" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_6fdbf274cdaa8b204b33de9de9c91f28" nm="isBranch"/>
</n32>
<n32 lb="716" cb="16" le="716" ce="29">
<mce lb="716" cb="16" le="716" ce="29" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="716" cb="16" le="716" ce="19" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="716" cb="16">
<ocx lb="716" cb="16" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="716" cb="17">
<drx lb="716" cb="17" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="716" cb="16">
<drx lb="716" cb="16" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</n32>
</ce>
<rx lb="717" cb="5" le="717" ce="12" pvirg="true">
<n9 lb="717" cb="12"/>
</rx>
</if>
<if lb="718" cb="3" le="720" ce="3">
<uo lb="718" cb="7" le="718" ce="58" kind="!">
<ce lb="718" cb="8" le="718" ce="58" nbparm="1" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d16bed2efe050fb2e0fc75c3a87b926d">
<exp pvirg="true"/>
<n32 lb="718" cb="8">
<drx lb="718" cb="8" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d16bed2efe050fb2e0fc75c3a87b926d" nm="isJump"/>
</n32>
<n32 lb="718" cb="15" le="718" ce="57">
<mce lb="718" cb="15" le="718" ce="57" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="718" cb="15" le="718" ce="47" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="718" cb="15" le="718" ce="44">
<scast lb="718" cb="15" le="718" ce="44">
<cast cast="NoOp">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</cast>
<n32 lb="718" cb="43">
<mce lb="718" cb="43" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="718" cb="43" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="718" cb="43">
<drx lb="718" cb="43" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</n32>
</scast>
</n32>
</mex>
</mce>
</n32>
</ce>
</uo>
<u lb="718" cb="61" le="720" ce="3">
<rx lb="719" cb="5" le="719" ce="12" pvirg="true">
<n9 lb="719" cb="12"/>
</rx>
</u>
</if>
<dst lb="729" cb="3" le="729" ce="29">
<exp pvirg="true"/>
<Var nm="LastInst">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="729" cb="28">
<mce lb="729" cb="28" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="729" cb="28" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="729" cb="28">
<drx lb="729" cb="28" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="732" cb="3" le="732" ce="43">
<exp pvirg="true"/>
<Var nm="LastOpc" value="true">
<bt name="unsigned int"/>
<n32 lb="732" cb="22" le="732" ce="42">
<mce lb="732" cb="22" le="732" ce="42" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="732" cb="22" le="732" ce="32" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="732" cb="22">
<n32 lb="732" cb="22">
<drx lb="732" cb="22" kind="lvalue" nm="LastInst"/>
</n32>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<if lb="733" cb="3" le="750" ce="3">
<xop lb="733" cb="7" le="734" ce="64" kind="||">
<ocx lb="733" cb="7" le="733" ce="22" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e">
<exp pvirg="true"/>
<n32 lb="733" cb="9">
<drx lb="733" cb="9" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e" nm="operator=="/>
</n32>
<n32 lb="733" cb="7">
<drx lb="733" cb="7" kind="lvalue" nm="I"/>
</n32>
<mte lb="733" cb="12" le="733" ce="22">
<exp pvirg="true"/>
<n32 lb="733" cb="12" le="733" ce="22">
<mce lb="733" cb="12" le="733" ce="22" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806">
<exp pvirg="true"/>
<mex lb="733" cb="12" le="733" ce="16" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806" nm="begin" point="1">
<drx lb="733" cb="12" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<uo lb="734" cb="11" le="734" ce="64" kind="!">
<ce lb="734" cb="12" le="734" ce="64" nbparm="1" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d16bed2efe050fb2e0fc75c3a87b926d">
<exp pvirg="true"/>
<n32 lb="734" cb="12">
<drx lb="734" cb="12" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d16bed2efe050fb2e0fc75c3a87b926d" nm="isJump"/>
</n32>
<n32 lb="734" cb="19" le="734" ce="63">
<mce lb="734" cb="19" le="734" ce="63" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="734" cb="19" le="734" ce="53" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="734" cb="19" le="734" ce="50">
<scast lb="734" cb="19" le="734" ce="50">
<cast cast="NoOp">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</cast>
<n32 lb="734" cb="47" le="734" ce="49">
<mce lb="734" cb="47" le="734" ce="49" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="734" cb="47" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="734" cb="47" le="734" ce="49">
<ocx lb="734" cb="47" le="734" ce="49" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9">
<exp pvirg="true"/>
<n32 lb="734" cb="47">
<drx lb="734" cb="47" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9" nm="operator--"/>
</n32>
<drx lb="734" cb="49" kind="lvalue" nm="I"/>
</ocx>
</n32>
</mex>
</mce>
</n32>
</scast>
</n32>
</mex>
</mce>
</n32>
</ce>
</uo>
</xop>
<u lb="734" cb="67" le="750" ce="3">
<rx lb="749" cb="5" le="749" ce="12" pvirg="true">
<n9 lb="749" cb="12"/>
</rx>
</u>
</if>
<dst lb="753" cb="3" le="753" ce="35">
<exp pvirg="true"/>
<Var nm="SecondLastInst">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="753" cb="34">
<mce lb="753" cb="34" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="753" cb="34" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="753" cb="34">
<drx lb="753" cb="34" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="754" cb="3" le="754" ce="55">
<exp pvirg="true"/>
<Var nm="SecondLastOpc" value="true">
<bt name="unsigned int"/>
<n32 lb="754" cb="28" le="754" ce="54">
<mce lb="754" cb="28" le="754" ce="54" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="754" cb="28" le="754" ce="44" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="754" cb="28">
<n32 lb="754" cb="28">
<drx lb="754" cb="28" kind="lvalue" nm="SecondLastInst"/>
</n32>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<rx lb="771" cb="3" le="771" ce="10" pvirg="true">
<n9 lb="771" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<f name="FindLastAluClause" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d706918550446527efb876689222e94f" file="1" linestart="774" lineend="783" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="MachineBasicBlock::iterator">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="775" cb="71" le="783" ce="1">
<fx lb="776" cb="3" le="781" ce="3">
<dst lb="776" cb="8" le="776" ce="77">
<exp pvirg="true"/>
<Var nm="It" value="true">
<ety>
<Tdef>
<ety>
<tss>
<templatebase id="41b1f1ab5ff3e4379a0c88a111c98396_e7c12c4c55aa410403377716c39045f9"/>
<template_arguments>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</template_arguments>
</tss>
</ety>
</Tdef>
</ety>
<n10 lb="776" cb="49" le="776" ce="60">
<typeptr id="41b1f1ab5ff3e4379a0c88a111c98396_ee99e09da3fe0b8bc5b62e2b14c47938">
<template_arguments>
<rt>
<cts id="dc2fe1ce3eab105adc926f5848f1baa6_9eeba9cee6f3528b5e111172beb1229c">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="776" cb="49" le="776" ce="60">
<exp pvirg="true"/>
<mce lb="776" cb="49" le="776" ce="60" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_32a7faacd7025a84515cc259dedcba26">
<exp pvirg="true"/>
<mex lb="776" cb="49" le="776" ce="53" id="dc2fe1ce3eab105adc926f5848f1baa6_32a7faacd7025a84515cc259dedcba26" nm="rbegin" point="1">
<drx lb="776" cb="49" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mte>
</n10>
</Var>
<Var nm="E" value="true" virg="true">
<ety>
<Tdef>
<ety>
<tss>
<templatebase id="41b1f1ab5ff3e4379a0c88a111c98396_e7c12c4c55aa410403377716c39045f9"/>
<template_arguments>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</template_arguments>
</tss>
</ety>
</Tdef>
</ety>
<n10 lb="776" cb="67" le="776" ce="76">
<typeptr id="41b1f1ab5ff3e4379a0c88a111c98396_ee99e09da3fe0b8bc5b62e2b14c47938">
<template_arguments>
<rt>
<cts id="dc2fe1ce3eab105adc926f5848f1baa6_9eeba9cee6f3528b5e111172beb1229c">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="776" cb="67" le="776" ce="76">
<exp pvirg="true"/>
<mce lb="776" cb="67" le="776" ce="76" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_803da610155d639b85a2eca69ae6d893">
<exp pvirg="true"/>
<mex lb="776" cb="67" le="776" ce="71" id="dc2fe1ce3eab105adc926f5848f1baa6_803da610155d639b85a2eca69ae6d893" nm="rend" point="1">
<drx lb="776" cb="67" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<ocx lb="777" cb="7" le="777" ce="13" nbparm="2" id="41b1f1ab5ff3e4379a0c88a111c98396_4f1fb02381aec3fbdff32b022db94b23">
<exp pvirg="true"/>
<n32 lb="777" cb="10">
<drx lb="777" cb="10" kind="lvalue" id="41b1f1ab5ff3e4379a0c88a111c98396_4f1fb02381aec3fbdff32b022db94b23" nm="operator!=">
<template_arguments>
<rt>
<cts id="dc2fe1ce3eab105adc926f5848f1baa6_9eeba9cee6f3528b5e111172beb1229c">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="dc2fe1ce3eab105adc926f5848f1baa6_9eeba9cee6f3528b5e111172beb1229c">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</drx>
</n32>
<n32 lb="777" cb="7">
<drx lb="777" cb="7" kind="lvalue" nm="It"/>
</n32>
<n32 lb="777" cb="13">
<drx lb="777" cb="13" kind="lvalue" nm="E"/>
</n32>
</ocx>
<ocx lb="777" cb="16" le="777" ce="18" nbparm="1" id="41b1f1ab5ff3e4379a0c88a111c98396_a43a76c60f004f67e54e2601ecc4caee">
<exp pvirg="true"/>
<n32 lb="777" cb="16">
<drx lb="777" cb="16" kind="lvalue" id="41b1f1ab5ff3e4379a0c88a111c98396_a43a76c60f004f67e54e2601ecc4caee" nm="operator++"/>
</n32>
<drx lb="777" cb="18" kind="lvalue" nm="It"/>
</ocx>
<u lb="777" cb="22" le="781" ce="3"/>
</fx>
<rx lb="782" cb="3" le="782" ce="18" pvirg="true">
<n10 lb="782" cb="10" le="782" ce="18">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="782" cb="10" le="782" ce="18">
<exp pvirg="true"/>
<mce lb="782" cb="10" le="782" ce="18" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="782" cb="10" le="782" ce="14" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="782" cb="10" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mte>
</n10>
</rx>
</u>

</Stmt>
</f>
<m name="InsertBranch" id="d25a9f0605cb3632e0a3888b5d5cd2fd_cf9d1310b5e3395b095c672da926be27" file="1" linestart="785" lineend="829" previous="a1896e068a4912cd198f7c543a4b9cc3_cf9d1310b5e3395b095c672da926be27" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="790" cb="48" le="829" ce="1">
<ocast lb="791" cb="3" le="791" ce="3">
<bt name="void"/>
<n46 lb="791" cb="3" le="791" ce="3">
<exp pvirg="true"/>
<xop lb="791" cb="3" le="791" ce="3" kind="||">
<n46 lb="791" cb="3" le="791" ce="3">
<exp pvirg="true"/>
<uo lb="791" cb="3" le="791" ce="3" kind="!">
<uo lb="791" cb="3" le="791" ce="3" kind="!">
<n46 lb="791" cb="3" le="791" ce="3">
<exp pvirg="true"/>
<xop lb="791" cb="3" le="791" ce="3" kind="&amp;&amp;">
<n32 lb="791" cb="3">
<n32 lb="791" cb="3">
<drx lb="791" cb="3" kind="lvalue" nm="TBB"/>
</n32>
</n32>
<n32 lb="791" cb="3">
<n32 lb="791" cb="3">
<n52 lb="791" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="791" cb="3" le="791" ce="3">
<n46 lb="791" cb="3" le="791" ce="3">
<exp pvirg="true"/>
<xop lb="791" cb="3" le="791" ce="3" kind=",">
<ce lb="791" cb="3" le="791" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="791" cb="3">
<drx lb="791" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="791" cb="3">
<n52 lb="791" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="791" cb="3">
<n52 lb="791" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="791" cb="3">
<n45 lb="791" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="791" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<if lb="793" cb="3" le="828" ce="3" else="true" elselb="813" elsecb="10">
<uo lb="793" cb="7" le="793" ce="8" kind="!">
<n32 lb="793" cb="8">
<n32 lb="793" cb="8">
<drx lb="793" cb="8" kind="lvalue" nm="FBB"/>
</n32>
</n32>
</uo>
<u lb="793" cb="13" le="813" ce="3">
<if lb="794" cb="5" le="812" ce="5" else="true" elselb="797" elsecb="12">
<mce lb="794" cb="9" le="794" ce="20" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_a4fe836a8e19a31410101bee831e90c8">
<exp pvirg="true"/>
<mex lb="794" cb="9" le="794" ce="14" id="cc7c47255f6621964b49dbeb63bbaba4_a4fe836a8e19a31410101bee831e90c8" nm="empty" point="1">
<n32 lb="794" cb="9">
<drx lb="794" cb="9" kind="lvalue" nm="Cond"/>
</n32>
</mex>
</mce>
<u lb="794" cb="23" le="797" ce="5">
<rx lb="796" cb="7" le="796" ce="14" pvirg="true">
<n32 lb="796" cb="14">
<n45 lb="796" cb="14">
<flit/>
</n45>
</n32>
</rx>
</u>
<u lb="797" cb="12" le="812" ce="5">
<dst lb="798" cb="7" le="798" ce="75">
<exp pvirg="true"/>
<Var nm="PredSet">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<ce lb="798" cb="31" le="798" ce="74" nbparm="2" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d7c8b119852c24bc0a845c82a6e0b766">
<exp pvirg="true"/>
<n32 lb="798" cb="31">
<drx lb="798" cb="31" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d7c8b119852c24bc0a845c82a6e0b766" nm="findFirstPredicateSetterFrom"/>
</n32>
<drx lb="798" cb="60" kind="lvalue" nm="MBB"/>
<n10 lb="798" cb="65" le="798" ce="73">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="798" cb="65" le="798" ce="73">
<exp pvirg="true"/>
<mce lb="798" cb="65" le="798" ce="73" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="798" cb="65" le="798" ce="69" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="798" cb="65" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mte>
</n10>
</ce>
</Var>
</dst>
<ocast lb="799" cb="7" le="799" ce="7">
<bt name="void"/>
<n46 lb="799" cb="7" le="799" ce="7">
<exp pvirg="true"/>
<xop lb="799" cb="7" le="799" ce="7" kind="||">
<n46 lb="799" cb="7" le="799" ce="7">
<exp pvirg="true"/>
<uo lb="799" cb="7" le="799" ce="7" kind="!">
<uo lb="799" cb="7" le="799" ce="7" kind="!">
<n46 lb="799" cb="7" le="799" ce="7">
<exp pvirg="true"/>
<xop lb="799" cb="7" le="799" ce="7" kind="&amp;&amp;">
<n32 lb="799" cb="7">
<n32 lb="799" cb="7">
<drx lb="799" cb="7" kind="lvalue" nm="PredSet"/>
</n32>
</n32>
<n32 lb="799" cb="7">
<n32 lb="799" cb="7">
<n52 lb="799" cb="7">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="799" cb="7" le="799" ce="7">
<n46 lb="799" cb="7" le="799" ce="7">
<exp pvirg="true"/>
<xop lb="799" cb="7" le="799" ce="7" kind=",">
<ce lb="799" cb="7" le="799" ce="7" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="799" cb="7">
<drx lb="799" cb="7" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="799" cb="7">
<n52 lb="799" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="799" cb="7">
<n52 lb="799" cb="7"/>
</n32>
<n32 lb="799" cb="7">
<n45 lb="799" cb="7">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="799" cb="7"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<mce lb="800" cb="7" le="800" ce="39" nbparm="3" id="a1896e068a4912cd198f7c543a4b9cc3_92e0045ef1427e783d7c539bdaa84cfc">
<exp pvirg="true"/>
<mex lb="800" cb="7" id="a1896e068a4912cd198f7c543a4b9cc3_92e0045ef1427e783d7c539bdaa84cfc" nm="addFlag" arrow="1">
<n19 lb="800" cb="7"/>
</mex>
<n32 lb="800" cb="15">
<drx lb="800" cb="15" kind="lvalue" nm="PredSet"/>
</n32>
<n32 lb="800" cb="24">
<n45 lb="800" cb="24"/>
</n32>
<n32 lb="800" cb="27" le="800" ce="27">
<n46 lb="800" cb="27" le="800" ce="27">
<exp pvirg="true"/>
<xop lb="800" cb="27" le="800" ce="27" kind="&lt;&lt;">
<n45 lb="800" cb="27"/>
<n45 lb="800" cb="27">
<flit/>
</n45>
</xop>
</n46>
</n32>
</mce>
<mce lb="801" cb="7" le="801" ce="53" nbparm="1" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846">
<exp pvirg="true"/>
<mex lb="801" cb="7" le="801" ce="30" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846" nm="setImm" point="1">
<mce lb="801" cb="7" le="801" ce="28" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="801" cb="7" le="801" ce="16" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="801" cb="7">
<drx lb="801" cb="7" kind="lvalue" nm="PredSet"/>
</n32>
</mex>
<n32 lb="801" cb="27">
<n45 lb="801" cb="27">
<flit/>
</n45>
</n32>
</mce>
</mex>
<mce lb="801" cb="37" le="801" ce="52" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="801" cb="37" le="801" ce="45" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<ocx lb="801" cb="37" le="801" ce="43" nbparm="2" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418">
<exp pvirg="true"/>
<n32 lb="801" cb="41" le="801" ce="43">
<drx lb="801" cb="41" le="801" ce="43" kind="lvalue" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418" nm="operator[]"/>
</n32>
<n32 lb="801" cb="37">
<drx lb="801" cb="37" kind="lvalue" nm="Cond"/>
</n32>
<n32 lb="801" cb="42">
<n45 lb="801" cb="42"/>
</n32>
</ocx>
</mex>
</mce>
</mce>
<dst lb="806" cb="7" le="806" ce="65">
<exp pvirg="true"/>
<Var nm="CfAlu" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="806" cb="43" le="806" ce="64">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="806" cb="43" le="806" ce="64">
<exp pvirg="true"/>
<ce lb="806" cb="43" le="806" ce="64" nbparm="1" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d706918550446527efb876689222e94f">
<exp pvirg="true"/>
<n32 lb="806" cb="43">
<drx lb="806" cb="43" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d706918550446527efb876689222e94f" nm="FindLastAluClause"/>
</n32>
<drx lb="806" cb="61" kind="lvalue" nm="MBB"/>
</ce>
</mte>
</n10>
</Var>
</dst>
<if lb="807" cb="7" le="808" ce="16">
<ocx lb="807" cb="11" le="807" ce="28" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e">
<exp pvirg="true"/>
<n32 lb="807" cb="17">
<drx lb="807" cb="17" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e" nm="operator=="/>
</n32>
<n32 lb="807" cb="11">
<drx lb="807" cb="11" kind="lvalue" nm="CfAlu"/>
</n32>
<mte lb="807" cb="20" le="807" ce="28">
<exp pvirg="true"/>
<n32 lb="807" cb="20" le="807" ce="28">
<mce lb="807" cb="20" le="807" ce="28" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="807" cb="20" le="807" ce="24" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="807" cb="20" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<rx lb="808" cb="9" le="808" ce="16" pvirg="true">
<n32 lb="808" cb="16">
<n45 lb="808" cb="16"/>
</n32>
</rx>
</if>
<rx lb="811" cb="7" le="811" ce="14" pvirg="true">
<n32 lb="811" cb="14">
<n45 lb="811" cb="14"/>
</n32>
</rx>
</u>
</if>
</u>
<u lb="813" cb="10" le="828" ce="3">
<dst lb="814" cb="5" le="814" ce="73">
<exp pvirg="true"/>
<Var nm="PredSet">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<ce lb="814" cb="29" le="814" ce="72" nbparm="2" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d7c8b119852c24bc0a845c82a6e0b766">
<exp pvirg="true"/>
<n32 lb="814" cb="29">
<drx lb="814" cb="29" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d7c8b119852c24bc0a845c82a6e0b766" nm="findFirstPredicateSetterFrom"/>
</n32>
<drx lb="814" cb="58" kind="lvalue" nm="MBB"/>
<n10 lb="814" cb="63" le="814" ce="71">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="814" cb="63" le="814" ce="71">
<exp pvirg="true"/>
<mce lb="814" cb="63" le="814" ce="71" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="814" cb="63" le="814" ce="67" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="814" cb="63" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mte>
</n10>
</ce>
</Var>
</dst>
<ocast lb="815" cb="5" le="815" ce="5">
<bt name="void"/>
<n46 lb="815" cb="5" le="815" ce="5">
<exp pvirg="true"/>
<xop lb="815" cb="5" le="815" ce="5" kind="||">
<n46 lb="815" cb="5" le="815" ce="5">
<exp pvirg="true"/>
<uo lb="815" cb="5" le="815" ce="5" kind="!">
<uo lb="815" cb="5" le="815" ce="5" kind="!">
<n46 lb="815" cb="5" le="815" ce="5">
<exp pvirg="true"/>
<xop lb="815" cb="5" le="815" ce="5" kind="&amp;&amp;">
<n32 lb="815" cb="5">
<n32 lb="815" cb="5">
<drx lb="815" cb="5" kind="lvalue" nm="PredSet"/>
</n32>
</n32>
<n32 lb="815" cb="5">
<n32 lb="815" cb="5">
<n52 lb="815" cb="5"/>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="815" cb="5" le="815" ce="5">
<n46 lb="815" cb="5" le="815" ce="5">
<exp pvirg="true"/>
<xop lb="815" cb="5" le="815" ce="5" kind=",">
<ce lb="815" cb="5" le="815" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="815" cb="5">
<drx lb="815" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="815" cb="5">
<n52 lb="815" cb="5"/>
</n32>
<n32 lb="815" cb="5">
<n52 lb="815" cb="5"/>
</n32>
<n32 lb="815" cb="5">
<n45 lb="815" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="815" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<mce lb="816" cb="5" le="816" ce="37" nbparm="3" id="a1896e068a4912cd198f7c543a4b9cc3_92e0045ef1427e783d7c539bdaa84cfc">
<exp pvirg="true"/>
<mex lb="816" cb="5" id="a1896e068a4912cd198f7c543a4b9cc3_92e0045ef1427e783d7c539bdaa84cfc" nm="addFlag" arrow="1">
<n19 lb="816" cb="5"/>
</mex>
<n32 lb="816" cb="13">
<drx lb="816" cb="13" kind="lvalue" nm="PredSet"/>
</n32>
<n32 lb="816" cb="22">
<n45 lb="816" cb="22"/>
</n32>
<n32 lb="816" cb="25" le="816" ce="25">
<n46 lb="816" cb="25" le="816" ce="25">
<exp pvirg="true"/>
<xop lb="816" cb="25" le="816" ce="25" kind="&lt;&lt;">
<n45 lb="816" cb="25"/>
<n45 lb="816" cb="25"/>
</xop>
</n46>
</n32>
</mce>
<mce lb="817" cb="5" le="817" ce="51" nbparm="1" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846">
<exp pvirg="true"/>
<mex lb="817" cb="5" le="817" ce="28" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846" nm="setImm" point="1">
<mce lb="817" cb="5" le="817" ce="26" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="817" cb="5" le="817" ce="14" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="817" cb="5">
<drx lb="817" cb="5" kind="lvalue" nm="PredSet"/>
</n32>
</mex>
<n32 lb="817" cb="25">
<n45 lb="817" cb="25"/>
</n32>
</mce>
</mex>
<mce lb="817" cb="35" le="817" ce="50" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="817" cb="35" le="817" ce="43" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<ocx lb="817" cb="35" le="817" ce="41" nbparm="2" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418">
<exp pvirg="true"/>
<n32 lb="817" cb="39" le="817" ce="41">
<drx lb="817" cb="39" le="817" ce="41" kind="lvalue" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418" nm="operator[]"/>
</n32>
<n32 lb="817" cb="35">
<drx lb="817" cb="35" kind="lvalue" nm="Cond"/>
</n32>
<n32 lb="817" cb="40">
<n45 lb="817" cb="40"/>
</n32>
</ocx>
</mex>
</mce>
</mce>
<dst lb="822" cb="5" le="822" ce="63">
<exp pvirg="true"/>
<Var nm="CfAlu" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="822" cb="41" le="822" ce="62">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="822" cb="41" le="822" ce="62">
<exp pvirg="true"/>
<ce lb="822" cb="41" le="822" ce="62" nbparm="1" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d706918550446527efb876689222e94f">
<exp pvirg="true"/>
<n32 lb="822" cb="41">
<drx lb="822" cb="41" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d706918550446527efb876689222e94f" nm="FindLastAluClause"/>
</n32>
<drx lb="822" cb="59" kind="lvalue" nm="MBB"/>
</ce>
</mte>
</n10>
</Var>
</dst>
<if lb="823" cb="5" le="824" ce="14">
<ocx lb="823" cb="9" le="823" ce="26" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e">
<exp pvirg="true"/>
<n32 lb="823" cb="15">
<drx lb="823" cb="15" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e" nm="operator=="/>
</n32>
<n32 lb="823" cb="9">
<drx lb="823" cb="9" kind="lvalue" nm="CfAlu"/>
</n32>
<mte lb="823" cb="18" le="823" ce="26">
<exp pvirg="true"/>
<n32 lb="823" cb="18" le="823" ce="26">
<mce lb="823" cb="18" le="823" ce="26" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="823" cb="18" le="823" ce="22" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="823" cb="18" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<rx lb="824" cb="7" le="824" ce="14" pvirg="true">
<n32 lb="824" cb="14">
<n45 lb="824" cb="14"/>
</n32>
</rx>
</if>
<rx lb="827" cb="5" le="827" ce="12" pvirg="true">
<n32 lb="827" cb="12">
<n45 lb="827" cb="12"/>
</n32>
</rx>
</u>
</if>
</u>

</Stmt>
</m>
<m name="RemoveBranch" id="d25a9f0605cb3632e0a3888b5d5cd2fd_1253be62eb7c38bdd4d772715fbe0c6e" file="1" linestart="831" lineend="887" previous="a1896e068a4912cd198f7c543a4b9cc3_1253be62eb7c38bdd4d772715fbe0c6e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="832" cb="59" le="887" ce="1">
<dst lb="837" cb="3" le="837" ce="44">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="837" cb="35" le="837" ce="43">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="837" cb="35" le="837" ce="43">
<exp pvirg="true"/>
<mce lb="837" cb="35" le="837" ce="43" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="837" cb="35" le="837" ce="39" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="837" cb="35" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<if lb="839" cb="3" le="841" ce="3">
<ocx lb="839" cb="7" le="839" ce="22" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e">
<exp pvirg="true"/>
<n32 lb="839" cb="9">
<drx lb="839" cb="9" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e" nm="operator=="/>
</n32>
<n32 lb="839" cb="7">
<drx lb="839" cb="7" kind="lvalue" nm="I"/>
</n32>
<mte lb="839" cb="12" le="839" ce="22">
<exp pvirg="true"/>
<n32 lb="839" cb="12" le="839" ce="22">
<mce lb="839" cb="12" le="839" ce="22" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806">
<exp pvirg="true"/>
<mex lb="839" cb="12" le="839" ce="16" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806" nm="begin" point="1">
<drx lb="839" cb="12" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<u lb="839" cb="25" le="841" ce="3">
<rx lb="840" cb="5" le="840" ce="12" pvirg="true">
<n32 lb="840" cb="12">
<n45 lb="840" cb="12">
<flit/>
</n45>
</n32>
</rx>
</u>
</if>
<ocx lb="842" cb="3" le="842" ce="5" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9">
<exp pvirg="true"/>
<n32 lb="842" cb="3">
<drx lb="842" cb="3" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9" nm="operator--"/>
</n32>
<drx lb="842" cb="5" kind="lvalue" nm="I"/>
</ocx>
<sy lb="843" cb="3" le="860" ce="3">
<mce lb="843" cb="11" le="843" ce="24" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="843" cb="11" le="843" ce="14" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="843" cb="11">
<ocx lb="843" cb="11" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="843" cb="12">
<drx lb="843" cb="12" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="843" cb="11">
<drx lb="843" cb="11" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
<u lb="843" cb="27" le="860" ce="3">
<dx lb="844" cb="3" le="845" ce="12">
<rx lb="845" cb="5" le="845" ce="12" pvirg="true">
<n32 lb="845" cb="12">
<n45 lb="845" cb="12"/>
</n32>
</rx>
</dx>
<u lb="846" cb="27" le="856" ce="3">
<dst lb="847" cb="5" le="847" ce="65">
<exp pvirg="true"/>
<Var nm="predSet">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<ce lb="847" cb="29" le="847" ce="64" nbparm="2" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d7c8b119852c24bc0a845c82a6e0b766">
<exp pvirg="true"/>
<n32 lb="847" cb="29">
<drx lb="847" cb="29" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d7c8b119852c24bc0a845c82a6e0b766" nm="findFirstPredicateSetterFrom"/>
</n32>
<drx lb="847" cb="58" kind="lvalue" nm="MBB"/>
<n10 lb="847" cb="63">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="847" cb="63">
<drx lb="847" cb="63" kind="lvalue" nm="I"/>
</n32>
</n10>
</ce>
</Var>
</dst>
<mce lb="848" cb="5" le="848" ce="39" nbparm="3" id="a1896e068a4912cd198f7c543a4b9cc3_5f7612b77c0e705253fc259580fa806d">
<exp pvirg="true"/>
<mex lb="848" cb="5" id="a1896e068a4912cd198f7c543a4b9cc3_5f7612b77c0e705253fc259580fa806d" nm="clearFlag" arrow="1">
<n19 lb="848" cb="5"/>
</mex>
<n32 lb="848" cb="15">
<drx lb="848" cb="15" kind="lvalue" nm="predSet"/>
</n32>
<n32 lb="848" cb="24">
<n45 lb="848" cb="24"/>
</n32>
<n32 lb="848" cb="27" le="848" ce="27">
<n46 lb="848" cb="27" le="848" ce="27">
<exp pvirg="true"/>
<xop lb="848" cb="27" le="848" ce="27" kind="&lt;&lt;">
<n45 lb="848" cb="27">
<flit/>
</n45>
<n45 lb="848" cb="27">
<flit/>
</n45>
</xop>
</n46>
</n32>
</mce>
<mce lb="849" cb="5" le="849" ce="24" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="849" cb="5" le="849" ce="8" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<ocx lb="849" cb="5" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="849" cb="6">
<drx lb="849" cb="6" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="849" cb="5">
<drx lb="849" cb="5" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
</mce>
<dst lb="850" cb="5" le="850" ce="63">
<exp pvirg="true"/>
<Var nm="CfAlu" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="850" cb="41" le="850" ce="62">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="850" cb="41" le="850" ce="62">
<exp pvirg="true"/>
<ce lb="850" cb="41" le="850" ce="62" nbparm="1" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d706918550446527efb876689222e94f">
<exp pvirg="true"/>
<n32 lb="850" cb="41">
<drx lb="850" cb="41" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d706918550446527efb876689222e94f" nm="FindLastAluClause"/>
</n32>
<drx lb="850" cb="59" kind="lvalue" nm="MBB"/>
</ce>
</mte>
</n10>
</Var>
</dst>
<if lb="851" cb="5" le="852" ce="7">
<ocx lb="851" cb="9" le="851" ce="26" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e">
<exp pvirg="true"/>
<n32 lb="851" cb="15">
<drx lb="851" cb="15" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e" nm="operator=="/>
</n32>
<n32 lb="851" cb="9">
<drx lb="851" cb="9" kind="lvalue" nm="CfAlu"/>
</n32>
<mte lb="851" cb="18" le="851" ce="26">
<exp pvirg="true"/>
<n32 lb="851" cb="18" le="851" ce="26">
<mce lb="851" cb="18" le="851" ce="26" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="851" cb="18" le="851" ce="22" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="851" cb="18" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<bks lb="852" cb="7"/>
</if>
<bks lb="855" cb="5"/>
</u>
<mce lb="858" cb="5" le="858" ce="24" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="858" cb="5" le="858" ce="8" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<ocx lb="858" cb="5" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="858" cb="6">
<drx lb="858" cb="6" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="858" cb="5">
<drx lb="858" cb="5" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
</mce>
<bks lb="859" cb="5"/>
</u>
</sy>
<ocx lb="861" cb="3" le="861" ce="15" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_58635620bb56bef2f3bef55cb6c3137b">
<exp pvirg="true"/>
<n32 lb="861" cb="5">
<drx lb="861" cb="5" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_58635620bb56bef2f3bef55cb6c3137b" nm="operator="/>
</n32>
<drx lb="861" cb="3" kind="lvalue" nm="I"/>
<mte lb="861" cb="7" le="861" ce="15">
<exp pvirg="true"/>
<mce lb="861" cb="7" le="861" ce="15" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="861" cb="7" le="861" ce="11" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="861" cb="7" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mte>
</ocx>
<if lb="863" cb="3" le="865" ce="3">
<ocx lb="863" cb="7" le="863" ce="22" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e">
<exp pvirg="true"/>
<n32 lb="863" cb="9">
<drx lb="863" cb="9" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e" nm="operator=="/>
</n32>
<n32 lb="863" cb="7">
<drx lb="863" cb="7" kind="lvalue" nm="I"/>
</n32>
<mte lb="863" cb="12" le="863" ce="22">
<exp pvirg="true"/>
<n32 lb="863" cb="12" le="863" ce="22">
<mce lb="863" cb="12" le="863" ce="22" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806">
<exp pvirg="true"/>
<mex lb="863" cb="12" le="863" ce="16" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806" nm="begin" point="1">
<drx lb="863" cb="12" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<u lb="863" cb="25" le="865" ce="3">
<rx lb="864" cb="5" le="864" ce="12" pvirg="true">
<n32 lb="864" cb="12">
<n45 lb="864" cb="12"/>
</n32>
</rx>
</u>
</if>
<ocx lb="866" cb="3" le="866" ce="5" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9">
<exp pvirg="true"/>
<n32 lb="866" cb="3">
<drx lb="866" cb="3" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9" nm="operator--"/>
</n32>
<drx lb="866" cb="5" kind="lvalue" nm="I"/>
</ocx>
<sy lb="867" cb="3" le="885" ce="3">
<mce lb="867" cb="11" le="867" ce="24" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="867" cb="11" le="867" ce="14" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="867" cb="11">
<ocx lb="867" cb="11" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="867" cb="12">
<drx lb="867" cb="12" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="867" cb="11">
<drx lb="867" cb="11" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
<u lb="867" cb="27" le="885" ce="3">
<dx lb="869" cb="3" le="870" ce="12">
<rx lb="870" cb="5" le="870" ce="12" pvirg="true">
<n32 lb="870" cb="12">
<n45 lb="870" cb="12"/>
</n32>
</rx>
</dx>
<u lb="871" cb="27" le="881" ce="3">
<dst lb="872" cb="5" le="872" ce="65">
<exp pvirg="true"/>
<Var nm="predSet">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<ce lb="872" cb="29" le="872" ce="64" nbparm="2" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d7c8b119852c24bc0a845c82a6e0b766">
<exp pvirg="true"/>
<n32 lb="872" cb="29">
<drx lb="872" cb="29" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d7c8b119852c24bc0a845c82a6e0b766" nm="findFirstPredicateSetterFrom"/>
</n32>
<drx lb="872" cb="58" kind="lvalue" nm="MBB"/>
<n10 lb="872" cb="63">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="872" cb="63">
<drx lb="872" cb="63" kind="lvalue" nm="I"/>
</n32>
</n10>
</ce>
</Var>
</dst>
<mce lb="873" cb="5" le="873" ce="39" nbparm="3" id="a1896e068a4912cd198f7c543a4b9cc3_5f7612b77c0e705253fc259580fa806d">
<exp pvirg="true"/>
<mex lb="873" cb="5" id="a1896e068a4912cd198f7c543a4b9cc3_5f7612b77c0e705253fc259580fa806d" nm="clearFlag" arrow="1">
<n19 lb="873" cb="5"/>
</mex>
<n32 lb="873" cb="15">
<drx lb="873" cb="15" kind="lvalue" nm="predSet"/>
</n32>
<n32 lb="873" cb="24">
<n45 lb="873" cb="24"/>
</n32>
<n32 lb="873" cb="27" le="873" ce="27">
<n46 lb="873" cb="27" le="873" ce="27">
<exp pvirg="true"/>
<xop lb="873" cb="27" le="873" ce="27" kind="&lt;&lt;">
<n45 lb="873" cb="27"/>
<n45 lb="873" cb="27"/>
</xop>
</n46>
</n32>
</mce>
<mce lb="874" cb="5" le="874" ce="24" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="874" cb="5" le="874" ce="8" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<ocx lb="874" cb="5" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="874" cb="6">
<drx lb="874" cb="6" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="874" cb="5">
<drx lb="874" cb="5" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
</mce>
<dst lb="875" cb="5" le="875" ce="63">
<exp pvirg="true"/>
<Var nm="CfAlu" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="875" cb="41" le="875" ce="62">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="875" cb="41" le="875" ce="62">
<exp pvirg="true"/>
<ce lb="875" cb="41" le="875" ce="62" nbparm="1" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d706918550446527efb876689222e94f">
<exp pvirg="true"/>
<n32 lb="875" cb="41">
<drx lb="875" cb="41" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d706918550446527efb876689222e94f" nm="FindLastAluClause"/>
</n32>
<drx lb="875" cb="59" kind="lvalue" nm="MBB"/>
</ce>
</mte>
</n10>
</Var>
</dst>
<if lb="876" cb="5" le="877" ce="7">
<ocx lb="876" cb="9" le="876" ce="26" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e">
<exp pvirg="true"/>
<n32 lb="876" cb="15">
<drx lb="876" cb="15" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e" nm="operator=="/>
</n32>
<n32 lb="876" cb="9">
<drx lb="876" cb="9" kind="lvalue" nm="CfAlu"/>
</n32>
<mte lb="876" cb="18" le="876" ce="26">
<exp pvirg="true"/>
<n32 lb="876" cb="18" le="876" ce="26">
<mce lb="876" cb="18" le="876" ce="26" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="876" cb="18" le="876" ce="22" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="876" cb="18" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<bks lb="877" cb="7"/>
</if>
<bks lb="880" cb="5"/>
</u>
<mce lb="883" cb="5" le="883" ce="24" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="883" cb="5" le="883" ce="8" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<ocx lb="883" cb="5" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="883" cb="6">
<drx lb="883" cb="6" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="883" cb="5">
<drx lb="883" cb="5" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
</mce>
<bks lb="884" cb="5"/>
</u>
</sy>
<rx lb="886" cb="3" le="886" ce="10" pvirg="true">
<n32 lb="886" cb="10">
<n45 lb="886" cb="10">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isPredicated" id="d25a9f0605cb3632e0a3888b5d5cd2fd_9712e9a7b342b044fbab8b130052f8e9" file="1" linestart="889" lineend="903" previous="a1896e068a4912cd198f7c543a4b9cc3_9712e9a7b342b044fbab8b130052f8e9" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="890" cb="59" le="903" ce="1">
<dst lb="891" cb="3" le="891" ce="42">
<exp pvirg="true"/>
<Var nm="idx" value="true">
<bt name="int"/>
<mce lb="891" cb="13" le="891" ce="41" nbparm="0" id="d038367435b7928d04997491e912d58d_d385e0cc31498652fb2c7f278ac25980">
<exp pvirg="true"/>
<mex lb="891" cb="13" le="891" ce="17" id="d038367435b7928d04997491e912d58d_d385e0cc31498652fb2c7f278ac25980" nm="findFirstPredOperandIdx" arrow="1">
<n32 lb="891" cb="13">
<drx lb="891" cb="13" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="892" cb="3" le="893" ce="12">
<xop lb="892" cb="7" le="892" ce="13" kind="&lt;">
<n32 lb="892" cb="7">
<drx lb="892" cb="7" kind="lvalue" nm="idx"/>
</n32>
<n45 lb="892" cb="13">
<flit/>
</n45>
</xop>
<rx lb="893" cb="5" le="893" ce="12" pvirg="true">
<n9 lb="893" cb="12"/>
</rx>
</if>
<dst lb="895" cb="3" le="895" ce="46">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<mce lb="895" cb="18" le="895" ce="45" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="895" cb="18" le="895" ce="38" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<mce lb="895" cb="18" le="895" ce="36" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="895" cb="18" le="895" ce="22" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="895" cb="18">
<drx lb="895" cb="18" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="895" cb="33">
<n32 lb="895" cb="33">
<drx lb="895" cb="33" kind="lvalue" nm="idx"/>
</n32>
</n32>
</mce>
</mex>
</mce>
</Var>
</dst>
<sy lb="896" cb="3" le="902" ce="3">
<n32 lb="896" cb="11">
<drx lb="896" cb="11" kind="lvalue" nm="Reg"/>
</n32>
<u lb="896" cb="16" le="902" ce="3">
<dx lb="897" cb="3" le="897" ce="19">
<rx lb="897" cb="12" le="897" ce="19" pvirg="true">
<n9 lb="897" cb="19"/>
</rx>
</dx>
<rx lb="901" cb="5" le="901" ce="12" pvirg="true">
<n9 lb="901" cb="12"/>
</rx>
</u>
</sy>
</u>

</Stmt>
</m>
<m name="isPredicable" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d4ead3110f7a1e8babe34050143c9736" file="1" linestart="905" lineend="928" previous="a1896e068a4912cd198f7c543a4b9cc3_d4ead3110f7a1e8babe34050143c9736" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="906" cb="53" le="928" ce="1"/>

</Stmt>
</m>
<m name="isProfitableToIfCvt" id="d25a9f0605cb3632e0a3888b5d5cd2fd_277d9573cc10e8d59b5880801ae30626" file="1" linestart="931" lineend="937" previous="a1896e068a4912cd198f7c543a4b9cc3_277d9573cc10e8d59b5880801ae30626" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumCyles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraPredCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="935" cb="79" le="937" ce="1">
<rx lb="936" cb="3" le="936" ce="10" pvirg="true">
<n9 lb="936" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="isProfitableToIfCvt" id="d25a9f0605cb3632e0a3888b5d5cd2fd_c61f8537249e731841e8c594c6972a27" file="1" linestart="939" lineend="948" previous="a1896e068a4912cd198f7c543a4b9cc3_c61f8537249e731841e8c594c6972a27" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="TMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumTCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraTCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumFCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraFCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="946" cb="80" le="948" ce="1">
<rx lb="947" cb="3" le="947" ce="10" pvirg="true">
<n9 lb="947" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="isProfitableToDupForIfCvt" id="d25a9f0605cb3632e0a3888b5d5cd2fd_be9cebad60f35ea4642e8d2f7522f609" file="1" linestart="950" lineend="956" previous="a1896e068a4912cd198f7c543a4b9cc3_be9cebad60f35ea4642e8d2f7522f609" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumCyles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="954" cb="48" le="956" ce="1">
<rx lb="955" cb="3" le="955" ce="10" pvirg="true">
<n9 lb="955" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="isProfitableToUnpredicate" id="d25a9f0605cb3632e0a3888b5d5cd2fd_0855d75a285db75b2e5e3189e3f7e8e8" file="1" linestart="958" lineend="962" previous="a1896e068a4912cd198f7c543a4b9cc3_0855d75a285db75b2e5e3189e3f7e8e8" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="TMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="960" cb="73" le="962" ce="1">
<rx lb="961" cb="3" le="961" ce="10" pvirg="true">
<n9 lb="961" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="ReverseBranchCondition" id="d25a9f0605cb3632e0a3888b5d5cd2fd_ea4883a91712571c612b594150f68002" file="1" linestart="965" lineend="997" previous="a1896e068a4912cd198f7c543a4b9cc3_ea4883a91712571c612b594150f68002" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="966" cb="84" le="997" ce="1">
<dst lb="967" cb="3" le="967" ce="31">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<ocx lb="967" cb="24" le="967" ce="30" nbparm="2" id="cc7c47255f6621964b49dbeb63bbaba4_778f69a3d2313b89746fb83a6cae7f9d">
<exp pvirg="true"/>
<n32 lb="967" cb="28" le="967" ce="30">
<drx lb="967" cb="28" le="967" ce="30" kind="lvalue" id="cc7c47255f6621964b49dbeb63bbaba4_778f69a3d2313b89746fb83a6cae7f9d" nm="operator[]"/>
</n32>
<n32 lb="967" cb="24">
<drx lb="967" cb="24" kind="lvalue" nm="Cond"/>
</n32>
<n32 lb="967" cb="29">
<n45 lb="967" cb="29">
<flit/>
</n45>
</n32>
</ocx>
</Var>
</dst>
<sy lb="968" cb="3" le="983" ce="3">
<mce lb="968" cb="11" le="968" ce="21" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="968" cb="11" le="968" ce="14" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<n32 lb="968" cb="11">
<drx lb="968" cb="11" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
<u lb="968" cb="24" le="983" ce="3">
<bks lb="971" cb="5"/>
<bks lb="974" cb="5"/>
<bks lb="977" cb="5"/>
<bks lb="980" cb="5"/>
<dx lb="981" cb="3" le="982" ce="12">
<rx lb="982" cb="5" le="982" ce="12" pvirg="true">
<n9 lb="982" cb="12"/>
</rx>
</dx>
</u>
</sy>
<dst lb="985" cb="3" le="985" ce="32">
<exp pvirg="true"/>
<Var nm="MO2">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<ocx lb="985" cb="25" le="985" ce="31" nbparm="2" id="cc7c47255f6621964b49dbeb63bbaba4_778f69a3d2313b89746fb83a6cae7f9d">
<exp pvirg="true"/>
<n32 lb="985" cb="29" le="985" ce="31">
<drx lb="985" cb="29" le="985" ce="31" kind="lvalue" id="cc7c47255f6621964b49dbeb63bbaba4_778f69a3d2313b89746fb83a6cae7f9d" nm="operator[]"/>
</n32>
<n32 lb="985" cb="25">
<drx lb="985" cb="25" kind="lvalue" nm="Cond"/>
</n32>
<n32 lb="985" cb="30">
<n45 lb="985" cb="30">
<flit/>
</n45>
</n32>
</ocx>
</Var>
</dst>
<sy lb="986" cb="3" le="995" ce="3">
<mce lb="986" cb="11" le="986" ce="22" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="986" cb="11" le="986" ce="15" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="986" cb="11">
<drx lb="986" cb="11" kind="lvalue" nm="MO2"/>
</n32>
</mex>
</mce>
<u lb="986" cb="25" le="995" ce="3">
<bks lb="989" cb="5"/>
<bks lb="992" cb="5"/>
<dx lb="993" cb="3" le="994" ce="12">
<rx lb="994" cb="5" le="994" ce="12" pvirg="true">
<n9 lb="994" cb="12"/>
</rx>
</dx>
</u>
</sy>
<rx lb="996" cb="3" le="996" ce="10" pvirg="true">
<n9 lb="996" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="DefinesPredicate" id="d25a9f0605cb3632e0a3888b5d5cd2fd_7eb41d09a0697de69f8b9bb56649d456" file="1" linestart="999" lineend="1003" previous="a1896e068a4912cd198f7c543a4b9cc3_7eb41d09a0697de69f8b9bb56649d456" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="std::vector&lt;MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1001" cb="74" le="1003" ce="1">
<rx lb="1002" cb="3" le="1002" ce="43" pvirg="true">
<ce lb="1002" cb="10" le="1002" ce="43" nbparm="1" id="d25a9f0605cb3632e0a3888b5d5cd2fd_ae5bc854bb5327709ed9a85a8b60b04f">
<exp pvirg="true"/>
<n32 lb="1002" cb="10">
<drx lb="1002" cb="10" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_ae5bc854bb5327709ed9a85a8b60b04f" nm="isPredicateSetter"/>
</n32>
<n32 lb="1002" cb="28" le="1002" ce="42">
<mce lb="1002" cb="28" le="1002" ce="42" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="1002" cb="28" le="1002" ce="32" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="1002" cb="28">
<n32 lb="1002" cb="28">
<drx lb="1002" cb="28" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</n32>
</ce>
</rx>
</u>

</Stmt>
</m>
<m name="SubsumesPredicate" id="d25a9f0605cb3632e0a3888b5d5cd2fd_99fa7afd7455e8447c86822bfd592199" file="1" linestart="1006" lineend="1010" previous="a1896e068a4912cd198f7c543a4b9cc3_99fa7afd7455e8447c86822bfd592199" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Pred1" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Pred2" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1008" cb="76" le="1010" ce="1">
<rx lb="1009" cb="3" le="1009" ce="10" pvirg="true">
<n9 lb="1009" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="PredicateInstruction" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d723c4c78e5e18f6892380109b736473" file="1" linestart="1013" lineend="1046" previous="a1896e068a4912cd198f7c543a4b9cc3_d723c4c78e5e18f6892380109b736473" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1015" cb="74" le="1046" ce="1">
<dst lb="1016" cb="3" le="1016" ce="43">
<exp pvirg="true"/>
<Var nm="PIdx" value="true">
<bt name="int"/>
<mce lb="1016" cb="14" le="1016" ce="42" nbparm="0" id="d038367435b7928d04997491e912d58d_d385e0cc31498652fb2c7f278ac25980">
<exp pvirg="true"/>
<mex lb="1016" cb="14" le="1016" ce="18" id="d038367435b7928d04997491e912d58d_d385e0cc31498652fb2c7f278ac25980" nm="findFirstPredOperandIdx" arrow="1">
<n32 lb="1016" cb="14">
<n32 lb="1016" cb="14">
<drx lb="1016" cb="14" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="1037" cb="3" le="1043" ce="3">
<xop lb="1037" cb="7" le="1037" ce="16" kind="!=">
<n32 lb="1037" cb="7">
<drx lb="1037" cb="7" kind="lvalue" nm="PIdx"/>
</n32>
<uo lb="1037" cb="15" le="1037" ce="16" kind="-">
<n45 lb="1037" cb="16">
<flit/>
</n45>
</uo>
</xop>
<u lb="1037" cb="19" le="1043" ce="3">
<dst lb="1038" cb="5" le="1038" ce="47">
<exp pvirg="true"/>
<Var nm="PMO">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="1038" cb="27" le="1038" ce="46" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1038" cb="27" le="1038" ce="31" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1038" cb="27">
<drx lb="1038" cb="27" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1038" cb="42">
<n32 lb="1038" cb="42">
<drx lb="1038" cb="42" kind="lvalue" nm="PIdx"/>
</n32>
</n32>
</mce>
</Var>
</dst>
<mce lb="1039" cb="5" le="1039" ce="32" nbparm="1" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a">
<exp pvirg="true"/>
<mex lb="1039" cb="5" le="1039" ce="9" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a" nm="setReg" point="1">
<drx lb="1039" cb="5" kind="lvalue" nm="PMO"/>
</mex>
<mce lb="1039" cb="16" le="1039" ce="31" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1039" cb="16" le="1039" ce="24" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<ocx lb="1039" cb="16" le="1039" ce="22" nbparm="2" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418">
<exp pvirg="true"/>
<n32 lb="1039" cb="20" le="1039" ce="22">
<drx lb="1039" cb="20" le="1039" ce="22" kind="lvalue" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418" nm="operator[]"/>
</n32>
<n32 lb="1039" cb="16">
<drx lb="1039" cb="16" kind="lvalue" nm="Pred"/>
</n32>
<n32 lb="1039" cb="21">
<n45 lb="1039" cb="21">
<flit/>
</n45>
</n32>
</ocx>
</mex>
</mce>
</mce>
<dst lb="1040" cb="5" le="1040" ce="63">
<exp pvirg="true"/>
<Var nm="MIB" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
<n10 lb="1040" cb="25" le="1040" ce="62">
<typeptr id="32975a63c2ff844fe8824398e471d60a_b80c393b0a53e29cc40332efcb4ca0f0"/>
<temp/>
<uo lb="1040" cb="29" le="1040" ce="57" kind="*">
<mce lb="1040" cb="30" le="1040" ce="57" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="1040" cb="30" le="1040" ce="47" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" arrow="1">
<mce lb="1040" cb="30" le="1040" ce="44" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="1040" cb="30" le="1040" ce="34" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<n32 lb="1040" cb="30">
<drx lb="1040" cb="30" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</uo>
<n32 lb="1040" cb="60">
<drx lb="1040" cb="60" kind="lvalue" nm="MI"/>
</n32>
</n10>
</Var>
</dst>
<rx lb="1042" cb="5" le="1042" ce="12" pvirg="true">
<n9 lb="1042" cb="12"/>
</rx>
</u>
</if>
<rx lb="1045" cb="3" le="1045" ce="10" pvirg="true">
<n9 lb="1045" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="getPredicationCost" id="d25a9f0605cb3632e0a3888b5d5cd2fd_091fa7d55dbfc676650d475670d33270" file="1" linestart="1048" lineend="1050" previous="a1896e068a4912cd198f7c543a4b9cc3_091fa7d55dbfc676650d475670d33270" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1048" cb="76" le="1050" ce="1">
<rx lb="1049" cb="3" le="1049" ce="10" pvirg="true">
<n32 lb="1049" cb="10">
<n45 lb="1049" cb="10">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getInstrLatency" id="d25a9f0605cb3632e0a3888b5d5cd2fd_d63bb1fc890ca32e2e738ecfc9fab5c6" file="1" linestart="1052" lineend="1058" previous="a1896e068a4912cd198f7c543a4b9cc3_d63bb1fc890ca32e2e738ecfc9fab5c6" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="PredCost" proto="unsigned int *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>
<n32 lb="204" cb="53">
<n16 lb="204" cb="53">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="1054" cb="71" le="1058" ce="1">
<if lb="1055" cb="3" le="1056" ce="17">
<n32 lb="1055" cb="7">
<n32 lb="1055" cb="7">
<drx lb="1055" cb="7" kind="lvalue" nm="PredCost"/>
</n32>
</n32>
<xop lb="1056" cb="5" le="1056" ce="17" kind="=">
<uo lb="1056" cb="5" le="1056" ce="6" kind="*">
<n32 lb="1056" cb="6">
<drx lb="1056" cb="6" kind="lvalue" nm="PredCost"/>
</n32>
</uo>
<n32 lb="1056" cb="17">
<n45 lb="1056" cb="17">
<flit/>
</n45>
</n32>
</xop>
</if>
<rx lb="1057" cb="3" le="1057" ce="10" pvirg="true">
<n32 lb="1057" cb="10">
<n45 lb="1057" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="expandPostRAPseudo" id="d25a9f0605cb3632e0a3888b5d5cd2fd_4110df9646fa42583d740910a79ae13d" file="1" linestart="1060" lineend="1081" previous="a1896e068a4912cd198f7c543a4b9cc3_4110df9646fa42583d740910a79ae13d" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1060" cb="78" le="1081" ce="1">
<sy lb="1062" cb="3" le="1078" ce="3">
<mce lb="1062" cb="10" le="1062" ce="24" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="1062" cb="10" le="1062" ce="14" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="1062" cb="10">
<ocx lb="1062" cb="10" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="1062" cb="12">
<drx lb="1062" cb="12" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="1062" cb="10">
<drx lb="1062" cb="10" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
<u lb="1062" cb="27" le="1078" ce="3">
<dx lb="1063" cb="3" le="1063" ce="57">
<rx lb="1063" cb="12" le="1063" ce="57" pvirg="true">
<mce lb="1063" cb="19" le="1063" ce="57" nbparm="1" id="94021f4eb3db4bb5e433d342e7530945_a97aec0fd350d2ce863abeb831f5c3dd">
<exp pvirg="true"/>
<mex lb="1063" cb="19" le="1063" ce="36" id="94021f4eb3db4bb5e433d342e7530945_a97aec0fd350d2ce863abeb831f5c3dd" nm="expandPostRAPseudo" arrow="1">
<n32 lb="1063" cb="36">
<n32 lb="1063" cb="36">
<n19 lb="1063" cb="36"/>
</n32>
</n32>
</mex>
<n10 lb="1063" cb="55">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1063" cb="55">
<drx lb="1063" cb="55" kind="lvalue" nm="MI"/>
</n32>
</n10>
</mce>
</rx>
</dx>
<mce lb="1066" cb="5" le="1069" ce="66" nbparm="6" id="a1896e068a4912cd198f7c543a4b9cc3_047822363a49497235c01ab630fd87f8">
<exp pvirg="true"/>
<mex lb="1066" cb="5" id="a1896e068a4912cd198f7c543a4b9cc3_047822363a49497235c01ab630fd87f8" nm="buildIndirectRead" arrow="1">
<n19 lb="1066" cb="5"/>
</mex>
<mce lb="1066" cb="23" le="1066" ce="37" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="1066" cb="23" le="1066" ce="27" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<ocx lb="1066" cb="23" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="1066" cb="25">
<drx lb="1066" cb="25" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="1066" cb="23">
<drx lb="1066" cb="23" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
</mce>
<n10 lb="1066" cb="40">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1066" cb="40">
<drx lb="1066" cb="40" kind="lvalue" nm="MI"/>
</n32>
</n10>
<mce lb="1066" cb="44" le="1066" ce="69" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1066" cb="44" le="1066" ce="62" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1066" cb="44" le="1066" ce="60">
<mce lb="1066" cb="44" le="1066" ce="60" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1066" cb="44" le="1066" ce="48" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="1066" cb="44" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="1066" cb="46">
<drx lb="1066" cb="46" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="1066" cb="44">
<drx lb="1066" cb="44" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
<n32 lb="1066" cb="59">
<n45 lb="1066" cb="59">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
<mce lb="1067" cb="23" le="1067" ce="66" nbparm="1" id="655df7d8cce6dcdbbc38f844ae863f73_6614e6890792dcaf3953115557a01de5">
<exp pvirg="true"/>
<mex lb="1067" cb="23" le="1067" ce="26" id="655df7d8cce6dcdbbc38f844ae863f73_6614e6890792dcaf3953115557a01de5" nm="getHWRegIndex" point="1">
<mex lb="1067" cb="23" kind="lvalue" id="a1896e068a4912cd198f7c543a4b9cc3_532ebc41b2ea4649adb9dd451360f4d4" nm="RI" arrow="1">
<n19 lb="1067" cb="23"/>
</mex>
</mex>
<mce lb="1067" cb="40" le="1067" ce="65" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1067" cb="40" le="1067" ce="58" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1067" cb="40" le="1067" ce="56">
<mce lb="1067" cb="40" le="1067" ce="56" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1067" cb="40" le="1067" ce="44" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="1067" cb="40" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="1067" cb="42">
<drx lb="1067" cb="42" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="1067" cb="40">
<drx lb="1067" cb="40" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
<n32 lb="1067" cb="55">
<n45 lb="1067" cb="55">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</mce>
<mce lb="1068" cb="23" le="1068" ce="48" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1068" cb="23" le="1068" ce="41" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1068" cb="23" le="1068" ce="39">
<mce lb="1068" cb="23" le="1068" ce="39" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1068" cb="23" le="1068" ce="27" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="1068" cb="23" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="1068" cb="25">
<drx lb="1068" cb="25" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="1068" cb="23">
<drx lb="1068" cb="23" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
<n32 lb="1068" cb="38">
<n45 lb="1068" cb="38">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
<mce lb="1069" cb="23" le="1069" ce="65" nbparm="1" id="655df7d8cce6dcdbbc38f844ae863f73_1a87da19382db904d21f2e5b438d3714">
<exp pvirg="true"/>
<mex lb="1069" cb="23" le="1069" ce="26" id="655df7d8cce6dcdbbc38f844ae863f73_1a87da19382db904d21f2e5b438d3714" nm="getHWRegChan" point="1">
<mex lb="1069" cb="23" kind="lvalue" id="a1896e068a4912cd198f7c543a4b9cc3_532ebc41b2ea4649adb9dd451360f4d4" nm="RI" arrow="1">
<n19 lb="1069" cb="23"/>
</mex>
</mex>
<mce lb="1069" cb="39" le="1069" ce="64" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1069" cb="39" le="1069" ce="57" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1069" cb="39" le="1069" ce="55">
<mce lb="1069" cb="39" le="1069" ce="55" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1069" cb="39" le="1069" ce="43" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="1069" cb="39" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="1069" cb="41">
<drx lb="1069" cb="41" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="1069" cb="39">
<drx lb="1069" cb="39" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
<n32 lb="1069" cb="54">
<n45 lb="1069" cb="54"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</mce>
</mce>
<bks lb="1070" cb="5"/>
<mce lb="1073" cb="5" le="1076" ce="67" nbparm="6" id="a1896e068a4912cd198f7c543a4b9cc3_436117527ee5924f8ea79d7914b398f1">
<exp pvirg="true"/>
<mex lb="1073" cb="5" id="a1896e068a4912cd198f7c543a4b9cc3_436117527ee5924f8ea79d7914b398f1" nm="buildIndirectWrite" arrow="1">
<n19 lb="1073" cb="5"/>
</mex>
<mce lb="1073" cb="24" le="1073" ce="38" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="1073" cb="24" le="1073" ce="28" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<ocx lb="1073" cb="24" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="1073" cb="26">
<drx lb="1073" cb="26" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="1073" cb="24">
<drx lb="1073" cb="24" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
</mce>
<n10 lb="1073" cb="41">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1073" cb="41">
<drx lb="1073" cb="41" kind="lvalue" nm="MI"/>
</n32>
</n10>
<mce lb="1073" cb="45" le="1073" ce="70" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1073" cb="45" le="1073" ce="63" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1073" cb="45" le="1073" ce="61">
<mce lb="1073" cb="45" le="1073" ce="61" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1073" cb="45" le="1073" ce="49" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="1073" cb="45" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="1073" cb="47">
<drx lb="1073" cb="47" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="1073" cb="45">
<drx lb="1073" cb="45" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
<n32 lb="1073" cb="60">
<n45 lb="1073" cb="60"/>
</n32>
</mce>
</n32>
</mex>
</mce>
<mce lb="1074" cb="24" le="1074" ce="67" nbparm="1" id="655df7d8cce6dcdbbc38f844ae863f73_6614e6890792dcaf3953115557a01de5">
<exp pvirg="true"/>
<mex lb="1074" cb="24" le="1074" ce="27" id="655df7d8cce6dcdbbc38f844ae863f73_6614e6890792dcaf3953115557a01de5" nm="getHWRegIndex" point="1">
<mex lb="1074" cb="24" kind="lvalue" id="a1896e068a4912cd198f7c543a4b9cc3_532ebc41b2ea4649adb9dd451360f4d4" nm="RI" arrow="1">
<n19 lb="1074" cb="24"/>
</mex>
</mex>
<mce lb="1074" cb="41" le="1074" ce="66" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1074" cb="41" le="1074" ce="59" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1074" cb="41" le="1074" ce="57">
<mce lb="1074" cb="41" le="1074" ce="57" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1074" cb="41" le="1074" ce="45" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="1074" cb="41" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="1074" cb="43">
<drx lb="1074" cb="43" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="1074" cb="41">
<drx lb="1074" cb="41" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
<n32 lb="1074" cb="56">
<n45 lb="1074" cb="56"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</mce>
<mce lb="1075" cb="24" le="1075" ce="49" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1075" cb="24" le="1075" ce="42" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1075" cb="24" le="1075" ce="40">
<mce lb="1075" cb="24" le="1075" ce="40" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1075" cb="24" le="1075" ce="28" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="1075" cb="24" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="1075" cb="26">
<drx lb="1075" cb="26" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="1075" cb="24">
<drx lb="1075" cb="24" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
<n32 lb="1075" cb="39">
<n45 lb="1075" cb="39">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
<mce lb="1076" cb="24" le="1076" ce="66" nbparm="1" id="655df7d8cce6dcdbbc38f844ae863f73_1a87da19382db904d21f2e5b438d3714">
<exp pvirg="true"/>
<mex lb="1076" cb="24" le="1076" ce="27" id="655df7d8cce6dcdbbc38f844ae863f73_1a87da19382db904d21f2e5b438d3714" nm="getHWRegChan" point="1">
<mex lb="1076" cb="24" kind="lvalue" id="a1896e068a4912cd198f7c543a4b9cc3_532ebc41b2ea4649adb9dd451360f4d4" nm="RI" arrow="1">
<n19 lb="1076" cb="24"/>
</mex>
</mex>
<mce lb="1076" cb="40" le="1076" ce="65" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1076" cb="40" le="1076" ce="58" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1076" cb="40" le="1076" ce="56">
<mce lb="1076" cb="40" le="1076" ce="56" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1076" cb="40" le="1076" ce="44" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="1076" cb="40" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="1076" cb="42">
<drx lb="1076" cb="42" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="1076" cb="40">
<drx lb="1076" cb="40" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
<n32 lb="1076" cb="55">
<n45 lb="1076" cb="55"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</mce>
</mce>
<bks lb="1077" cb="5"/>
</u>
</sy>
<mce lb="1079" cb="3" le="1079" ce="23" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="1079" cb="3" le="1079" ce="7" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<ocx lb="1079" cb="3" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="1079" cb="5">
<drx lb="1079" cb="5" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="1079" cb="3">
<drx lb="1079" cb="3" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
</mce>
<rx lb="1080" cb="3" le="1080" ce="10" pvirg="true">
<n9 lb="1080" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="reserveIndirectRegisters" id="d25a9f0605cb3632e0a3888b5d5cd2fd_9130aab573e735f691a84d3e4bc103bc" file="1" linestart="1083" lineend="1103" previous="a1896e068a4912cd198f7c543a4b9cc3_9130aab573e735f691a84d3e4bc103bc" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Reserved" proto="llvm::BitVector &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1084" cb="79" le="1103" ce="1">
<dst lb="1085" cb="3" le="1087" ce="39">
<exp pvirg="true"/>
<Var nm="TFL">
<pt>
<QualType const="true">
<rt>
<cr id="ce35e1cce7a628ae5a8d5e9d13211b49_3fde36b7c1e8565c811c55b36b4dbaad"/>
</rt>
</QualType>
</pt>
<scast lb="1086" cb="5" le="1087" ce="38">
<cast cast="BaseToDerived">
<pt>
<QualType const="true">
<rt>
<cr id="ce35e1cce7a628ae5a8d5e9d13211b49_3fde36b7c1e8565c811c55b36b4dbaad"/>
</rt>
</QualType>
</pt>
</cast>
<mce lb="1087" cb="5" le="1087" ce="37" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_3f426b1e27224d611d92066fe552bd1e">
<exp pvirg="true"/>
<mex lb="1087" cb="5" le="1087" ce="20" id="d4e05c6b0f4f04a6e13045c31301b1c4_3f426b1e27224d611d92066fe552bd1e" nm="getFrameLowering" point="1">
<mce lb="1087" cb="5" le="1087" ce="18" nbparm="0" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811">
<exp pvirg="true"/>
<mex lb="1087" cb="5" le="1087" ce="8" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811" nm="getTarget" point="1">
<drx lb="1087" cb="5" kind="lvalue" nm="MF"/>
</mex>
</mce>
</mex>
</mce>
</scast>
</Var>
</dst>
<dst lb="1089" cb="3" le="1089" ce="47">
<exp pvirg="true"/>
<Var nm="StackWidth" value="true">
<bt name="unsigned int"/>
<mce lb="1089" cb="25" le="1089" ce="46" nbparm="1" id="ce35e1cce7a628ae5a8d5e9d13211b49_59688265d9c72c7e0ca4b03e941e29e7">
<exp pvirg="true"/>
<mex lb="1089" cb="25" le="1089" ce="30" id="ce35e1cce7a628ae5a8d5e9d13211b49_59688265d9c72c7e0ca4b03e941e29e7" nm="getStackWidth" arrow="1">
<n32 lb="1089" cb="25">
<drx lb="1089" cb="25" kind="lvalue" nm="TFL"/>
</n32>
</mex>
<drx lb="1089" cb="44" kind="lvalue" nm="MF"/>
</mce>
</Var>
</dst>
<dst lb="1090" cb="3" le="1090" ce="36">
<exp pvirg="true"/>
<Var nm="End" value="true">
<bt name="int"/>
<mce lb="1090" cb="13" le="1090" ce="35" nbparm="1" id="94021f4eb3db4bb5e433d342e7530945_c370b47dc513a8b21919e8486d515552">
<exp pvirg="true"/>
<mex lb="1090" cb="13" id="94021f4eb3db4bb5e433d342e7530945_c370b47dc513a8b21919e8486d515552" nm="getIndirectIndexEnd" arrow="1">
<n32 lb="1090" cb="13">
<n19 lb="1090" cb="13"/>
</n32>
</mex>
<drx lb="1090" cb="33" kind="lvalue" nm="MF"/>
</mce>
</Var>
</dst>
<if lb="1092" cb="3" le="1093" ce="5">
<xop lb="1092" cb="7" le="1092" ce="15" kind="==">
<n32 lb="1092" cb="7">
<drx lb="1092" cb="7" kind="lvalue" nm="End"/>
</n32>
<uo lb="1092" cb="14" le="1092" ce="15" kind="-">
<n45 lb="1092" cb="15">
<flit/>
</n45>
</uo>
</xop>
<rx lb="1093" cb="5" pvirg="true"/>
</if>
<fx lb="1095" cb="3" le="1102" ce="3">
<dst lb="1095" cb="8" le="1095" ce="45">
<exp pvirg="true"/>
<Var nm="Index" value="true">
<bt name="int"/>
<mce lb="1095" cb="20" le="1095" ce="44" nbparm="1" id="94021f4eb3db4bb5e433d342e7530945_d65e0ab8d43b0d5d1b6055fefdf4d12c">
<exp pvirg="true"/>
<mex lb="1095" cb="20" id="94021f4eb3db4bb5e433d342e7530945_d65e0ab8d43b0d5d1b6055fefdf4d12c" nm="getIndirectIndexBegin" arrow="1">
<n32 lb="1095" cb="20">
<n19 lb="1095" cb="20"/>
</n32>
</mex>
<drx lb="1095" cb="42" kind="lvalue" nm="MF"/>
</mce>
</Var>
</dst>
<xop lb="1095" cb="47" le="1095" ce="56" kind="&lt;=">
<n32 lb="1095" cb="47">
<drx lb="1095" cb="47" kind="lvalue" nm="Index"/>
</n32>
<n32 lb="1095" cb="56">
<drx lb="1095" cb="56" kind="lvalue" nm="End"/>
</n32>
</xop>
<uo lb="1095" cb="61" le="1095" ce="63" kind="++">
<drx lb="1095" cb="63" kind="lvalue" nm="Index"/>
</uo>
<u lb="1095" cb="70" le="1102" ce="3">
<dst lb="1096" cb="5" le="1096" ce="71">
<exp pvirg="true"/>
<Var nm="SuperReg" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<mce lb="1097" cb="5" le="1097" ce="26" nbparm="1" id="091fe7d1a666cfdbd5c5602d9bbe50d9_cfd35e01507b0b473cdb2e45b804ba9f">
<exp pvirg="true"/>
<mex lb="1097" cb="5" le="1097" ce="14" id="091fe7d1a666cfdbd5c5602d9bbe50d9_cfd35e01507b0b473cdb2e45b804ba9f" nm="set" point="1">
<drx lb="1097" cb="5" kind="lvalue" nm="Reserved"/>
</mex>
<n32 lb="1097" cb="18">
<drx lb="1097" cb="18" kind="lvalue" nm="SuperReg"/>
</n32>
</mce>
<fx lb="1098" cb="5" le="1101" ce="5">
<dst lb="1098" cb="10" le="1098" ce="27">
<exp pvirg="true"/>
<Var nm="Chan" value="true">
<bt name="unsigned int"/>
<n32 lb="1098" cb="26">
<n45 lb="1098" cb="26">
<flit/>
</n45>
</n32>
</Var>
</dst>
<xop lb="1098" cb="29" le="1098" ce="36" kind="&lt;">
<n32 lb="1098" cb="29">
<drx lb="1098" cb="29" kind="lvalue" nm="Chan"/>
</n32>
<n32 lb="1098" cb="36">
<drx lb="1098" cb="36" kind="lvalue" nm="StackWidth"/>
</n32>
</xop>
<uo lb="1098" cb="48" le="1098" ce="50" kind="++">
<drx lb="1098" cb="50" kind="lvalue" nm="Chan"/>
</uo>
<u lb="1098" cb="56" le="1101" ce="5">
<dst lb="1099" cb="7" le="1099" ce="81">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<mce lb="1100" cb="7" le="1100" ce="23" nbparm="1" id="091fe7d1a666cfdbd5c5602d9bbe50d9_cfd35e01507b0b473cdb2e45b804ba9f">
<exp pvirg="true"/>
<mex lb="1100" cb="7" le="1100" ce="16" id="091fe7d1a666cfdbd5c5602d9bbe50d9_cfd35e01507b0b473cdb2e45b804ba9f" nm="set" point="1">
<drx lb="1100" cb="7" kind="lvalue" nm="Reserved"/>
</mex>
<n32 lb="1100" cb="20">
<drx lb="1100" cb="20" kind="lvalue" nm="Reg"/>
</n32>
</mce>
</u>
</fx>
</u>
</fx>
</u>

</Stmt>
</m>
<m name="calculateIndirectAddress" id="d25a9f0605cb3632e0a3888b5d5cd2fd_8abb1f7e0c2beac0c918b569cd1e7c7d" file="1" linestart="1105" lineend="1110" previous="a1896e068a4912cd198f7c543a4b9cc3_8abb1f7e0c2beac0c918b569cd1e7c7d" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="RegIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Channel" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1106" cb="74" le="1110" ce="1">
<ocast lb="1108" cb="3" le="1108" ce="3">
<bt name="void"/>
<n46 lb="1108" cb="3" le="1108" ce="3">
<exp pvirg="true"/>
<xop lb="1108" cb="3" le="1108" ce="3" kind="||">
<n46 lb="1108" cb="3" le="1108" ce="3">
<exp pvirg="true"/>
<uo lb="1108" cb="3" le="1108" ce="3" kind="!">
<uo lb="1108" cb="3" le="1108" ce="3" kind="!">
<n46 lb="1108" cb="3" le="1108" ce="3">
<exp pvirg="true"/>
<xop lb="1108" cb="3" le="1108" ce="3" kind="==">
<n32 lb="1108" cb="3">
<drx lb="1108" cb="3" kind="lvalue" nm="Channel"/>
</n32>
<n32 lb="1108" cb="3">
<n45 lb="1108" cb="3">
<flit/>
</n45>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="1108" cb="3" le="1108" ce="3">
<n46 lb="1108" cb="3" le="1108" ce="3">
<exp pvirg="true"/>
<xop lb="1108" cb="3" le="1108" ce="3" kind=",">
<ce lb="1108" cb="3" le="1108" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="1108" cb="3">
<drx lb="1108" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="1108" cb="3">
<n52 lb="1108" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="1108" cb="3">
<n52 lb="1108" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="1108" cb="3">
<n45 lb="1108" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="1108" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="1109" cb="3" le="1109" ce="10" pvirg="true">
<n32 lb="1109" cb="10">
<drx lb="1109" cb="10" kind="lvalue" nm="RegIndex"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getIndirectAddrRegClass" id="d25a9f0605cb3632e0a3888b5d5cd2fd_ecd1cf20a4dc7e576e56faecd2797afb" file="1" linestart="1112" lineend="1114" previous="a1896e068a4912cd198f7c543a4b9cc3_ecd1cf20a4dc7e576e56faecd2797afb" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="1112" cb="75" le="1114" ce="1"/>

</Stmt>
</m>
<m name="buildIndirectWrite" id="d25a9f0605cb3632e0a3888b5d5cd2fd_16ee162d0c6242f4478746348c2c2ed2" file="1" linestart="1116" lineend="1121" previous="a1896e068a4912cd198f7c543a4b9cc3_16ee162d0c6242f4478746348c2c2ed2" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="ValueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Address" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OffsetReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1119" cb="66" le="1121" ce="1">
<rx lb="1120" cb="3" le="1120" ce="68" pvirg="true">
<n10 lb="1120" cb="10" le="1120" ce="68">
<typeptr id="32975a63c2ff844fe8824398e471d60a_e8cd986c332270b1dff0b68a319e7689"/>
<temp/>
<mte lb="1120" cb="10" le="1120" ce="68">
<exp pvirg="true"/>
<mce lb="1120" cb="10" le="1120" ce="68" nbparm="6" id="a1896e068a4912cd198f7c543a4b9cc3_436117527ee5924f8ea79d7914b398f1">
<exp pvirg="true"/>
<mex lb="1120" cb="10" id="a1896e068a4912cd198f7c543a4b9cc3_436117527ee5924f8ea79d7914b398f1" nm="buildIndirectWrite" arrow="1">
<n19 lb="1120" cb="10"/>
</mex>
<n32 lb="1120" cb="29">
<drx lb="1120" cb="29" kind="lvalue" nm="MBB"/>
</n32>
<n10 lb="1120" cb="34">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1120" cb="34">
<drx lb="1120" cb="34" kind="lvalue" nm="I"/>
</n32>
</n10>
<n32 lb="1120" cb="37">
<drx lb="1120" cb="37" kind="lvalue" nm="ValueReg"/>
</n32>
<n32 lb="1120" cb="47">
<drx lb="1120" cb="47" kind="lvalue" nm="Address"/>
</n32>
<n32 lb="1120" cb="56">
<drx lb="1120" cb="56" kind="lvalue" nm="OffsetReg"/>
</n32>
<n32 lb="1120" cb="67">
<n45 lb="1120" cb="67">
<flit/>
</n45>
</n32>
</mce>
</mte>
</n10>
</rx>
</u>

</Stmt>
</m>
<m name="buildIndirectWrite" id="d25a9f0605cb3632e0a3888b5d5cd2fd_436117527ee5924f8ea79d7914b398f1" file="1" linestart="1123" lineend="1146" previous="a1896e068a4912cd198f7c543a4b9cc3_436117527ee5924f8ea79d7914b398f1" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="ValueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Address" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OffsetReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="AddrChan" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1127" cb="65" le="1146" ce="1">
<dst lb="1128" cb="3" le="1128" ce="19">
<exp pvirg="true"/>
<Var nm="AddrReg" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<sy lb="1129" cb="3" le="1135" ce="3">
<n32 lb="1129" cb="11">
<drx lb="1129" cb="11" kind="lvalue" nm="AddrChan"/>
</n32>
<u lb="1129" cb="21" le="1135" ce="3">
<dx lb="1130" cb="5" le="1130" ce="14">
<ce lb="1130" cb="14" le="1130" ce="14" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="1130" cb="14" le="1130" ce="14">
<drx lb="1130" cb="14" le="1130" ce="14" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="1130" cb="14">
<n52 lb="1130" cb="14">
<slit/>
</n52>
</n32>
<n32 lb="1130" cb="14">
<n52 lb="1130" cb="14">
<slit/>
</n52>
</n32>
<n32 lb="1130" cb="14">
<n45 lb="1130" cb="14">
<flit/>
</n45>
</n32>
</ce>
</dx>
<cax lb="1131" cb="5">
<n32 lb="1131" cb="10">
<n45 lb="1131" cb="10">
<flit/>
</n45>
</n32>
<n59/>
</cax>
<bks lb="1131" cb="71"/>
<cax lb="1132" cb="5">
<n32 lb="1132" cb="10">
<n45 lb="1132" cb="10">
<flit/>
</n45>
</n32>
<n59/>
</cax>
<bks lb="1132" cb="73"/>
<cax lb="1133" cb="5">
<n32 lb="1133" cb="10">
<n45 lb="1133" cb="10">
<flit/>
</n45>
</n32>
<n59/>
</cax>
<bks lb="1133" cb="73"/>
<cax lb="1134" cb="5">
<n32 lb="1134" cb="10">
<n45 lb="1134" cb="10">
<flit/>
</n45>
</n32>
<n59/>
</cax>
<bks lb="1134" cb="73"/>
</u>
</sy>
<dst lb="1136" cb="3" le="1137" ce="72">
<exp pvirg="true"/>
<Var nm="MOVA">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</Var>
</dst>
<dst lb="1140" cb="3" le="1143" ce="80">
<exp pvirg="true"/>
<Var nm="Mov" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</Var>
</dst>
<rx lb="1145" cb="3" le="1145" ce="10" pvirg="true">
<n10 lb="1145" cb="10">
<typeptr id="32975a63c2ff844fe8824398e471d60a_e8cd986c332270b1dff0b68a319e7689"/>
<temp/>
<n32 lb="1145" cb="10">
<drx lb="1145" cb="10" kind="lvalue" nm="Mov"/>
</n32>
</n10>
</rx>
</u>

</Stmt>
</m>
<m name="buildIndirectRead" id="d25a9f0605cb3632e0a3888b5d5cd2fd_e09b813de143060e8a9fb85e2f226de8" file="1" linestart="1148" lineend="1153" previous="a1896e068a4912cd198f7c543a4b9cc3_e09b813de143060e8a9fb85e2f226de8" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="ValueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Address" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OffsetReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1151" cb="66" le="1153" ce="1">
<rx lb="1152" cb="3" le="1152" ce="67" pvirg="true">
<n10 lb="1152" cb="10" le="1152" ce="67">
<typeptr id="32975a63c2ff844fe8824398e471d60a_e8cd986c332270b1dff0b68a319e7689"/>
<temp/>
<mte lb="1152" cb="10" le="1152" ce="67">
<exp pvirg="true"/>
<mce lb="1152" cb="10" le="1152" ce="67" nbparm="6" id="a1896e068a4912cd198f7c543a4b9cc3_047822363a49497235c01ab630fd87f8">
<exp pvirg="true"/>
<mex lb="1152" cb="10" id="a1896e068a4912cd198f7c543a4b9cc3_047822363a49497235c01ab630fd87f8" nm="buildIndirectRead" arrow="1">
<n19 lb="1152" cb="10"/>
</mex>
<n32 lb="1152" cb="28">
<drx lb="1152" cb="28" kind="lvalue" nm="MBB"/>
</n32>
<n10 lb="1152" cb="33">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1152" cb="33">
<drx lb="1152" cb="33" kind="lvalue" nm="I"/>
</n32>
</n10>
<n32 lb="1152" cb="36">
<drx lb="1152" cb="36" kind="lvalue" nm="ValueReg"/>
</n32>
<n32 lb="1152" cb="46">
<drx lb="1152" cb="46" kind="lvalue" nm="Address"/>
</n32>
<n32 lb="1152" cb="55">
<drx lb="1152" cb="55" kind="lvalue" nm="OffsetReg"/>
</n32>
<n32 lb="1152" cb="66">
<n45 lb="1152" cb="66">
<flit/>
</n45>
</n32>
</mce>
</mte>
</n10>
</rx>
</u>

</Stmt>
</m>
<m name="buildIndirectRead" id="d25a9f0605cb3632e0a3888b5d5cd2fd_047822363a49497235c01ab630fd87f8" file="1" linestart="1155" lineend="1180" previous="a1896e068a4912cd198f7c543a4b9cc3_047822363a49497235c01ab630fd87f8" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="ValueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Address" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OffsetReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="AddrChan" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1159" cb="65" le="1180" ce="1">
<dst lb="1160" cb="3" le="1160" ce="19">
<exp pvirg="true"/>
<Var nm="AddrReg" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<sy lb="1161" cb="3" le="1167" ce="3">
<n32 lb="1161" cb="11">
<drx lb="1161" cb="11" kind="lvalue" nm="AddrChan"/>
</n32>
<u lb="1161" cb="21" le="1167" ce="3">
<dx lb="1162" cb="5" le="1162" ce="14">
<ce lb="1162" cb="14" le="1162" ce="14" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="1162" cb="14" le="1162" ce="14">
<drx lb="1162" cb="14" le="1162" ce="14" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="1162" cb="14">
<n52 lb="1162" cb="14">
<slit/>
</n52>
</n32>
<n32 lb="1162" cb="14">
<n52 lb="1162" cb="14">
<slit/>
</n52>
</n32>
<n32 lb="1162" cb="14">
<n45 lb="1162" cb="14">
<flit/>
</n45>
</n32>
</ce>
</dx>
<cax lb="1163" cb="5">
<n32 lb="1163" cb="10">
<n45 lb="1163" cb="10">
<flit/>
</n45>
</n32>
<n59/>
</cax>
<bks lb="1163" cb="71"/>
<cax lb="1164" cb="5">
<n32 lb="1164" cb="10">
<n45 lb="1164" cb="10">
<flit/>
</n45>
</n32>
<n59/>
</cax>
<bks lb="1164" cb="73"/>
<cax lb="1165" cb="5">
<n32 lb="1165" cb="10">
<n45 lb="1165" cb="10">
<flit/>
</n45>
</n32>
<n59/>
</cax>
<bks lb="1165" cb="73"/>
<cax lb="1166" cb="5">
<n32 lb="1166" cb="10">
<n45 lb="1166" cb="10">
<flit/>
</n45>
</n32>
<n59/>
</cax>
<bks lb="1166" cb="73"/>
</u>
</sy>
<dst lb="1168" cb="3" le="1170" ce="66">
<exp pvirg="true"/>
<Var nm="MOVA">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</Var>
</dst>
<dst lb="1172" cb="3" le="1176" ce="80">
<exp pvirg="true"/>
<Var nm="Mov" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</Var>
</dst>
<rx lb="1179" cb="3" le="1179" ce="10" pvirg="true">
<n10 lb="1179" cb="10">
<typeptr id="32975a63c2ff844fe8824398e471d60a_e8cd986c332270b1dff0b68a319e7689"/>
<temp/>
<n32 lb="1179" cb="10">
<drx lb="1179" cb="10" kind="lvalue" nm="Mov"/>
</n32>
</n10>
</rx>
</u>

</Stmt>
</m>
<m name="getMaxAlusPerClause" id="d25a9f0605cb3632e0a3888b5d5cd2fd_6c447d4c90a7b20542eca1a39f7f51ee" file="1" linestart="1182" lineend="1184" previous="a1896e068a4912cd198f7c543a4b9cc3_6c447d4c90a7b20542eca1a39f7f51ee" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="1182" cb="53" le="1184" ce="1">
<rx lb="1183" cb="3" le="1183" ce="10" pvirg="true">
<n32 lb="1183" cb="10">
<n45 lb="1183" cb="10">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="buildDefaultInstruction" id="d25a9f0605cb3632e0a3888b5d5cd2fd_065c76e0a4f5ab8b3d93d47150d06554" file="1" linestart="1186" lineend="1225" previous="a1896e068a4912cd198f7c543a4b9cc3_065c76e0a4f5ab8b3d93d47150d06554" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Src0Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Src1Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="244" cb="66">
<n45 lb="244" cb="66">
<flit/>
</n45>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="1191" cb="75" le="1225" ce="1">
<dst lb="1192" cb="3" le="1193" ce="12">
<exp pvirg="true"/>
<Var nm="MIB" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</Var>
</dst>
<if lb="1195" cb="3" le="1198" ce="3">
<n32 lb="1195" cb="7">
<n32 lb="1195" cb="7">
<drx lb="1195" cb="7" kind="lvalue" nm="Src1Reg"/>
</n32>
</n32>
<u lb="1195" cb="16" le="1198" ce="3">
<mce lb="1196" cb="5" le="1197" ce="17" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="1196" cb="5" le="1197" ce="9" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="1196" cb="5" le="1196" ce="17" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="1196" cb="5" le="1196" ce="9" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<n32 lb="1196" cb="5">
<drx lb="1196" cb="5" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="1196" cb="16">
<n45 lb="1196" cb="16"/>
</n32>
</mce>
</mex>
<n32 lb="1197" cb="16">
<n45 lb="1197" cb="16"/>
</n32>
</mce>
</u>
</if>
<mce lb="1199" cb="3" le="1207" ce="16" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="1199" cb="3" le="1207" ce="7" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="1199" cb="3" le="1206" ce="15" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="1199" cb="3" le="1206" ce="7" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="1199" cb="3" le="1205" ce="15" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="1199" cb="3" le="1205" ce="7" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="1199" cb="3" le="1204" ce="15" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="1199" cb="3" le="1204" ce="7" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="1199" cb="3" le="1203" ce="21" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="1199" cb="3" le="1203" ce="7" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<mce lb="1199" cb="3" le="1202" ce="15" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="1199" cb="3" le="1202" ce="7" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="1199" cb="3" le="1201" ce="15" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="1199" cb="3" le="1201" ce="7" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="1199" cb="3" le="1200" ce="15" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="1199" cb="3" le="1200" ce="7" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="1199" cb="3" le="1199" ce="15" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="1199" cb="3" le="1199" ce="7" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<n32 lb="1199" cb="3">
<drx lb="1199" cb="3" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="1199" cb="14">
<n45 lb="1199" cb="14">
<flit/>
</n45>
</n32>
</mce>
</mex>
<n32 lb="1200" cb="14">
<n45 lb="1200" cb="14"/>
</n32>
</mce>
</mex>
<n32 lb="1201" cb="14">
<n45 lb="1201" cb="14"/>
</n32>
</mce>
</mex>
<n32 lb="1202" cb="14">
<n45 lb="1202" cb="14"/>
</n32>
</mce>
</mex>
<n32 lb="1203" cb="14">
<drx lb="1203" cb="14" kind="lvalue" nm="Src0Reg"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</mex>
<n32 lb="1204" cb="14">
<n45 lb="1204" cb="14"/>
</n32>
</mce>
</mex>
<n32 lb="1205" cb="14">
<n45 lb="1205" cb="14"/>
</n32>
</mce>
</mex>
<n32 lb="1206" cb="14">
<n45 lb="1206" cb="14"/>
</n32>
</mce>
</mex>
<n32 lb="1207" cb="14" le="1207" ce="15">
<uo lb="1207" cb="14" le="1207" ce="15" kind="-">
<n45 lb="1207" cb="15"/>
</uo>
</n32>
</mce>
<if lb="1209" cb="3" le="1215" ce="3">
<n32 lb="1209" cb="7">
<n32 lb="1209" cb="7">
<drx lb="1209" cb="7" kind="lvalue" nm="Src1Reg"/>
</n32>
</n32>
<u lb="1209" cb="16" le="1215" ce="3">
<mce lb="1210" cb="5" le="1214" ce="18" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="1210" cb="5" le="1214" ce="9" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="1210" cb="5" le="1213" ce="17" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="1210" cb="5" le="1213" ce="9" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="1210" cb="5" le="1212" ce="17" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="1210" cb="5" le="1212" ce="9" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="1210" cb="5" le="1211" ce="17" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="1210" cb="5" le="1211" ce="9" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="1210" cb="5" le="1210" ce="23" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="1210" cb="5" le="1210" ce="9" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="1210" cb="5">
<drx lb="1210" cb="5" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="1210" cb="16">
<drx lb="1210" cb="16" kind="lvalue" nm="Src1Reg"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</mex>
<n32 lb="1211" cb="16">
<n45 lb="1211" cb="16"/>
</n32>
</mce>
</mex>
<n32 lb="1212" cb="16">
<n45 lb="1212" cb="16"/>
</n32>
</mce>
</mex>
<n32 lb="1213" cb="16">
<n45 lb="1213" cb="16"/>
</n32>
</mce>
</mex>
<n32 lb="1214" cb="16" le="1214" ce="17">
<uo lb="1214" cb="16" le="1214" ce="17" kind="-">
<n45 lb="1214" cb="17"/>
</uo>
</n32>
</mce>
</u>
</if>
<rx lb="1224" cb="3" le="1224" ce="10" pvirg="true">
<n10 lb="1224" cb="10">
<typeptr id="32975a63c2ff844fe8824398e471d60a_e8cd986c332270b1dff0b68a319e7689"/>
<temp/>
<n32 lb="1224" cb="10">
<drx lb="1224" cb="10" kind="lvalue" nm="MIB"/>
</n32>
</n10>
</rx>
</u>

</Stmt>
</m>
<f name="getSlotedOps" id="d25a9f0605cb3632e0a3888b5d5cd2fd_7b1c1c0592679627544017cf8e45ecdb" file="1" linestart="1239" lineend="1261" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Op" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Slot" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1239" cb="59" le="1261" ce="1">
<sy lb="1240" cb="3" le="1260" ce="3">
<n32 lb="1240" cb="11">
<drx lb="1240" cb="11" kind="lvalue" nm="Op"/>
</n32>
<u lb="1240" cb="15" le="1260" ce="3">
<u lb="1241" cb="3" le="1241" ce="3">
<dst lb="1241" cb="3" le="1241" ce="3">
<exp pvirg="true"/>
<Var nm="Ops" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="1241" cb="3" le="1241" ce="3" pvirg="true">
<n32 lb="1241" cb="3" le="1241" ce="3">
<n2 lb="1241" cb="3" le="1241" ce="3">
<exp pvirg="true"/>
<n32 lb="1241" cb="3">
<drx lb="1241" cb="3" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="1241" cb="3">
<drx lb="1241" cb="3" kind="lvalue" nm="Slot"/>
</n32>
</n2>
</n32>
</rx>
</u>
<u lb="1242" cb="3" le="1242" ce="3">
<dst lb="1242" cb="3" le="1242" ce="3">
<exp pvirg="true"/>
<Var nm="Ops" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="1242" cb="3" le="1242" ce="3" pvirg="true">
<n32 lb="1242" cb="3" le="1242" ce="3">
<n2 lb="1242" cb="3" le="1242" ce="3">
<exp pvirg="true"/>
<n32 lb="1242" cb="3">
<drx lb="1242" cb="3" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="1242" cb="3">
<drx lb="1242" cb="3" kind="lvalue" nm="Slot"/>
</n32>
</n2>
</n32>
</rx>
</u>
<u lb="1243" cb="3" le="1243" ce="3">
<dst lb="1243" cb="3" le="1243" ce="3">
<exp pvirg="true"/>
<Var nm="Ops" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="1243" cb="3" le="1243" ce="3" pvirg="true">
<n32 lb="1243" cb="3" le="1243" ce="3">
<n2 lb="1243" cb="3" le="1243" ce="3">
<exp pvirg="true"/>
<n32 lb="1243" cb="3">
<drx lb="1243" cb="3" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="1243" cb="3">
<drx lb="1243" cb="3" kind="lvalue" nm="Slot"/>
</n32>
</n2>
</n32>
</rx>
</u>
<u lb="1244" cb="3" le="1244" ce="3">
<dst lb="1244" cb="3" le="1244" ce="3">
<exp pvirg="true"/>
<Var nm="Ops" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="1244" cb="3" le="1244" ce="3" pvirg="true">
<n32 lb="1244" cb="3" le="1244" ce="3">
<n2 lb="1244" cb="3" le="1244" ce="3">
<exp pvirg="true"/>
<n32 lb="1244" cb="3">
<drx lb="1244" cb="3" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="1244" cb="3">
<drx lb="1244" cb="3" kind="lvalue" nm="Slot"/>
</n32>
</n2>
</n32>
</rx>
</u>
<u lb="1245" cb="3" le="1245" ce="3">
<dst lb="1245" cb="3" le="1245" ce="3">
<exp pvirg="true"/>
<Var nm="Ops" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="1245" cb="3" le="1245" ce="3" pvirg="true">
<n32 lb="1245" cb="3" le="1245" ce="3">
<n2 lb="1245" cb="3" le="1245" ce="3">
<exp pvirg="true"/>
<n32 lb="1245" cb="3">
<drx lb="1245" cb="3" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="1245" cb="3">
<drx lb="1245" cb="3" kind="lvalue" nm="Slot"/>
</n32>
</n2>
</n32>
</rx>
</u>
<u lb="1246" cb="3" le="1246" ce="3">
<dst lb="1246" cb="3" le="1246" ce="3">
<exp pvirg="true"/>
<Var nm="Ops" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="1246" cb="3" le="1246" ce="3" pvirg="true">
<n32 lb="1246" cb="3" le="1246" ce="3">
<n2 lb="1246" cb="3" le="1246" ce="3">
<exp pvirg="true"/>
<n32 lb="1246" cb="3">
<drx lb="1246" cb="3" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="1246" cb="3">
<drx lb="1246" cb="3" kind="lvalue" nm="Slot"/>
</n32>
</n2>
</n32>
</rx>
</u>
<u lb="1247" cb="3" le="1247" ce="3">
<dst lb="1247" cb="3" le="1247" ce="3">
<exp pvirg="true"/>
<Var nm="Ops" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="1247" cb="3" le="1247" ce="3" pvirg="true">
<n32 lb="1247" cb="3" le="1247" ce="3">
<n2 lb="1247" cb="3" le="1247" ce="3">
<exp pvirg="true"/>
<n32 lb="1247" cb="3">
<drx lb="1247" cb="3" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="1247" cb="3">
<drx lb="1247" cb="3" kind="lvalue" nm="Slot"/>
</n32>
</n2>
</n32>
</rx>
</u>
<u lb="1248" cb="3" le="1248" ce="3">
<dst lb="1248" cb="3" le="1248" ce="3">
<exp pvirg="true"/>
<Var nm="Ops" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="1248" cb="3" le="1248" ce="3" pvirg="true">
<n32 lb="1248" cb="3" le="1248" ce="3">
<n2 lb="1248" cb="3" le="1248" ce="3">
<exp pvirg="true"/>
<n32 lb="1248" cb="3">
<drx lb="1248" cb="3" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="1248" cb="3">
<drx lb="1248" cb="3" kind="lvalue" nm="Slot"/>
</n32>
</n2>
</n32>
</rx>
</u>
<u lb="1249" cb="3" le="1249" ce="3">
<dst lb="1249" cb="3" le="1249" ce="3">
<exp pvirg="true"/>
<Var nm="Ops" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="1249" cb="3" le="1249" ce="3" pvirg="true">
<n32 lb="1249" cb="3" le="1249" ce="3">
<n2 lb="1249" cb="3" le="1249" ce="3">
<exp pvirg="true"/>
<n32 lb="1249" cb="3">
<drx lb="1249" cb="3" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="1249" cb="3">
<drx lb="1249" cb="3" kind="lvalue" nm="Slot"/>
</n32>
</n2>
</n32>
</rx>
</u>
<u lb="1250" cb="3" le="1250" ce="3">
<dst lb="1250" cb="3" le="1250" ce="3">
<exp pvirg="true"/>
<Var nm="Ops" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="1250" cb="3" le="1250" ce="3" pvirg="true">
<n32 lb="1250" cb="3" le="1250" ce="3">
<n2 lb="1250" cb="3" le="1250" ce="3">
<exp pvirg="true"/>
<n32 lb="1250" cb="3">
<drx lb="1250" cb="3" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="1250" cb="3">
<drx lb="1250" cb="3" kind="lvalue" nm="Slot"/>
</n32>
</n2>
</n32>
</rx>
</u>
<u lb="1251" cb="3" le="1251" ce="3">
<dst lb="1251" cb="3" le="1251" ce="3">
<exp pvirg="true"/>
<Var nm="Ops" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="1251" cb="3" le="1251" ce="3" pvirg="true">
<n32 lb="1251" cb="3" le="1251" ce="3">
<n2 lb="1251" cb="3" le="1251" ce="3">
<exp pvirg="true"/>
<n32 lb="1251" cb="3">
<drx lb="1251" cb="3" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="1251" cb="3">
<drx lb="1251" cb="3" kind="lvalue" nm="Slot"/>
</n32>
</n2>
</n32>
</rx>
</u>
<u lb="1252" cb="3" le="1252" ce="3">
<dst lb="1252" cb="3" le="1252" ce="3">
<exp pvirg="true"/>
<Var nm="Ops" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="1252" cb="3" le="1252" ce="3" pvirg="true">
<n32 lb="1252" cb="3" le="1252" ce="3">
<n2 lb="1252" cb="3" le="1252" ce="3">
<exp pvirg="true"/>
<n32 lb="1252" cb="3">
<drx lb="1252" cb="3" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="1252" cb="3">
<drx lb="1252" cb="3" kind="lvalue" nm="Slot"/>
</n32>
</n2>
</n32>
</rx>
</u>
<u lb="1253" cb="3" le="1253" ce="3">
<dst lb="1253" cb="3" le="1253" ce="3">
<exp pvirg="true"/>
<Var nm="Ops" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="1253" cb="3" le="1253" ce="3" pvirg="true">
<n32 lb="1253" cb="3" le="1253" ce="3">
<n2 lb="1253" cb="3" le="1253" ce="3">
<exp pvirg="true"/>
<n32 lb="1253" cb="3">
<drx lb="1253" cb="3" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="1253" cb="3">
<drx lb="1253" cb="3" kind="lvalue" nm="Slot"/>
</n32>
</n2>
</n32>
</rx>
</u>
<u lb="1254" cb="3" le="1254" ce="3">
<dst lb="1254" cb="3" le="1254" ce="3">
<exp pvirg="true"/>
<Var nm="Ops" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="1254" cb="3" le="1254" ce="3" pvirg="true">
<n32 lb="1254" cb="3" le="1254" ce="3">
<n2 lb="1254" cb="3" le="1254" ce="3">
<exp pvirg="true"/>
<n32 lb="1254" cb="3">
<drx lb="1254" cb="3" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="1254" cb="3">
<drx lb="1254" cb="3" kind="lvalue" nm="Slot"/>
</n32>
</n2>
</n32>
</rx>
</u>
<u lb="1255" cb="3" le="1255" ce="3">
<dst lb="1255" cb="3" le="1255" ce="3">
<exp pvirg="true"/>
<Var nm="Ops" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="1255" cb="3" le="1255" ce="3" pvirg="true">
<n32 lb="1255" cb="3" le="1255" ce="3">
<n2 lb="1255" cb="3" le="1255" ce="3">
<exp pvirg="true"/>
<n32 lb="1255" cb="3">
<drx lb="1255" cb="3" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="1255" cb="3">
<drx lb="1255" cb="3" kind="lvalue" nm="Slot"/>
</n32>
</n2>
</n32>
</rx>
</u>
<u lb="1256" cb="3" le="1256" ce="3">
<dst lb="1256" cb="3" le="1256" ce="3">
<exp pvirg="true"/>
<Var nm="Ops" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="1256" cb="3" le="1256" ce="3" pvirg="true">
<n32 lb="1256" cb="3" le="1256" ce="3">
<n2 lb="1256" cb="3" le="1256" ce="3">
<exp pvirg="true"/>
<n32 lb="1256" cb="3">
<drx lb="1256" cb="3" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="1256" cb="3">
<drx lb="1256" cb="3" kind="lvalue" nm="Slot"/>
</n32>
</n2>
</n32>
</rx>
</u>
<u lb="1257" cb="3" le="1257" ce="3">
<dst lb="1257" cb="3" le="1257" ce="3">
<exp pvirg="true"/>
<Var nm="Ops" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<rx lb="1257" cb="3" le="1257" ce="3" pvirg="true">
<n32 lb="1257" cb="3" le="1257" ce="3">
<n2 lb="1257" cb="3" le="1257" ce="3">
<exp pvirg="true"/>
<n32 lb="1257" cb="3">
<drx lb="1257" cb="3" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="1257" cb="3">
<drx lb="1257" cb="3" kind="lvalue" nm="Slot"/>
</n32>
</n2>
</n32>
</rx>
</u>
<dx lb="1258" cb="3" le="1259" ce="5">
<ce lb="1259" cb="5" le="1259" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="1259" cb="5" le="1259" ce="5">
<drx lb="1259" cb="5" le="1259" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="1259" cb="5">
<n52 lb="1259" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="1259" cb="5">
<n52 lb="1259" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="1259" cb="5">
<n45 lb="1259" cb="5">
<flit/>
</n45>
</n32>
</ce>
</dx>
</u>
</sy>
</u>

</Stmt>
</f>
<m name="buildSlotOfVectorInstruction" id="d25a9f0605cb3632e0a3888b5d5cd2fd_0ea25e28e1884a2100720ca42acd2c3d" file="1" linestart="1265" lineend="1311" previous="a1896e068a4912cd198f7c543a4b9cc3_0ea25e28e1884a2100720ca42acd2c3d" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Slot" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1267" cb="11" le="1311" ce="1">
<dst lb="1269" cb="3" le="1269" ce="18">
<exp pvirg="true"/>
<Var nm="Opcode" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="1274" cb="3" le="1274" ce="37">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="1274" cb="31" le="1274" ce="35">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="1274" cb="35">
<exp pvirg="true"/>
<n32 lb="1274" cb="35">
<n10 lb="1274" cb="35">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_e332c5c8bb8a9ebe13354c13cacee326">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1274" cb="35">
<drx lb="1274" cb="35" kind="lvalue" nm="MI"/>
</n32>
</n10>
</n32>
</mte>
</n10>
</Var>
</dst>
<dst lb="1275" cb="3" le="1276" ce="80">
<exp pvirg="true"/>
<Var nm="Src0">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
</Var>
</dst>
<dst lb="1277" cb="3" le="1278" ce="80">
<exp pvirg="true"/>
<Var nm="Src1">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
</Var>
</dst>
<dst lb="1279" cb="3" le="1280" ce="60">
<exp pvirg="true"/>
<Var nm="MIB">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="1279" cb="23" le="1280" ce="59">
<mce lb="1279" cb="23" le="1280" ce="59" nbparm="0" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2">
<exp pvirg="true"/>
<mex lb="1279" cb="23" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="1279" cb="23" le="1280" ce="59">
<mce lb="1279" cb="23" le="1280" ce="59" nbparm="6" id="a1896e068a4912cd198f7c543a4b9cc3_065c76e0a4f5ab8b3d93d47150d06554">
<exp pvirg="true"/>
<mex lb="1279" cb="23" id="a1896e068a4912cd198f7c543a4b9cc3_065c76e0a4f5ab8b3d93d47150d06554" nm="buildDefaultInstruction" arrow="1">
<n19 lb="1279" cb="23"/>
</mex>
<drx lb="1280" cb="7" kind="lvalue" nm="MBB"/>
<n10 lb="1280" cb="12">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1280" cb="12">
<drx lb="1280" cb="12" kind="lvalue" nm="I"/>
</n32>
</n10>
<n32 lb="1280" cb="15">
<drx lb="1280" cb="15" kind="lvalue" nm="Opcode"/>
</n32>
<n32 lb="1280" cb="23">
<drx lb="1280" cb="23" kind="lvalue" nm="DstReg"/>
</n32>
<mce lb="1280" cb="31" le="1280" ce="43" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1280" cb="31" le="1280" ce="36" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1280" cb="31">
<drx lb="1280" cb="31" kind="lvalue" nm="Src0"/>
</n32>
</mex>
</mce>
<mce lb="1280" cb="46" le="1280" ce="58" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1280" cb="46" le="1280" ce="51" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1280" cb="46">
<drx lb="1280" cb="46" kind="lvalue" nm="Src1"/>
</n32>
</mex>
</mce>
</mce>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="1281" cb="3" le="1296" ce="4">
<exp pvirg="true"/>
<Var nm="Operands" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
</Var>
</dst>
<dst lb="1298" cb="3" le="1299" ce="53">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
</Var>
</dst>
<fx lb="1303" cb="3" le="1308" ce="3">
<dst lb="1303" cb="8" le="1303" ce="22">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="1303" cb="21">
<n45 lb="1303" cb="21">
<flit/>
</n45>
</n32>
</Var>
</dst>
<xop lb="1303" cb="24" le="1303" ce="28" kind="&lt;">
<n32 lb="1303" cb="24">
<drx lb="1303" cb="24" kind="lvalue" nm="i"/>
</n32>
<n32 lb="1303" cb="28">
<n45 lb="1303" cb="28">
<flit/>
</n45>
</n32>
</xop>
<uo lb="1303" cb="32" le="1303" ce="33" kind="++">
<drx lb="1303" cb="32" kind="lvalue" nm="i"/>
</uo>
<u lb="1303" cb="37" le="1308" ce="3">
<dst lb="1304" cb="5" le="1305" ce="73">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="1304" cb="26" le="1305" ce="72" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1304" cb="26" le="1304" ce="30" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1304" cb="26">
<drx lb="1304" cb="26" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1305" cb="9" le="1305" ce="71">
<mce lb="1305" cb="9" le="1305" ce="71" nbparm="2" id="a1896e068a4912cd198f7c543a4b9cc3_9b1672feb6469bc8f845592b13e0536e">
<exp pvirg="true"/>
<mex lb="1305" cb="9" id="a1896e068a4912cd198f7c543a4b9cc3_9b1672feb6469bc8f845592b13e0536e" nm="getOperandIdx" arrow="1">
<n19 lb="1305" cb="9"/>
</mex>
<n32 lb="1305" cb="23" le="1305" ce="37">
<mce lb="1305" cb="23" le="1305" ce="37" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="1305" cb="23" le="1305" ce="27" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="1305" cb="23">
<n32 lb="1305" cb="23">
<drx lb="1305" cb="23" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</n32>
<ce lb="1305" cb="40" le="1305" ce="70" nbparm="2" id="d25a9f0605cb3632e0a3888b5d5cd2fd_7b1c1c0592679627544017cf8e45ecdb">
<exp pvirg="true"/>
<n32 lb="1305" cb="40">
<drx lb="1305" cb="40" kind="lvalue" id="d25a9f0605cb3632e0a3888b5d5cd2fd_7b1c1c0592679627544017cf8e45ecdb" nm="getSlotedOps"/>
</n32>
<n32 lb="1305" cb="53" le="1305" ce="63">
<n2 lb="1305" cb="53" le="1305" ce="63">
<exp pvirg="true"/>
<n32 lb="1305" cb="53">
<drx lb="1305" cb="53" kind="lvalue" nm="Operands"/>
</n32>
<n32 lb="1305" cb="62">
<drx lb="1305" cb="62" kind="lvalue" nm="i"/>
</n32>
</n2>
</n32>
<n32 lb="1305" cb="66">
<drx lb="1305" cb="66" kind="lvalue" nm="Slot"/>
</n32>
</ce>
</mce>
</n32>
</mce>
</Var>
</dst>
<ocast lb="1306" cb="5" le="1306" ce="5">
<bt name="void"/>
<n46 lb="1306" cb="5" le="1306" ce="5">
<exp pvirg="true"/>
<xop lb="1306" cb="5" le="1306" ce="5" kind="||">
<n46 lb="1306" cb="5" le="1306" ce="5">
<exp pvirg="true"/>
<uo lb="1306" cb="5" le="1306" ce="5" kind="!">
<uo lb="1306" cb="5" le="1306" ce="5" kind="!">
<n46 lb="1306" cb="5" le="1306" ce="5">
<exp pvirg="true"/>
<mce lb="1306" cb="5" le="1306" ce="5" nbparm="0" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5">
<exp pvirg="true"/>
<mex lb="1306" cb="5" le="1306" ce="5" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5" nm="isImm" point="1">
<n32 lb="1306" cb="5">
<drx lb="1306" cb="5" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
</n46>
</uo>
</uo>
</n46>
<n32 lb="1306" cb="5" le="1306" ce="5">
<n46 lb="1306" cb="5" le="1306" ce="5">
<exp pvirg="true"/>
<xop lb="1306" cb="5" le="1306" ce="5" kind=",">
<ce lb="1306" cb="5" le="1306" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="1306" cb="5">
<drx lb="1306" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="1306" cb="5">
<n52 lb="1306" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="1306" cb="5">
<n52 lb="1306" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="1306" cb="5">
<n45 lb="1306" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="1306" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<mce lb="1307" cb="5" le="1307" ce="48" nbparm="3" id="a1896e068a4912cd198f7c543a4b9cc3_31241156682f404e6de95214afbeacba">
<exp pvirg="true"/>
<mex lb="1307" cb="5" id="a1896e068a4912cd198f7c543a4b9cc3_31241156682f404e6de95214afbeacba" nm="setImmOperand" arrow="1">
<n19 lb="1307" cb="5"/>
</mex>
<n32 lb="1307" cb="19">
<drx lb="1307" cb="19" kind="lvalue" nm="MIB"/>
</n32>
<n32 lb="1307" cb="24" le="1307" ce="34">
<n2 lb="1307" cb="24" le="1307" ce="34">
<exp pvirg="true"/>
<n32 lb="1307" cb="24">
<drx lb="1307" cb="24" kind="lvalue" nm="Operands"/>
</n32>
<n32 lb="1307" cb="33">
<drx lb="1307" cb="33" kind="lvalue" nm="i"/>
</n32>
</n2>
</n32>
<mce lb="1307" cb="37" le="1307" ce="47" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="1307" cb="37" le="1307" ce="40" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<n32 lb="1307" cb="37">
<drx lb="1307" cb="37" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
</mce>
</u>
</fx>
<mce lb="1309" cb="3" le="1309" ce="31" nbparm="1" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846">
<exp pvirg="true"/>
<mex lb="1309" cb="3" le="1309" ce="23" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846" nm="setImm" point="1">
<mce lb="1309" cb="3" le="1309" ce="21" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1309" cb="3" le="1309" ce="8" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1309" cb="3">
<drx lb="1309" cb="3" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="1309" cb="19">
<n45 lb="1309" cb="19">
<flit/>
</n45>
</n32>
</mce>
</mex>
<n32 lb="1309" cb="30">
<n45 lb="1309" cb="30"/>
</n32>
</mce>
<rx lb="1310" cb="3" le="1310" ce="10" pvirg="true">
<n32 lb="1310" cb="10">
<drx lb="1310" cb="10" kind="lvalue" nm="MIB"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="buildMovImm" id="d25a9f0605cb3632e0a3888b5d5cd2fd_64da9f985fd9a841a0682160740f6731" file="1" linestart="1313" lineend="1321" previous="a1896e068a4912cd198f7c543a4b9cc3_64da9f985fd9a841a0682160740f6731" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="BB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1316" cb="62" le="1321" ce="1">
<dst lb="1317" cb="3" le="1318" ce="73">
<exp pvirg="true"/>
<Var nm="MovImm">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</Var>
</dst>
<rx lb="1320" cb="3" le="1320" ce="10" pvirg="true">
<n32 lb="1320" cb="10">
<drx lb="1320" cb="10" kind="lvalue" nm="MovImm"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="buildMovInstr" id="d25a9f0605cb3632e0a3888b5d5cd2fd_6b3bb676cc851fef0128f4dcae7eb09d" file="1" linestart="1323" lineend="1327" previous="a1896e068a4912cd198f7c543a4b9cc3_6b3bb676cc851fef0128f4dcae7eb09d" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1325" cb="80" le="1327" ce="1"/>

</Stmt>
</m>
<m name="getOperandIdx" id="d25a9f0605cb3632e0a3888b5d5cd2fd_ff1460d343677fbb2c782809aa4bd582" file="1" linestart="1329" lineend="1331" previous="a1896e068a4912cd198f7c543a4b9cc3_ff1460d343677fbb2c782809aa4bd582" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Op" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1329" cb="77" le="1331" ce="1">
<rx lb="1330" cb="3" le="1330" ce="42" pvirg="true">
<mce lb="1330" cb="10" le="1330" ce="42" nbparm="2" id="a1896e068a4912cd198f7c543a4b9cc3_9b1672feb6469bc8f845592b13e0536e">
<exp pvirg="true"/>
<mex lb="1330" cb="10" id="a1896e068a4912cd198f7c543a4b9cc3_9b1672feb6469bc8f845592b13e0536e" nm="getOperandIdx" arrow="1">
<n19 lb="1330" cb="10"/>
</mex>
<n32 lb="1330" cb="24" le="1330" ce="37">
<mce lb="1330" cb="24" le="1330" ce="37" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="1330" cb="24" le="1330" ce="27" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" point="1">
<drx lb="1330" cb="24" kind="lvalue" nm="MI"/>
</mex>
</mce>
</n32>
<n32 lb="1330" cb="40">
<drx lb="1330" cb="40" kind="lvalue" nm="Op"/>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getOperandIdx" id="d25a9f0605cb3632e0a3888b5d5cd2fd_9b1672feb6469bc8f845592b13e0536e" file="1" linestart="1333" lineend="1335" previous="a1896e068a4912cd198f7c543a4b9cc3_9b1672feb6469bc8f845592b13e0536e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Op" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1333" cb="70" le="1335" ce="1">
<rx lb="1334" cb="3" le="1334" ce="47" pvirg="true">
<n32 lb="1334" cb="10" le="1334" ce="47">
<ce lb="1334" cb="10" le="1334" ce="47" nbparm="2" id="94021f4eb3db4bb5e433d342e7530945_d51003d58bf7b6fcc36536da4fd8271e">
<exp pvirg="true"/>
<n32 lb="1334" cb="10" le="1334" ce="18">
<drx lb="1334" cb="10" le="1334" ce="18" kind="lvalue" id="94021f4eb3db4bb5e433d342e7530945_d51003d58bf7b6fcc36536da4fd8271e" nm="getNamedOperandIdx"/>
</n32>
<n32 lb="1334" cb="37">
<n32 lb="1334" cb="37">
<drx lb="1334" cb="37" kind="lvalue" nm="Opcode"/>
</n32>
</n32>
<n32 lb="1334" cb="45">
<n32 lb="1334" cb="45">
<drx lb="1334" cb="45" kind="lvalue" nm="Op"/>
</n32>
</n32>
</ce>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="setImmOperand" id="d25a9f0605cb3632e0a3888b5d5cd2fd_31241156682f404e6de95214afbeacba" file="1" linestart="1337" lineend="1343" previous="a1896e068a4912cd198f7c543a4b9cc3_31241156682f404e6de95214afbeacba" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Op" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Imm" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1338" cb="54" le="1343" ce="1">
<dst lb="1339" cb="3" le="1339" ce="35">
<exp pvirg="true"/>
<Var nm="Idx" value="true">
<bt name="int"/>
<mce lb="1339" cb="13" le="1339" ce="34" nbparm="2" id="a1896e068a4912cd198f7c543a4b9cc3_ff1460d343677fbb2c782809aa4bd582">
<exp pvirg="true"/>
<mex lb="1339" cb="13" id="a1896e068a4912cd198f7c543a4b9cc3_ff1460d343677fbb2c782809aa4bd582" nm="getOperandIdx" arrow="1">
<n19 lb="1339" cb="13"/>
</mex>
<n32 lb="1339" cb="27" le="1339" ce="28">
<uo lb="1339" cb="27" le="1339" ce="28" kind="*">
<n32 lb="1339" cb="28">
<drx lb="1339" cb="28" kind="lvalue" nm="MI"/>
</n32>
</uo>
</n32>
<n32 lb="1339" cb="32">
<drx lb="1339" cb="32" kind="lvalue" nm="Op"/>
</n32>
</mce>
</Var>
</dst>
<ocast lb="1340" cb="3" le="1340" ce="3">
<bt name="void"/>
<n46 lb="1340" cb="3" le="1340" ce="3">
<exp pvirg="true"/>
<xop lb="1340" cb="3" le="1340" ce="3" kind="||">
<n46 lb="1340" cb="3" le="1340" ce="3">
<exp pvirg="true"/>
<uo lb="1340" cb="3" le="1340" ce="3" kind="!">
<uo lb="1340" cb="3" le="1340" ce="3" kind="!">
<n46 lb="1340" cb="3" le="1340" ce="3">
<exp pvirg="true"/>
<xop lb="1340" cb="3" le="1340" ce="3" kind="&amp;&amp;">
<xop lb="1340" cb="3" le="1340" ce="3" kind="!=">
<n32 lb="1340" cb="3">
<drx lb="1340" cb="3" kind="lvalue" nm="Idx"/>
</n32>
<uo lb="1340" cb="3" le="1340" ce="3" kind="-">
<n45 lb="1340" cb="3">
<flit/>
</n45>
</uo>
</xop>
<n32 lb="1340" cb="3">
<n32 lb="1340" cb="3">
<n52 lb="1340" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="1340" cb="3" le="1340" ce="3">
<n46 lb="1340" cb="3" le="1340" ce="3">
<exp pvirg="true"/>
<xop lb="1340" cb="3" le="1340" ce="3" kind=",">
<ce lb="1340" cb="3" le="1340" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="1340" cb="3">
<drx lb="1340" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="1340" cb="3">
<n52 lb="1340" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="1340" cb="3">
<n52 lb="1340" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="1340" cb="3">
<n45 lb="1340" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="1340" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<ocast lb="1341" cb="3" le="1341" ce="3">
<bt name="void"/>
<n46 lb="1341" cb="3" le="1341" ce="3">
<exp pvirg="true"/>
<xop lb="1341" cb="3" le="1341" ce="3" kind="||">
<n46 lb="1341" cb="3" le="1341" ce="3">
<exp pvirg="true"/>
<uo lb="1341" cb="3" le="1341" ce="3" kind="!">
<uo lb="1341" cb="3" le="1341" ce="3" kind="!">
<n46 lb="1341" cb="3" le="1341" ce="3">
<exp pvirg="true"/>
<mce lb="1341" cb="3" le="1341" ce="3" nbparm="0" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5">
<exp pvirg="true"/>
<mex lb="1341" cb="3" le="1341" ce="3" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5" nm="isImm" point="1">
<n32 lb="1341" cb="3" le="1341" ce="3">
<mce lb="1341" cb="3" le="1341" ce="3" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1341" cb="3" le="1341" ce="3" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1341" cb="3">
<drx lb="1341" cb="3" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1341" cb="3">
<n32 lb="1341" cb="3">
<drx lb="1341" cb="3" kind="lvalue" nm="Idx"/>
</n32>
</n32>
</mce>
</n32>
</mex>
</mce>
</n46>
</uo>
</uo>
</n46>
<n32 lb="1341" cb="3" le="1341" ce="3">
<n46 lb="1341" cb="3" le="1341" ce="3">
<exp pvirg="true"/>
<xop lb="1341" cb="3" le="1341" ce="3" kind=",">
<ce lb="1341" cb="3" le="1341" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="1341" cb="3">
<drx lb="1341" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="1341" cb="3">
<n52 lb="1341" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="1341" cb="3">
<n52 lb="1341" cb="3"/>
</n32>
<n32 lb="1341" cb="3">
<n45 lb="1341" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="1341" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<mce lb="1342" cb="3" le="1342" ce="33" nbparm="1" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846">
<exp pvirg="true"/>
<mex lb="1342" cb="3" le="1342" ce="23" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846" nm="setImm" point="1">
<mce lb="1342" cb="3" le="1342" ce="21" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1342" cb="3" le="1342" ce="7" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1342" cb="3">
<drx lb="1342" cb="3" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1342" cb="18">
<n32 lb="1342" cb="18">
<drx lb="1342" cb="18" kind="lvalue" nm="Idx"/>
</n32>
</n32>
</mce>
</mex>
<n32 lb="1342" cb="30">
<drx lb="1342" cb="30" kind="lvalue" nm="Imm"/>
</n32>
</mce>
</u>

</Stmt>
</m>
<m name="hasFlagOperand" id="d25a9f0605cb3632e0a3888b5d5cd2fd_18f344a19eda3a911bd3d321c43b4826" file="1" linestart="1349" lineend="1351" previous="a1896e068a4912cd198f7c543a4b9cc3_18f344a19eda3a911bd3d321c43b4826" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1349" cb="66" le="1351" ce="1"/>

</Stmt>
</m>
<m name="getFlagOp" id="d25a9f0605cb3632e0a3888b5d5cd2fd_c508654592c4098b49c7f5bd279dd984" file="1" linestart="1353" lineend="1406" previous="a1896e068a4912cd198f7c543a4b9cc3_c508654592c4098b49c7f5bd279dd984" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineOperand &amp;">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SrcIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="286" cb="65">
<n45 lb="286" cb="65">
<flit/>
</n45>
</n32>

</Stmt>
</p>
<p name="Flag" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="287" cb="45">
<n45 lb="287" cb="45"/>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="1354" cb="63" le="1406" ce="1">
<dst lb="1355" cb="3" le="1355" ce="54">
<exp pvirg="true"/>
<Var nm="TargetFlags" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="1356" cb="3" le="1356" ce="20">
<exp pvirg="true"/>
<Var nm="FlagIndex" value="true">
<bt name="int"/>
<n45 lb="1356" cb="19"/>
</Var>
</dst>
<if lb="1357" cb="3" le="1401" ce="3" else="true" elselb="1397" elsecb="10">
<xop lb="1357" cb="7" le="1357" ce="15" kind="!=">
<n32 lb="1357" cb="7">
<drx lb="1357" cb="7" kind="lvalue" nm="Flag"/>
</n32>
<n32 lb="1357" cb="15">
<n45 lb="1357" cb="15"/>
</n32>
</xop>
<u lb="1357" cb="18" le="1397" ce="3">
<ocast lb="1361" cb="5" le="1361" ce="5">
<bt name="void"/>
<n46 lb="1361" cb="5" le="1361" ce="5">
<exp pvirg="true"/>
<xop lb="1361" cb="5" le="1361" ce="5" kind="||">
<n46 lb="1361" cb="5" le="1361" ce="5">
<exp pvirg="true"/>
<uo lb="1361" cb="5" le="1361" ce="5" kind="!">
<uo lb="1361" cb="5" le="1361" ce="5" kind="!">
<n32 lb="1361" cb="5" le="1361" ce="5">
<n46 lb="1361" cb="5" le="1361" ce="5">
<exp pvirg="true"/>
<n46 lb="1361" cb="5" le="1361" ce="5">
<exp pvirg="true"/>
<xop lb="1361" cb="5" le="1361" ce="5" kind="&amp;">
<n32 lb="1361" cb="5" le="1361" ce="5">
<n46 lb="1361" cb="5" le="1361" ce="5">
<exp pvirg="true"/>
<drx lb="1361" cb="5" kind="lvalue" nm="TargetFlags"/>
</n46>
</n32>
<n32 lb="1361" cb="5" le="1361" ce="5">
<drx lb="1361" cb="5" le="1361" ce="5" id="8a405bc59ef2d972356b3c5ea7ac2e78_ef93e876421343d7176b63e373c37cc5" nm="NATIVE_OPERANDS"/>
</n32>
</xop>
</n46>
</n46>
</n32>
</uo>
</uo>
</n46>
<n32 lb="1361" cb="5" le="1361" ce="5">
<n46 lb="1361" cb="5" le="1361" ce="5">
<exp pvirg="true"/>
<xop lb="1361" cb="5" le="1361" ce="5" kind=",">
<ce lb="1361" cb="5" le="1361" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="1361" cb="5">
<drx lb="1361" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="1361" cb="5">
<n52 lb="1361" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="1361" cb="5">
<n52 lb="1361" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="1361" cb="5">
<n45 lb="1361" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="1361" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="1362" cb="5" le="1362" ce="74">
<exp pvirg="true"/>
<Var nm="IsOP3" value="true">
<bt name="bool"/>
<xop lb="1362" cb="18" le="1362" ce="71" kind="==">
<n46 lb="1362" cb="18" le="1362" ce="51">
<exp pvirg="true"/>
<xop lb="1362" cb="19" le="1362" ce="48" kind="&amp;">
<n32 lb="1362" cb="19">
<drx lb="1362" cb="19" kind="lvalue" nm="TargetFlags"/>
</n32>
<n32 lb="1362" cb="33" le="1362" ce="48">
<drx lb="1362" cb="33" le="1362" ce="48" id="8a405bc59ef2d972356b3c5ea7ac2e78_673ccf097e4342a5ecda3af2c0aeed20" nm="OP3"/>
</n32>
</xop>
</n46>
<n32 lb="1362" cb="56" le="1362" ce="71">
<drx lb="1362" cb="56" le="1362" ce="71" id="8a405bc59ef2d972356b3c5ea7ac2e78_673ccf097e4342a5ecda3af2c0aeed20" nm="OP3"/>
</n32>
</xop>
</Var>
</dst>
<sy lb="1363" cb="5" le="1395" ce="5">
<n32 lb="1363" cb="13">
<drx lb="1363" cb="13" kind="lvalue" nm="Flag"/>
</n32>
<u lb="1363" cb="19" le="1395" ce="5">
<cax lb="1364" cb="5">
<n32 lb="1364" cb="10" le="1364" ce="10">
<n46 lb="1364" cb="10" le="1364" ce="10">
<exp pvirg="true"/>
<xop lb="1364" cb="10" le="1364" ce="10" kind="&lt;&lt;">
<n45 lb="1364" cb="10">
<flit/>
</n45>
<n45 lb="1364" cb="10"/>
</xop>
</n46>
</n32>
<n59/>
</cax>
<bks lb="1366" cb="7"/>
<cax lb="1367" cb="5">
<n32 lb="1367" cb="10" le="1367" ce="10">
<n46 lb="1367" cb="10" le="1367" ce="10">
<exp pvirg="true"/>
<xop lb="1367" cb="10" le="1367" ce="10" kind="&lt;&lt;">
<n45 lb="1367" cb="10"/>
<n45 lb="1367" cb="10">
<flit/>
</n45>
</xop>
</n46>
</n32>
<n59/>
</cax>
<bks lb="1369" cb="7"/>
<cax lb="1370" cb="5">
<n32 lb="1370" cb="10" le="1370" ce="10">
<n46 lb="1370" cb="10" le="1370" ce="10">
<exp pvirg="true"/>
<xop lb="1370" cb="10" le="1370" ce="10" kind="&lt;&lt;">
<n45 lb="1370" cb="10"/>
<n45 lb="1370" cb="10">
<flit/>
</n45>
</xop>
</n46>
</n32>
<cax lb="1371" cb="5">
<n32 lb="1371" cb="10" le="1371" ce="10">
<n46 lb="1371" cb="10" le="1371" ce="10">
<exp pvirg="true"/>
<xop lb="1371" cb="10" le="1371" ce="10" kind="&lt;&lt;">
<n45 lb="1371" cb="10"/>
<n45 lb="1371" cb="10">
<flit/>
</n45>
</xop>
</n46>
</n32>
<n59/>
</cax>
</cax>
<bks lb="1373" cb="7"/>
<cax lb="1374" cb="5" le="1379" ce="7">
<n32 lb="1374" cb="10" le="1374" ce="10">
<n46 lb="1374" cb="10" le="1374" ce="10">
<exp pvirg="true"/>
<xop lb="1374" cb="10" le="1374" ce="10" kind="&lt;&lt;">
<n45 lb="1374" cb="10"/>
<n45 lb="1374" cb="10"/>
</xop>
</n46>
</n32>
<sy lb="1375" cb="7" le="1379" ce="7">
<n32 lb="1375" cb="15">
<drx lb="1375" cb="15" kind="lvalue" nm="SrcIdx"/>
</n32>
<u lb="1375" cb="23" le="1379" ce="7">
<cax lb="1376" cb="7">
<n32 lb="1376" cb="12">
<n45 lb="1376" cb="12"/>
</n32>
<n59/>
</cax>
<bks lb="1376" cb="73"/>
<cax lb="1377" cb="7">
<n32 lb="1377" cb="12">
<n45 lb="1377" cb="12"/>
</n32>
<n59/>
</cax>
<bks lb="1377" cb="73"/>
<cax lb="1378" cb="7">
<n32 lb="1378" cb="12">
<n45 lb="1378" cb="12">
<flit/>
</n45>
</n32>
<n59/>
</cax>
<bks lb="1378" cb="73"/>
</u>
</sy>
</cax>
<bks lb="1380" cb="7"/>
<cax lb="1382" cb="5" le="1383" ce="7">
<n32 lb="1382" cb="10" le="1382" ce="10">
<n46 lb="1382" cb="10" le="1382" ce="10">
<exp pvirg="true"/>
<xop lb="1382" cb="10" le="1382" ce="10" kind="&lt;&lt;">
<n45 lb="1382" cb="10"/>
<n45 lb="1382" cb="10"/>
</xop>
</n46>
</n32>
<ocast lb="1383" cb="7" le="1383" ce="7">
<bt name="void"/>
<n46 lb="1383" cb="7" le="1383" ce="7">
<exp pvirg="true"/>
<xop lb="1383" cb="7" le="1383" ce="7" kind="||">
<n46 lb="1383" cb="7" le="1383" ce="7">
<exp pvirg="true"/>
<uo lb="1383" cb="7" le="1383" ce="7" kind="!">
<uo lb="1383" cb="7" le="1383" ce="7" kind="!">
<n46 lb="1383" cb="7" le="1383" ce="7">
<exp pvirg="true"/>
<xop lb="1383" cb="7" le="1383" ce="7" kind="&amp;&amp;">
<uo lb="1383" cb="7" le="1383" ce="7" kind="!">
<n32 lb="1383" cb="7">
<drx lb="1383" cb="7" kind="lvalue" nm="IsOP3"/>
</n32>
</uo>
<n32 lb="1383" cb="7" le="1383" ce="7">
<n32 lb="1383" cb="7" le="1383" ce="7">
<n52 lb="1383" cb="7" le="1383" ce="7">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="1383" cb="7" le="1383" ce="7">
<n46 lb="1383" cb="7" le="1383" ce="7">
<exp pvirg="true"/>
<xop lb="1383" cb="7" le="1383" ce="7" kind=",">
<ce lb="1383" cb="7" le="1383" ce="7" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="1383" cb="7">
<drx lb="1383" cb="7" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="1383" cb="7">
<n52 lb="1383" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="1383" cb="7">
<n52 lb="1383" cb="7"/>
</n32>
<n32 lb="1383" cb="7">
<n45 lb="1383" cb="7">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="1383" cb="7"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</cax>
<ocast lb="1385" cb="7" le="1385" ce="13">
<bt name="void"/>
<drx lb="1385" cb="13" kind="lvalue" nm="IsOP3"/>
</ocast>
<sy lb="1386" cb="7" le="1389" ce="7">
<n32 lb="1386" cb="15">
<drx lb="1386" cb="15" kind="lvalue" nm="SrcIdx"/>
</n32>
<u lb="1386" cb="23" le="1389" ce="7">
<cax lb="1387" cb="7">
<n32 lb="1387" cb="12">
<n45 lb="1387" cb="12"/>
</n32>
<n59/>
</cax>
<bks lb="1387" cb="73"/>
<cax lb="1388" cb="7">
<n32 lb="1388" cb="12">
<n45 lb="1388" cb="12"/>
</n32>
<n59/>
</cax>
<bks lb="1388" cb="73"/>
</u>
</sy>
<bks lb="1390" cb="7"/>
<dx lb="1392" cb="5" le="1393" ce="20">
<xop lb="1393" cb="7" le="1393" ce="20" kind="=">
<drx lb="1393" cb="7" kind="lvalue" nm="FlagIndex"/>
<uo lb="1393" cb="19" le="1393" ce="20" kind="-">
<n45 lb="1393" cb="20"/>
</uo>
</xop>
</dx>
<bks lb="1394" cb="7"/>
</u>
</sy>
<ocast lb="1396" cb="5" le="1396" ce="5">
<bt name="void"/>
<n46 lb="1396" cb="5" le="1396" ce="5">
<exp pvirg="true"/>
<xop lb="1396" cb="5" le="1396" ce="5" kind="||">
<n46 lb="1396" cb="5" le="1396" ce="5">
<exp pvirg="true"/>
<uo lb="1396" cb="5" le="1396" ce="5" kind="!">
<uo lb="1396" cb="5" le="1396" ce="5" kind="!">
<n46 lb="1396" cb="5" le="1396" ce="5">
<exp pvirg="true"/>
<xop lb="1396" cb="5" le="1396" ce="5" kind="&amp;&amp;">
<xop lb="1396" cb="5" le="1396" ce="5" kind="!=">
<n32 lb="1396" cb="5">
<drx lb="1396" cb="5" kind="lvalue" nm="FlagIndex"/>
</n32>
<uo lb="1396" cb="5" le="1396" ce="5" kind="-">
<n45 lb="1396" cb="5"/>
</uo>
</xop>
<n32 lb="1396" cb="5">
<n32 lb="1396" cb="5">
<n52 lb="1396" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="1396" cb="5" le="1396" ce="5">
<n46 lb="1396" cb="5" le="1396" ce="5">
<exp pvirg="true"/>
<xop lb="1396" cb="5" le="1396" ce="5" kind=",">
<ce lb="1396" cb="5" le="1396" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="1396" cb="5">
<drx lb="1396" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="1396" cb="5">
<n52 lb="1396" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="1396" cb="5">
<n52 lb="1396" cb="5"/>
</n32>
<n32 lb="1396" cb="5">
<n45 lb="1396" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="1396" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</u>
<u lb="1397" cb="10" le="1401" ce="3">
<xop lb="1398" cb="7" le="1398" ce="19" kind="=">
<drx lb="1398" cb="7" kind="lvalue" nm="FlagIndex"/>
<n32 lb="1398" cb="19" le="1398" ce="19">
<n46 lb="1398" cb="19" le="1398" ce="19">
<exp pvirg="true"/>
<xop lb="1398" cb="19" le="1398" ce="19" kind="&amp;">
<n46 lb="1398" cb="19" le="1398" ce="19">
<exp pvirg="true"/>
<xop lb="1398" cb="19" le="1398" ce="19" kind="&gt;&gt;">
<n32 lb="1398" cb="19" le="1398" ce="19">
<n46 lb="1398" cb="19" le="1398" ce="19">
<exp pvirg="true"/>
<drx lb="1398" cb="19" kind="lvalue" nm="TargetFlags"/>
</n46>
</n32>
<n45 lb="1398" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="1398" cb="19">
<n45 lb="1398" cb="19"/>
</n32>
</xop>
</n46>
</n32>
</xop>
<ocast lb="1399" cb="7" le="1399" ce="7">
<bt name="void"/>
<n46 lb="1399" cb="7" le="1399" ce="7">
<exp pvirg="true"/>
<xop lb="1399" cb="7" le="1399" ce="7" kind="||">
<n46 lb="1399" cb="7" le="1399" ce="7">
<exp pvirg="true"/>
<uo lb="1399" cb="7" le="1399" ce="7" kind="!">
<uo lb="1399" cb="7" le="1399" ce="7" kind="!">
<n46 lb="1399" cb="7" le="1399" ce="7">
<exp pvirg="true"/>
<xop lb="1399" cb="7" le="1399" ce="7" kind="&amp;&amp;">
<xop lb="1399" cb="7" le="1399" ce="7" kind="!=">
<n32 lb="1399" cb="7">
<drx lb="1399" cb="7" kind="lvalue" nm="FlagIndex"/>
</n32>
<n45 lb="1399" cb="7"/>
</xop>
<n32 lb="1399" cb="7">
<n32 lb="1399" cb="7">
<n52 lb="1399" cb="7">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="1399" cb="7" le="1399" ce="7">
<n46 lb="1399" cb="7" le="1399" ce="7">
<exp pvirg="true"/>
<xop lb="1399" cb="7" le="1399" ce="7" kind=",">
<ce lb="1399" cb="7" le="1399" ce="7" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="1399" cb="7">
<drx lb="1399" cb="7" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="1399" cb="7">
<n52 lb="1399" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="1399" cb="7">
<n52 lb="1399" cb="7"/>
</n32>
<n32 lb="1399" cb="7">
<n45 lb="1399" cb="7">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="1399" cb="7"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</u>
</if>
<dst lb="1403" cb="3" le="1403" ce="53">
<exp pvirg="true"/>
<Var nm="FlagOp">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="1403" cb="28" le="1403" ce="52" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1403" cb="28" le="1403" ce="32" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1403" cb="28">
<drx lb="1403" cb="28" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1403" cb="43">
<n32 lb="1403" cb="43">
<drx lb="1403" cb="43" kind="lvalue" nm="FlagIndex"/>
</n32>
</n32>
</mce>
</Var>
</dst>
<ocast lb="1404" cb="3" le="1404" ce="3">
<bt name="void"/>
<n46 lb="1404" cb="3" le="1404" ce="3">
<exp pvirg="true"/>
<xop lb="1404" cb="3" le="1404" ce="3" kind="||">
<n46 lb="1404" cb="3" le="1404" ce="3">
<exp pvirg="true"/>
<uo lb="1404" cb="3" le="1404" ce="3" kind="!">
<uo lb="1404" cb="3" le="1404" ce="3" kind="!">
<n46 lb="1404" cb="3" le="1404" ce="3">
<exp pvirg="true"/>
<mce lb="1404" cb="3" le="1404" ce="3" nbparm="0" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5">
<exp pvirg="true"/>
<mex lb="1404" cb="3" le="1404" ce="3" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5" nm="isImm" point="1">
<n32 lb="1404" cb="3">
<drx lb="1404" cb="3" kind="lvalue" nm="FlagOp"/>
</n32>
</mex>
</mce>
</n46>
</uo>
</uo>
</n46>
<n32 lb="1404" cb="3" le="1404" ce="3">
<n46 lb="1404" cb="3" le="1404" ce="3">
<exp pvirg="true"/>
<xop lb="1404" cb="3" le="1404" ce="3" kind=",">
<ce lb="1404" cb="3" le="1404" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="1404" cb="3">
<drx lb="1404" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="1404" cb="3">
<n52 lb="1404" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="1404" cb="3">
<n52 lb="1404" cb="3"/>
</n32>
<n32 lb="1404" cb="3">
<n45 lb="1404" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="1404" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="1405" cb="3" le="1405" ce="10" pvirg="true">
<drx lb="1405" cb="10" kind="lvalue" nm="FlagOp"/>
</rx>
</u>

</Stmt>
</m>
<m name="addFlag" id="d25a9f0605cb3632e0a3888b5d5cd2fd_92e0045ef1427e783d7c539bdaa84cfc" file="1" linestart="1408" lineend="1427" previous="a1896e068a4912cd198f7c543a4b9cc3_92e0045ef1427e783d7c539bdaa84cfc" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Operand" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Flag" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1409" cb="50" le="1427" ce="1">
<dst lb="1410" cb="3" le="1410" ce="54">
<exp pvirg="true"/>
<Var nm="TargetFlags" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<if lb="1411" cb="3" le="1413" ce="3">
<xop lb="1411" cb="7" le="1411" ce="15" kind="==">
<n32 lb="1411" cb="7">
<drx lb="1411" cb="7" kind="lvalue" nm="Flag"/>
</n32>
<n32 lb="1411" cb="15">
<n45 lb="1411" cb="15">
<flit/>
</n45>
</n32>
</xop>
<u lb="1411" cb="18" le="1413" ce="3">
<rx lb="1412" cb="5" pvirg="true"/>
</u>
</if>
<if lb="1414" cb="3" le="1426" ce="3" else="true" elselb="1423" elsecb="10">
<n32 lb="1414" cb="7" le="1414" ce="7">
<n46 lb="1414" cb="7" le="1414" ce="7">
<exp pvirg="true"/>
<xop lb="1414" cb="7" le="1414" ce="7" kind="&amp;">
<n32 lb="1414" cb="7" le="1414" ce="7">
<n46 lb="1414" cb="7" le="1414" ce="7">
<exp pvirg="true"/>
<drx lb="1414" cb="7" kind="lvalue" nm="TargetFlags"/>
</n46>
</n32>
<n32 lb="1414" cb="7" le="1414" ce="7">
<drx lb="1414" cb="7" le="1414" ce="7" id="8a405bc59ef2d972356b3c5ea7ac2e78_ef93e876421343d7176b63e373c37cc5" nm="NATIVE_OPERANDS"/>
</n32>
</xop>
</n46>
</n32>
<u lb="1414" cb="41" le="1423" ce="3">
<dst lb="1415" cb="5" le="1415" ce="58">
<exp pvirg="true"/>
<Var nm="FlagOp">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="1415" cb="30" le="1415" ce="57" nbparm="3" id="a1896e068a4912cd198f7c543a4b9cc3_c508654592c4098b49c7f5bd279dd984">
<exp pvirg="true"/>
<mex lb="1415" cb="30" id="a1896e068a4912cd198f7c543a4b9cc3_c508654592c4098b49c7f5bd279dd984" nm="getFlagOp" arrow="1">
<n19 lb="1415" cb="30"/>
</mex>
<n32 lb="1415" cb="40">
<drx lb="1415" cb="40" kind="lvalue" nm="MI"/>
</n32>
<n32 lb="1415" cb="44">
<drx lb="1415" cb="44" kind="lvalue" nm="Operand"/>
</n32>
<n32 lb="1415" cb="53">
<drx lb="1415" cb="53" kind="lvalue" nm="Flag"/>
</n32>
</mce>
</Var>
</dst>
<if lb="1416" cb="5" le="1422" ce="5" else="true" elselb="1418" elsecb="12">
<xop lb="1416" cb="9" le="1416" ce="17" kind="==">
<n32 lb="1416" cb="9">
<drx lb="1416" cb="9" kind="lvalue" nm="Flag"/>
</n32>
<n32 lb="1416" cb="17" le="1416" ce="17">
<n46 lb="1416" cb="17" le="1416" ce="17">
<exp pvirg="true"/>
<xop lb="1416" cb="17" le="1416" ce="17" kind="&lt;&lt;">
<n45 lb="1416" cb="17">
<flit/>
</n45>
<n45 lb="1416" cb="17">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
<u lb="1416" cb="35" le="1418" ce="5">
<mce lb="1417" cb="7" le="1417" ce="42" nbparm="3" id="a1896e068a4912cd198f7c543a4b9cc3_5f7612b77c0e705253fc259580fa806d">
<exp pvirg="true"/>
<mex lb="1417" cb="7" id="a1896e068a4912cd198f7c543a4b9cc3_5f7612b77c0e705253fc259580fa806d" nm="clearFlag" arrow="1">
<n19 lb="1417" cb="7"/>
</mex>
<n32 lb="1417" cb="17">
<drx lb="1417" cb="17" kind="lvalue" nm="MI"/>
</n32>
<n32 lb="1417" cb="21">
<drx lb="1417" cb="21" kind="lvalue" nm="Operand"/>
</n32>
<n32 lb="1417" cb="30" le="1417" ce="30">
<n46 lb="1417" cb="30" le="1417" ce="30">
<exp pvirg="true"/>
<xop lb="1417" cb="30" le="1417" ce="30" kind="&lt;&lt;">
<n45 lb="1417" cb="30"/>
<n45 lb="1417" cb="30">
<flit/>
</n45>
</xop>
</n46>
</n32>
</mce>
</u>
<if lb="1418" cb="12" le="1422" ce="5" else="true" elselb="1420" elsecb="12">
<xop lb="1418" cb="16" le="1418" ce="24" kind="==">
<n32 lb="1418" cb="16">
<drx lb="1418" cb="16" kind="lvalue" nm="Flag"/>
</n32>
<n32 lb="1418" cb="24" le="1418" ce="24">
<n46 lb="1418" cb="24" le="1418" ce="24">
<exp pvirg="true"/>
<xop lb="1418" cb="24" le="1418" ce="24" kind="&lt;&lt;">
<n45 lb="1418" cb="24"/>
<n45 lb="1418" cb="24">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
<u lb="1418" cb="38" le="1420" ce="5">
<mce lb="1419" cb="7" le="1419" ce="34" nbparm="3" id="a1896e068a4912cd198f7c543a4b9cc3_5f7612b77c0e705253fc259580fa806d">
<exp pvirg="true"/>
<mex lb="1419" cb="7" id="a1896e068a4912cd198f7c543a4b9cc3_5f7612b77c0e705253fc259580fa806d" nm="clearFlag" arrow="1">
<n19 lb="1419" cb="7"/>
</mex>
<n32 lb="1419" cb="17">
<drx lb="1419" cb="17" kind="lvalue" nm="MI"/>
</n32>
<n32 lb="1419" cb="21">
<drx lb="1419" cb="21" kind="lvalue" nm="Operand"/>
</n32>
<n32 lb="1419" cb="30">
<drx lb="1419" cb="30" kind="lvalue" nm="Flag"/>
</n32>
</mce>
</u>
<u lb="1420" cb="12" le="1422" ce="5">
<mce lb="1421" cb="7" le="1421" ce="22" nbparm="1" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846">
<exp pvirg="true"/>
<mex lb="1421" cb="7" le="1421" ce="14" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846" nm="setImm" point="1">
<drx lb="1421" cb="7" kind="lvalue" nm="FlagOp"/>
</mex>
<n32 lb="1421" cb="21">
<n45 lb="1421" cb="21"/>
</n32>
</mce>
</u>
</if>
</if>
</u>
<u lb="1423" cb="10" le="1426" ce="3">
<dst lb="1424" cb="7" le="1424" ce="54">
<exp pvirg="true"/>
<Var nm="FlagOp">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="1424" cb="32" le="1424" ce="53" nbparm="3" id="a1896e068a4912cd198f7c543a4b9cc3_c508654592c4098b49c7f5bd279dd984">
<exp pvirg="true"/>
<mex lb="1424" cb="32" id="a1896e068a4912cd198f7c543a4b9cc3_c508654592c4098b49c7f5bd279dd984" nm="getFlagOp" arrow="1">
<n19 lb="1424" cb="32"/>
</mex>
<n32 lb="1424" cb="42">
<drx lb="1424" cb="42" kind="lvalue" nm="MI"/>
</n32>
<n32 lb="1424" cb="46">
<drx lb="1424" cb="46" kind="lvalue" nm="Operand"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</Var>
</dst>
<mce lb="1425" cb="7" le="1425" ce="73" nbparm="1" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846">
<exp pvirg="true"/>
<mex lb="1425" cb="7" le="1425" ce="14" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846" nm="setImm" point="1">
<drx lb="1425" cb="7" kind="lvalue" nm="FlagOp"/>
</mex>
<xop lb="1425" cb="21" le="1425" ce="72" kind="|">
<mce lb="1425" cb="21" le="1425" ce="35" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="1425" cb="21" le="1425" ce="28" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<n32 lb="1425" cb="21">
<drx lb="1425" cb="21" kind="lvalue" nm="FlagOp"/>
</n32>
</mex>
</mce>
<n32 lb="1425" cb="39" le="1425" ce="72">
<n46 lb="1425" cb="39" le="1425" ce="72">
<exp pvirg="true"/>
<xop lb="1425" cb="40" le="1425" ce="71" kind="&lt;&lt;">
<n32 lb="1425" cb="40">
<drx lb="1425" cb="40" kind="lvalue" nm="Flag"/>
</n32>
<n46 lb="1425" cb="48" le="1425" ce="71">
<exp pvirg="true"/>
<xop lb="1425" cb="49" le="1425" ce="64" kind="*">
<n32 lb="1425" cb="49">
<n45 lb="1425" cb="49">
<flit/>
</n45>
</n32>
<n32 lb="1425" cb="64">
<drx lb="1425" cb="64" kind="lvalue" nm="Operand"/>
</n32>
</xop>
</n46>
</xop>
</n46>
</n32>
</xop>
</mce>
</u>
</if>
</u>

</Stmt>
</m>
<m name="clearFlag" id="d25a9f0605cb3632e0a3888b5d5cd2fd_5f7612b77c0e705253fc259580fa806d" file="1" linestart="1429" lineend="1441" previous="a1896e068a4912cd198f7c543a4b9cc3_5f7612b77c0e705253fc259580fa806d" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Operand" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Flag" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1430" cb="52" le="1441" ce="1">
<dst lb="1431" cb="3" le="1431" ce="54">
<exp pvirg="true"/>
<Var nm="TargetFlags" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<if lb="1432" cb="3" le="1440" ce="3" else="true" elselb="1435" elsecb="10">
<n32 lb="1432" cb="7" le="1432" ce="7">
<n46 lb="1432" cb="7" le="1432" ce="7">
<exp pvirg="true"/>
<xop lb="1432" cb="7" le="1432" ce="7" kind="&amp;">
<n32 lb="1432" cb="7" le="1432" ce="7">
<n46 lb="1432" cb="7" le="1432" ce="7">
<exp pvirg="true"/>
<drx lb="1432" cb="7" kind="lvalue" nm="TargetFlags"/>
</n46>
</n32>
<n32 lb="1432" cb="7" le="1432" ce="7">
<drx lb="1432" cb="7" le="1432" ce="7" id="8a405bc59ef2d972356b3c5ea7ac2e78_ef93e876421343d7176b63e373c37cc5" nm="NATIVE_OPERANDS"/>
</n32>
</xop>
</n46>
</n32>
<u lb="1432" cb="41" le="1435" ce="3">
<dst lb="1433" cb="5" le="1433" ce="58">
<exp pvirg="true"/>
<Var nm="FlagOp">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="1433" cb="30" le="1433" ce="57" nbparm="3" id="a1896e068a4912cd198f7c543a4b9cc3_c508654592c4098b49c7f5bd279dd984">
<exp pvirg="true"/>
<mex lb="1433" cb="30" id="a1896e068a4912cd198f7c543a4b9cc3_c508654592c4098b49c7f5bd279dd984" nm="getFlagOp" arrow="1">
<n19 lb="1433" cb="30"/>
</mex>
<n32 lb="1433" cb="40">
<drx lb="1433" cb="40" kind="lvalue" nm="MI"/>
</n32>
<n32 lb="1433" cb="44">
<drx lb="1433" cb="44" kind="lvalue" nm="Operand"/>
</n32>
<n32 lb="1433" cb="53">
<drx lb="1433" cb="53" kind="lvalue" nm="Flag"/>
</n32>
</mce>
</Var>
</dst>
<mce lb="1434" cb="5" le="1434" ce="20" nbparm="1" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846">
<exp pvirg="true"/>
<mex lb="1434" cb="5" le="1434" ce="12" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846" nm="setImm" point="1">
<drx lb="1434" cb="5" kind="lvalue" nm="FlagOp"/>
</mex>
<n32 lb="1434" cb="19">
<n45 lb="1434" cb="19">
<flit/>
</n45>
</n32>
</mce>
</u>
<u lb="1435" cb="10" le="1440" ce="3">
<dst lb="1436" cb="5" le="1436" ce="43">
<exp pvirg="true"/>
<Var nm="FlagOp">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="1436" cb="30" le="1436" ce="42" nbparm="3" id="a1896e068a4912cd198f7c543a4b9cc3_c508654592c4098b49c7f5bd279dd984">
<exp pvirg="true"/>
<mex lb="1436" cb="30" id="a1896e068a4912cd198f7c543a4b9cc3_c508654592c4098b49c7f5bd279dd984" nm="getFlagOp" arrow="1">
<n19 lb="1436" cb="30"/>
</mex>
<n32 lb="1436" cb="40">
<drx lb="1436" cb="40" kind="lvalue" nm="MI"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</Var>
</dst>
<dst lb="1437" cb="5" le="1437" ce="41">
<exp pvirg="true"/>
<Var nm="InstFlags" value="true">
<bt name="unsigned int"/>
<n32 lb="1437" cb="26" le="1437" ce="40">
<mce lb="1437" cb="26" le="1437" ce="40" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="1437" cb="26" le="1437" ce="33" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<n32 lb="1437" cb="26">
<drx lb="1437" cb="26" kind="lvalue" nm="FlagOp"/>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<cao lb="1438" cb="5" le="1438" ce="52" kind="&amp;=">
<drx lb="1438" cb="5" kind="lvalue" nm="InstFlags"/>
<uo lb="1438" cb="18" le="1438" ce="52" kind="~">
<n46 lb="1438" cb="19" le="1438" ce="52">
<exp pvirg="true"/>
<xop lb="1438" cb="20" le="1438" ce="51" kind="&lt;&lt;">
<n32 lb="1438" cb="20">
<drx lb="1438" cb="20" kind="lvalue" nm="Flag"/>
</n32>
<n46 lb="1438" cb="28" le="1438" ce="51">
<exp pvirg="true"/>
<xop lb="1438" cb="29" le="1438" ce="44" kind="*">
<n32 lb="1438" cb="29">
<n45 lb="1438" cb="29">
<flit/>
</n45>
</n32>
<n32 lb="1438" cb="44">
<drx lb="1438" cb="44" kind="lvalue" nm="Operand"/>
</n32>
</xop>
</n46>
</xop>
</n46>
</uo>
</cao>
<mce lb="1439" cb="5" le="1439" ce="28" nbparm="1" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846">
<exp pvirg="true"/>
<mex lb="1439" cb="5" le="1439" ce="12" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846" nm="setImm" point="1">
<drx lb="1439" cb="5" kind="lvalue" nm="FlagOp"/>
</mex>
<n32 lb="1439" cb="19">
<n32 lb="1439" cb="19">
<drx lb="1439" cb="19" kind="lvalue" nm="InstFlags"/>
</n32>
</n32>
</mce>
</u>
</if>
</u>

</Stmt>
</m>
</tun>
</Root>
