<stg><name>kernel_gemm_relu_Pipeline_l_k</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %v9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v9"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %zext_ln26_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln26

]]></Node>
<StgValue><ssdm name="zext_ln26_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %zext_ln29_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:4 %tmp = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %C_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %C_load

]]></Node>
<StgValue><ssdm name="C_load_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="12">
<![CDATA[
newFuncRoot:6 %p_cast = zext i12 %tmp

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="7">
<![CDATA[
newFuncRoot:7 %zext_ln26_cast = zext i7 %zext_ln26_read

]]></Node>
<StgValue><ssdm name="zext_ln26_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i7 0, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i32 %C_load_read, i32 %v9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %k_1 = load i7 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %C_addr = getelementptr i32 %C, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %icmp_ln27 = icmp_eq  i7 %k_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %add_ln27 = add i7 %k_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln27 = br i1 %icmp_ln27, void %.split10, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="7">
<![CDATA[
.split10:1 %zext_ln29_1 = zext i7 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split10:2 %add_ln29 = add i12 %zext_ln29_read, i12 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="12">
<![CDATA[
.split10:3 %zext_ln29_2 = zext i12 %add_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:4 %buf0_addr = getelementptr i32 %buf0, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="buf0_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="7">
<![CDATA[
.split10:5 %trunc_ln30 = trunc i7 %k_1

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split10:6 %tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln30, i6 0

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split10:7 %add_ln30 = add i12 %tmp_7_cast, i12 %zext_ln26_cast

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="12">
<![CDATA[
.split10:8 %zext_ln30 = zext i12 %add_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:9 %buf1_addr = getelementptr i32 %buf1, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buf1_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="12">
<![CDATA[
.split10:12 %v6 = load i12 %buf0_addr

]]></Node>
<StgValue><ssdm name="v6"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="12">
<![CDATA[
.split10:13 %v7 = load i12 %buf1_addr

]]></Node>
<StgValue><ssdm name="v7"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split10:16 %icmp_ln27_1 = icmp_eq  i7 %add_ln27, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln27_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split10:17 %br_ln27 = br i1 %icmp_ln27_1, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:0 %store_ln27 = store i7 %add_ln27, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="12">
<![CDATA[
.split10:12 %v6 = load i12 %buf0_addr

]]></Node>
<StgValue><ssdm name="v6"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="12">
<![CDATA[
.split10:13 %v7 = load i12 %buf1_addr

]]></Node>
<StgValue><ssdm name="v7"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:14 %v8 = fmul i32 %v6, i32 %v7

]]></Node>
<StgValue><ssdm name="v8"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="44" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:14 %v8 = fmul i32 %v6, i32 %v7

]]></Node>
<StgValue><ssdm name="v8"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split10:0 %v9_load = load i32 %v9

]]></Node>
<StgValue><ssdm name="v9_load"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="3" lat="3">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:15 %v10 = fadd i32 %v9_load, i32 %v8

]]></Node>
<StgValue><ssdm name="v10"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="47" st_id="5" stage="2" lat="3">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:15 %v10 = fadd i32 %v9_load, i32 %v8

]]></Node>
<StgValue><ssdm name="v10"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10:10 %specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20

]]></Node>
<StgValue><ssdm name="specpipeline_ln27"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:11 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="3">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:15 %v10 = fadd i32 %v9_load, i32 %v8

]]></Node>
<StgValue><ssdm name="v10"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:1 %store_ln33 = store i32 %v10, i32 %v9

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="53" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
ifTrue:0 %store_ln32 = store i32 %v10, i12 %C_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:1 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="80" name="C_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="C_load"/></StgValue>
</port>
<port id="81" name="C" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="83" name="zext_ln29" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln29"/></StgValue>
</port>
<port id="84" name="buf0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="zext_ln26" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln26"/></StgValue>
</port>
<port id="86" name="buf1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="88" from="StgValue_87" to="v9" fromId="87" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_87" to="k" fromId="87" toId="11">
</dataflow>
<dataflow id="91" from="_ssdm_op_Read.ap_auto.i7" to="zext_ln26_read" fromId="90" toId="12">
</dataflow>
<dataflow id="92" from="zext_ln26" to="zext_ln26_read" fromId="85" toId="12">
</dataflow>
<dataflow id="94" from="_ssdm_op_Read.ap_auto.i12" to="zext_ln29_read" fromId="93" toId="13">
</dataflow>
<dataflow id="95" from="zext_ln29" to="zext_ln29_read" fromId="83" toId="13">
</dataflow>
<dataflow id="96" from="_ssdm_op_Read.ap_auto.i12" to="tmp" fromId="93" toId="14">
</dataflow>
<dataflow id="97" from="empty" to="tmp" fromId="82" toId="14">
</dataflow>
<dataflow id="99" from="_ssdm_op_Read.ap_auto.float" to="C_load_read" fromId="98" toId="15">
</dataflow>
<dataflow id="100" from="C_load" to="C_load_read" fromId="80" toId="15">
</dataflow>
<dataflow id="101" from="tmp" to="p_cast" fromId="14" toId="16">
</dataflow>
<dataflow id="102" from="zext_ln26_read" to="zext_ln26_cast" fromId="12" toId="17">
</dataflow>
<dataflow id="104" from="StgValue_103" to="store_ln0" fromId="103" toId="18">
</dataflow>
<dataflow id="105" from="k" to="store_ln0" fromId="11" toId="18">
</dataflow>
<dataflow id="106" from="C_load_read" to="store_ln0" fromId="15" toId="19">
</dataflow>
<dataflow id="107" from="v9" to="store_ln0" fromId="10" toId="19">
</dataflow>
<dataflow id="108" from="k" to="k_1" fromId="11" toId="21">
</dataflow>
<dataflow id="109" from="C" to="C_addr" fromId="81" toId="22">
</dataflow>
<dataflow id="111" from="StgValue_110" to="C_addr" fromId="110" toId="22">
</dataflow>
<dataflow id="112" from="p_cast" to="C_addr" fromId="16" toId="22">
</dataflow>
<dataflow id="113" from="k_1" to="icmp_ln27" fromId="21" toId="23">
</dataflow>
<dataflow id="115" from="StgValue_114" to="icmp_ln27" fromId="114" toId="23">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecLoopTripCount" to="empty_32" fromId="116" toId="24">
</dataflow>
<dataflow id="119" from="StgValue_118" to="empty_32" fromId="118" toId="24">
</dataflow>
<dataflow id="120" from="StgValue_118" to="empty_32" fromId="118" toId="24">
</dataflow>
<dataflow id="121" from="StgValue_118" to="empty_32" fromId="118" toId="24">
</dataflow>
<dataflow id="122" from="k_1" to="add_ln27" fromId="21" toId="25">
</dataflow>
<dataflow id="124" from="StgValue_123" to="add_ln27" fromId="123" toId="25">
</dataflow>
<dataflow id="125" from="icmp_ln27" to="br_ln27" fromId="23" toId="26">
</dataflow>
<dataflow id="126" from="k_1" to="zext_ln29_1" fromId="21" toId="27">
</dataflow>
<dataflow id="127" from="zext_ln29_read" to="add_ln29" fromId="13" toId="28">
</dataflow>
<dataflow id="128" from="zext_ln29_1" to="add_ln29" fromId="27" toId="28">
</dataflow>
<dataflow id="129" from="add_ln29" to="zext_ln29_2" fromId="28" toId="29">
</dataflow>
<dataflow id="130" from="buf0" to="buf0_addr" fromId="84" toId="30">
</dataflow>
<dataflow id="131" from="StgValue_110" to="buf0_addr" fromId="110" toId="30">
</dataflow>
<dataflow id="132" from="zext_ln29_2" to="buf0_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="133" from="k_1" to="trunc_ln30" fromId="21" toId="31">
</dataflow>
<dataflow id="135" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_7_cast" fromId="134" toId="32">
</dataflow>
<dataflow id="136" from="trunc_ln30" to="tmp_7_cast" fromId="31" toId="32">
</dataflow>
<dataflow id="138" from="StgValue_137" to="tmp_7_cast" fromId="137" toId="32">
</dataflow>
<dataflow id="139" from="tmp_7_cast" to="add_ln30" fromId="32" toId="33">
</dataflow>
<dataflow id="140" from="zext_ln26_cast" to="add_ln30" fromId="17" toId="33">
</dataflow>
<dataflow id="141" from="add_ln30" to="zext_ln30" fromId="33" toId="34">
</dataflow>
<dataflow id="142" from="buf1" to="buf1_addr" fromId="86" toId="35">
</dataflow>
<dataflow id="143" from="StgValue_110" to="buf1_addr" fromId="110" toId="35">
</dataflow>
<dataflow id="144" from="zext_ln30" to="buf1_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="145" from="buf0_addr" to="v6" fromId="30" toId="36">
</dataflow>
<dataflow id="146" from="buf1_addr" to="v7" fromId="35" toId="37">
</dataflow>
<dataflow id="147" from="add_ln27" to="icmp_ln27_1" fromId="25" toId="38">
</dataflow>
<dataflow id="148" from="StgValue_114" to="icmp_ln27_1" fromId="114" toId="38">
</dataflow>
<dataflow id="149" from="icmp_ln27_1" to="br_ln27" fromId="38" toId="39">
</dataflow>
<dataflow id="150" from="add_ln27" to="store_ln27" fromId="25" toId="40">
</dataflow>
<dataflow id="151" from="k" to="store_ln27" fromId="11" toId="40">
</dataflow>
<dataflow id="152" from="buf0_addr" to="v6" fromId="30" toId="41">
</dataflow>
<dataflow id="153" from="buf1_addr" to="v7" fromId="35" toId="42">
</dataflow>
<dataflow id="154" from="v6" to="v8" fromId="41" toId="43">
</dataflow>
<dataflow id="155" from="v7" to="v8" fromId="42" toId="43">
</dataflow>
<dataflow id="156" from="v6" to="v8" fromId="41" toId="44">
</dataflow>
<dataflow id="157" from="v7" to="v8" fromId="42" toId="44">
</dataflow>
<dataflow id="158" from="v9" to="v9_load" fromId="10" toId="45">
</dataflow>
<dataflow id="159" from="v9_load" to="v10" fromId="45" toId="46">
</dataflow>
<dataflow id="160" from="v8" to="v10" fromId="44" toId="46">
</dataflow>
<dataflow id="161" from="v9_load" to="v10" fromId="45" toId="47">
</dataflow>
<dataflow id="162" from="v8" to="v10" fromId="44" toId="47">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecPipeline" to="specpipeline_ln27" fromId="163" toId="48">
</dataflow>
<dataflow id="165" from="StgValue_87" to="specpipeline_ln27" fromId="87" toId="48">
</dataflow>
<dataflow id="167" from="StgValue_166" to="specpipeline_ln27" fromId="166" toId="48">
</dataflow>
<dataflow id="168" from="StgValue_166" to="specpipeline_ln27" fromId="166" toId="48">
</dataflow>
<dataflow id="169" from="StgValue_166" to="specpipeline_ln27" fromId="166" toId="48">
</dataflow>
<dataflow id="171" from="empty_20" to="specpipeline_ln27" fromId="170" toId="48">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="172" toId="49">
</dataflow>
<dataflow id="175" from="empty_15" to="specloopname_ln27" fromId="174" toId="49">
</dataflow>
<dataflow id="176" from="v9_load" to="v10" fromId="45" toId="50">
</dataflow>
<dataflow id="177" from="v8" to="v10" fromId="44" toId="50">
</dataflow>
<dataflow id="178" from="v10" to="store_ln33" fromId="50" toId="51">
</dataflow>
<dataflow id="179" from="v9" to="store_ln33" fromId="10" toId="51">
</dataflow>
<dataflow id="180" from="v10" to="store_ln32" fromId="50" toId="53">
</dataflow>
<dataflow id="181" from="C_addr" to="store_ln32" fromId="22" toId="53">
</dataflow>
<dataflow id="182" from="icmp_ln27" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="183" from="icmp_ln27" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="184" from="icmp_ln27_1" to="StgValue_8" fromId="38" toId="8">
</dataflow>
<dataflow id="185" from="icmp_ln27" to="StgValue_6" fromId="23" toId="6">
</dataflow>
</dataflows>


</stg>
