INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'ttclk_distributed_dpram'...
WARNING:sim - A core named 'ttclk_distributed_dpram' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'ttclk_distributed_dpram'...
Delivering associated files for 'ttclk_distributed_dpram'...
Delivering EJava files for 'ttclk_distributed_dpram'...
Generating implementation netlist for 'ttclk_distributed_dpram'...
INFO:sim - Pre-processing HDL files for 'ttclk_distributed_dpram'...
Running synthesis for 'ttclk_distributed_dpram'
Running ngcbuild...
Writing VHO instantiation template for 'ttclk_distributed_dpram'...
Writing VHDL behavioral simulation model for 'ttclk_distributed_dpram'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ttclk_distributed_dpram'...
Generating metadata file...
Generating ISE project...
XCO file found: ttclk_distributed_dpram.xco
XMDF file found: ttclk_distributed_dpram_xmdf.tcl
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_m
on_v2/dpram/tmp/_cg/dist_mem_gen_v6_2_readme.txt -view all -origin_type imported
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_m
on_v2/dpram/tmp/_cg/ttclk_distributed_dpram.asy -view all -origin_type imported
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_m
on_v2/dpram/tmp/_cg/ttclk_distributed_dpram.ngc -view all -origin_type created
Checking file
"D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_
mon_v2/dpram/tmp/_cg/ttclk_distributed_dpram.ngc" for project device match ...
File
"D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_
mon_v2/dpram/tmp/_cg/ttclk_distributed_dpram.ngc" device information matches
project device.
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_m
on_v2/dpram/tmp/_cg/ttclk_distributed_dpram.sym -view all -origin_type imported
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_m
on_v2/dpram/tmp/_cg/ttclk_distributed_dpram.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_pha
   se_mon_v2/dpram/tmp/_cg/ttclk_distributed_dpram.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_m
on_v2/dpram/tmp/_cg/ttclk_distributed_dpram.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ttclk_distributed_dpram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ttclk_distributed_dpram'.
