INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/CMDproc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMDproc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/TopLevelInterface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelInterface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/command_queue.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module command_queue
INFO: [VRFC 10-2458] undeclared symbol IN_XFC, assumed default net type wire [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/command_queue.sv:24]
INFO: [VRFC 10-2458] undeclared symbol OUT_XFC, assumed default net type wire [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/command_queue.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module host_interface
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reset' is not allowed [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/interface.v:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_4/new/topleveltb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topleveltb
