Running: xsim.dir/Ultrasonic_FPGA_behav/xsimk.exe -simmode gui -wdb Ultrasonic_FPGA_behav.wdb -simrunnum 0 -socket 60652
Design successfully loaded
Design Loading Memory Usage: 6608 KB (Peak: 6608 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 7232 KB (Peak: 7232 KB)
Simulation CPU Usage: 15 ms
