// Seed: 14318457
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  assign module_1.id_5 = 0;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10;
  always #1 $signed(45);
  ;
  wire id_11;
  assign id_7[1] = id_9;
  wire id_12;
  assign id_12 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd43,
    parameter id_9 = 32'd39
) (
    input wand id_0,
    input supply1 id_1,
    input supply1 _id_2,
    input wand id_3,
    output supply1 id_4,
    input wire id_5,
    input uwire id_6,
    output uwire id_7,
    output tri0 id_8,
    input wor _id_9,
    input tri1 id_10
);
  uwire id_12;
  logic [7:0] id_13;
  assign id_4  = id_13[id_9];
  assign id_12 = id_0 >= -1;
  wire [-1 : id_2] id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_12,
      id_12,
      id_12,
      id_13,
      id_14
  );
  assign id_4 = id_13;
endmodule
