
---------- Begin Simulation Statistics ----------
final_tick                               1248182855500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 270529                       # Simulator instruction rate (inst/s)
host_mem_usage                                4429316                       # Number of bytes of host memory used
host_op_rate                                   447894                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5544.70                       # Real time elapsed on the host
host_tick_rate                               55273215                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2483437480                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.306473                       # Number of seconds simulated
sim_ticks                                306473381500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17098                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    185180779                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           17                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     25377899                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    158747027                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     63848378                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    185180779                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    121332401                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       223120663                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        28468202                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     18265594                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         591393704                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        452873595                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     25378009                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           90226165                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      49184568                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           57                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    747110168                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      934722711                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    496321133                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.883302                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.539467                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    204633432     41.23%     41.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    118075834     23.79%     65.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     41087134      8.28%     73.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     37905387      7.64%     80.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     20064429      4.04%     84.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     11469171      2.31%     87.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7631916      1.54%     88.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6269262      1.26%     90.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     49184568      9.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    496321133                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            2503238                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     14615792                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         928328232                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             132591045                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      5023334      0.54%      0.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    726187170     77.69%     78.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      4388245      0.47%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv     10284516      1.10%     79.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       121356      0.01%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           24      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       557676      0.06%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt          104      0.00%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       184226      0.02%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       178980      0.02%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       449876      0.05%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         1979      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    131924807     14.11%     94.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     54415373      5.82%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       666238      0.07%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       338806      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    934722710                       # Class of committed instruction
system.switch_cpus.commit.refs              187345224                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             934722710                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.225894                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.225894                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     134606465                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     2034184428                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        154426405                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         267186145                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       25407919                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      30970693                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           190257508                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                303441                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            72974636                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 17800                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           223120663                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         172070077                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             399064617                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       7551666                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles       350252                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1181945710                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles        70600                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          770                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        50815838                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.364013                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    187703481                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     92316580                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.928301                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    612597639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.614321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.616447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        267306007     43.63%     43.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         21752749      3.55%     47.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         15631093      2.55%     49.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         16301815      2.66%     52.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         21134909      3.45%     55.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         20979468      3.42%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         25456945      4.16%     63.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         22251445      3.63%     67.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        201783208     32.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    612597639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           4865153                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2912673                       # number of floating regfile writes
system.switch_cpus.idleCycles                  349124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     30066506                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        120691245                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.202728                       # Inst execution rate
system.switch_cpus.iew.exec_refs            268251977                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           72964645                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        93968013                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     243747422                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        10434                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1981657                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     99641036                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1681838330                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     195287332                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     56583169                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1350155026                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         384054                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        658870                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       25407919                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1212654                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1093192                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     21869987                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       192324                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        60048                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       113623                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads    111156368                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     44886857                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        60048                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     23798144                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      6268362                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1620537257                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1323092222                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.605717                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         981587679                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.158576                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1332598262                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2041623261                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1153450473                       # number of integer regfile writes
system.switch_cpus.ipc                       0.815732                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.815732                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     10268289      0.73%      0.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1092424271     77.66%     78.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      4584598      0.33%     78.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv      10758521      0.76%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       376823      0.03%     79.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           24      0.00%     79.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1296758      0.09%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt          104      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       221883      0.02%     79.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       211671      0.02%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       524595      0.04%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         1979      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    206260734     14.66%     94.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     77874047      5.54%     99.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1292294      0.09%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       641610      0.05%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1406738201                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4695890                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9352232                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      3692967                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      8208534                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            17404790                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012372                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        13920553     79.98%     79.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     79.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     79.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     79.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     79.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     79.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     79.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     79.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     79.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     79.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     79.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     79.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     79.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              2      0.00%     79.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     79.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     79.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1430      0.01%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     79.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3010202     17.30%     97.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        365996      2.10%     99.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        54843      0.32%     99.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        51764      0.30%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1409178812                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3440715754                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1319399255                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2420791420                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1681804988                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1406738201                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        33342                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    747115557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      6589161                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        33285                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined   1085887542                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    612597639                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.296349                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.340330                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    219317195     35.80%     35.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     72657306     11.86%     47.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     66718262     10.89%     58.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     69144896     11.29%     69.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     58186145      9.50%     79.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     48911398      7.98%     87.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     40262162      6.57%     93.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     24867059      4.06%     97.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     12533216      2.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    612597639                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.295041                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           172070232                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   264                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      9570468                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5779826                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    243747422                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     99641036                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       521749413                       # number of misc regfile reads
system.switch_cpus.numCycles                612946763                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        97853322                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1161773612                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       27013334                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        174831006                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         422637                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        198370                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4769035670                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1918786723                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2295308380                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         274493626                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        8791304                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       25407919                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      40011731                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps       1133534657                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8079365                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   3060624317                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           24                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            3                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          84281558                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2128965544                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3481581146                       # The number of ROB writes
system.switch_cpus.timesIdled                   34768                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1183948                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          232                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2367785                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            232                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1248182855500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5158                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4774                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3820                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3346                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3346                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5158                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        25602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        25602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       849792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       849792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  849792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8504                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8504    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8504                       # Request fanout histogram
system.membus.reqLayer2.occupancy            38373801                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           45839984                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1248182855500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1248182855500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1248182855500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1248182855500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            998609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       507818                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        63890                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          620631                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           184905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          184905                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         63890                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       934719                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       191670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3358872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3550542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8177920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    103850752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              112028672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            8825                       # Total snoops (count)
system.tol2bus.snoopTraffic                    305536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1192663                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000199                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014095                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1192426     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    237      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1192663                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1751204243                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1679438994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          95841487                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1248182855500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst        63225                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      1111785                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1175010                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        63225                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      1111785                       # number of overall hits
system.l2.overall_hits::total                 1175010                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          665                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         7839                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8504                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          665                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         7839                       # number of overall misses
system.l2.overall_misses::total                  8504                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     56149812                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    651289387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        707439199                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     56149812                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    651289387                       # number of overall miss cycles
system.l2.overall_miss_latency::total       707439199                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        63890                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1119624                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1183514                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        63890                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1119624                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1183514                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.010409                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.007001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007185                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.010409                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.007001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007185                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84435.807519                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83083.223243                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83188.993297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84435.807519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83083.223243                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83188.993297                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1244498                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      8504                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     146.342662                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                4774                       # number of writebacks
system.l2.writebacks::total                      4774                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         7839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8504                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         7839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8504                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     49499812                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    572899387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    622399199                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     49499812                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    572899387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    622399199                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.010409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.007001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.007185                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.010409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.007001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.007185                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74435.807519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73083.223243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73188.993297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74435.807519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73083.223243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73188.993297                       # average overall mshr miss latency
system.l2.replacements                           8825                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       503044                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           503044                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       503044                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       503044                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        63888                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            63888                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        63888                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        63888                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       181559                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                181559                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3346                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3346                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    260260935                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     260260935                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       184905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            184905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.018096                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018096                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77782.706216                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77782.706216                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    226800935                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    226800935                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.018096                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.018096                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67782.706216                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67782.706216                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        63225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              63225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     56149812                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56149812                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        63890                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          63890                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.010409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84435.807519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84435.807519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     49499812                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49499812                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.010409                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010409                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74435.807519                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74435.807519                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       930226                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            930226                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         4493                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4493                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    391028452                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    391028452                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       934719                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        934719                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.004807                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.004807                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87030.592477                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87030.592477                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4493                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4493                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    346098452                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    346098452                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.004807                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004807                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77030.592477                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77030.592477                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1248182855500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      226535                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8825                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.669688                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     339.117502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       327.132838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5444.729085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    94.293497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1986.727077                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.041396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.039933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.664640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.011510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.242520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3834                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4311                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37881209                       # Number of tag accesses
system.l2.tags.data_accesses                 37881209                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1248182855500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        42560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       501696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             544256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       305536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          305536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         7839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4774                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4774                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       138870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      1636997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1775867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       138870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           138870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         996941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               996941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         996941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       138870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      1636997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2772809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      7819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.045076829750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          279                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          279                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              100278                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4473                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8504                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4774                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4774                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              394                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    113368016                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   42420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               272443016                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13362.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32112.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3788                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2123                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4774                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    115.694999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.550275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   156.800339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5752     78.60%     78.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          924     12.63%     91.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          274      3.74%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           91      1.24%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           67      0.92%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           49      0.67%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           28      0.38%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      0.29%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          112      1.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7318                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.243728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.330465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.365148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              8      2.87%      2.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           107     38.35%     41.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            85     30.47%     71.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            25      8.96%     80.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            20      7.17%     87.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            10      3.58%     91.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      2.51%     93.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            11      3.94%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      1.43%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.36%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           279                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.014337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.984361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.014185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              133     47.67%     47.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      5.73%     53.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              124     44.44%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      1.79%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           279                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 542976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  303808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  544256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               305536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         1.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  306472528500                       # Total gap between requests
system.mem_ctrls.avgGap                   23081226.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        42560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       500416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       303808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 138870.135447635956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1632820.434684308944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 991303.057097635814                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         7839                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4774                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     21921765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    250521251                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7283951792500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32965.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31958.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1525754460.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    44.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             26153820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             13893495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            29945160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           11765880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24192230400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8107304940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     110858470080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       143239763775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.380766                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 288125149495                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10233600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8114632005                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             26110980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             13878315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            30630600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13013460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24192230400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8092243260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     110870877600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       143238984615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.378224                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 288158994496                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10233600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8080787004                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    941709474000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   306473381500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1248182855500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1334699904                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    172003842                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1506703746                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1334699904                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    172003842                       # number of overall hits
system.cpu.icache.overall_hits::total      1506703746                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4316                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        63890                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          68206                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4316                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        63890                       # number of overall misses
system.cpu.icache.overall_misses::total         68206                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    902039748                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    902039748                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    902039748                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    902039748                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1334704220                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    172067732                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1506771952                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1334704220                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    172067732                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1506771952                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000371                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000371                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14118.637471                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13225.225757                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14118.637471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13225.225757                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      1674551                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             63890                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.209908                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        67694                       # number of writebacks
system.cpu.icache.writebacks::total             67694                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        63890                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        63890                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        63890                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        63890                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    838149748                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    838149748                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    838149748                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    838149748                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000371                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000371                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13118.637471                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13118.637471                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13118.637471                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13118.637471                       # average overall mshr miss latency
system.cpu.icache.replacements                  67694                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1334699904                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    172003842                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1506703746                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4316                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        63890                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         68206                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    902039748                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    902039748                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1334704220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    172067732                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1506771952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000371                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14118.637471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13225.225757                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        63890                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        63890                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    838149748                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    838149748                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000371                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13118.637471                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13118.637471                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1248182855500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.441265                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1497983348                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22128.746240                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   460.142300                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    40.298965                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.898715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.078709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.977424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          444                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6027156014                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6027156014                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1248182855500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1248182855500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1248182855500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1248182855500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1248182855500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1248182855500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1248182855500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    446723718                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    221054737                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        667778455                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    446723746                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    221055401                       # number of overall hits
system.cpu.dcache.overall_hits::total       667779147                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       185310                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1119572                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1304882                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       185312                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1119624                       # number of overall misses
system.cpu.dcache.overall_misses::total       1304936                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  15168406146                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15168406146                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  15168406146                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15168406146                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    446909028                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    222174309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    669083337                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    446909058                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    222175025                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    669084083                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000415                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005039                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001950                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000415                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005039                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001950                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 13548.397196                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11624.350819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 13547.767952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11623.869788                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     28098186                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1119624                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.096091                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       654676                       # number of writebacks
system.cpu.dcache.writebacks::total            654676                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1119572                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1119572                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1119624                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1119624                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14048834146                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14048834146                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14049768646                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14049768646                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005039                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001673                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005039                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001673                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12548.397196                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12548.397196                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12548.649052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12548.649052                       # average overall mshr miss latency
system.cpu.dcache.replacements                1304424                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    297001799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    166475477                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       463477276                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        54825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       934667                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        989492                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12532766500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12532766500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    297056624                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    167410144                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    464466768                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000185                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.005583                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002130                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13408.803884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12665.859350                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       934667                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       934667                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  11598099500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11598099500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.005583                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12408.803884                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12408.803884                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149721919                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     54579260                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      204301179                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       130485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       184905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       315390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2635639646                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2635639646                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    149852404                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     54764165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    204616569                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000871                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.003376                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001541                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14254.020421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8356.763518                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       184905                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       184905                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2450734646                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2450734646                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.003376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000904                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13254.020421                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13254.020421                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          664                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           692                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           52                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           54                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data          716                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          746                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.066667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.072626                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.072386                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           52                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           52                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       934500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       934500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.072626                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.069705                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 17971.153846                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 17971.153846                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1248182855500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.983734                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           667390245                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1304424                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            511.635975                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   391.583658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   120.400076                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.764812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.235156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          264                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2677641268                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2677641268                       # Number of data accesses

---------- End Simulation Statistics   ----------
