$date
	Wed Feb 12 16:24:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! z $end
$var reg 2 " x [1:0] $end
$var reg 2 # y [1:0] $end
$scope module DUT $end
$var wire 2 $ x [1:0] $end
$var wire 2 % y [1:0] $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
bx "
x!
$end
#10
0!
b0 #
b0 %
b1 "
b1 $
#20
1!
b10 #
b10 %
b10 "
b10 $
#30
0!
b0 #
b0 %
b11 "
b11 $
