

Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Thu Feb 06 10:20:49 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1143
LUT:           5065
FF:            5053
DSP:             10
BRAM:           114
SRL:             40
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.747
CP achieved post-implementation:    3.212
Timing met
