// Seed: 1115128743
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout tri0 id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  localparam id_14 = 1;
  assign id_5 = 1 ? -1'b0 : 1 & -1'b0;
  parameter id_15 = -1'b0;
  id_16 :
  assert property (@(posedge id_4) 1)
  else $clog2(5);
  ;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply0 id_3
);
  assign id_0 = -1'h0 == id_2;
  logic id_5;
  assign id_5 = id_1;
  assign id_0 = 1 ? 1 : id_2 - 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
