Here is a possible solution in Verilog:

```module top_module (
    input ring,
    input vibrate_mode,
    output ringer,       // Make sound
    output motor         // Vibrate
);

    assign ringer = ring & ~vibrate_mode;
    assign motor = ring & vibrate_mode;

endmodule
```

This circuit uses a combination of AND and NOT gates to implement the desired behavior. The ringer output is asserted when the ring input is true and the vibrate mode input is false. The motor output is asserted when the ring input is true and the vibrate mode input is true.