Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr 24 20:22:51 2019
| Host         : N-5CD6281M34 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_design_wrapper_control_sets_placed.rpt
| Design       : main_design_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    42 |
| Unused register locations in slices containing registers |   126 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            4 |
|      8 |            4 |
|     10 |           10 |
|     14 |            3 |
|    16+ |           20 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             610 |          104 |
| No           | No                    | Yes                    |              68 |           21 |
| No           | Yes                   | No                     |             222 |           36 |
| Yes          | No                    | No                     |              86 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             296 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                                                   Enable Signal                                                   |                                        Set/Reset Signal                                       | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
|  main_design_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                   | main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]              |                1 |              2 |
|  main_design_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                   | main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                               |                1 |              4 |
|  main_design_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                   | main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]             |                1 |              4 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                 |                1 |              4 |
|  main_design_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                   | main_design_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              4 |
|  main_design_i/clk_wiz_0/inst/clk_out1                        | main_design_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]                    |                                                                                               |                1 |              8 |
|  main_design_i/clk_wiz_0/inst/clk_out1                        | main_design_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0    | main_design_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]           |                1 |              8 |
|  main_design_i/clk_wiz_0/inst/clk_out1                        | main_design_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0 | main_design_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]           |                1 |              8 |
|  main_design_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                   | main_design_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              8 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | main_design_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                          |                                                                                               |                3 |             10 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | main_design_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                            | main_design_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                     |                2 |             10 |
|  main_design_i/clk_wiz_0/inst/clk_out1                        | main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/sel                                                                     | main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]             |                1 |             10 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | main_design_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                        | main_design_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                   |                2 |             10 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | main_design_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                          |                                                                                               |                2 |             10 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | main_design_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                            | main_design_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                     |                1 |             10 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | main_design_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                            | main_design_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                     |                1 |             10 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | main_design_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                        | main_design_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                   |                1 |             10 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | main_design_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                             |                                                                                               |                3 |             10 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | main_design_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                        | main_design_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                   |                2 |             10 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | main_design_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                    |                2 |             14 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | main_design_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                    |                2 |             14 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | main_design_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                    |                1 |             14 |
|  main_design_i/clk_wiz_0/inst/clk_out1                        | main_design_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                         |                                                                                               |                5 |             16 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | main_design_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                        |                2 |             16 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | main_design_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[7][0]            |                2 |             16 |
|  main_design_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                   | main_design_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                            |                6 |             18 |
|  main_design_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                   | main_design_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                4 |             20 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | main_design_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                             | main_design_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                         |                4 |             22 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | main_design_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                             | main_design_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                         |                3 |             22 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | main_design_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                        |                3 |             22 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | main_design_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                | main_design_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                         |                2 |             22 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | main_design_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                            |                9 |             24 |
|  main_design_i/clk_wiz_0/inst/clk_out1                        | main_design_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                        |                                                                                               |                3 |             32 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   | main_design_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                     |                5 |             42 |
|  main_design_i/clk_wiz_0/inst/clk_out1                        | main_design_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/sel                                                           | main_design_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             48 |
|  main_design_i/clk_wiz_0/inst/clk_out1                        | main_design_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel                                                           | main_design_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             48 |
|  main_design_i/clk_wiz_0/inst/clk_out1                        | main_design_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel                                                           | main_design_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             48 |
|  main_design_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                   | main_design_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               15 |             64 |
|  main_design_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                   |                                                                                               |               23 |             76 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | main_design_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                           |                                                                                               |                6 |             96 |
|  main_design_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                   |                                                                                               |               43 |            242 |
|  main_design_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                   |                                                                                               |               38 |            292 |
+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+


