INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'puya' on host 'puyaa.puyaa' (Linux_x86_64 version 4.9.0-8-amd64) on Tue Jan 01 21:21:10 CET 2019
INFO: [HLS 200-10] On os Debian GNU/Linux 9.6 (stretch)
INFO: [HLS 200-10] In directory '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Introduction/lab1'
INFO: [HLS 200-10] Opening project '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Introduction/lab1/fir_prj'.
INFO: [HLS 200-10] Opening solution '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Introduction/lab1/fir_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Jan  1 21:21:43 2019...
