---
title:  "VHDL"
date:   2025-10-19 10:00:00 +0700
tag: Programming 
toc: true
---

VHDL (VHSIC Hardware Description Language) -> VHSIC (Very High Speed Integrated Circuit)

# Structure of a VHDL Design Description
<img src="../assets/images/Screenshot 2025-10-19 at 20.41.36.png" alt="Linear Regression Plot" style="max-width:100%;height:auto;">

## Library Units (Design Units)
Biasanya unit desain dari VHDL itu terdiri dari 
- Package (optional) -- jadi ini bebas boleh ada atau enggk (untuk menggunakan fungsi tertentu jadi nggk perlu hardcode)
- Entity -- wajib ada soalnya kayak komponen di schematic kek biasanya, biasanya entity itu punya yang namanya **`port`**, port ini ibaratya pin dalam suatu komponen. Kemudian ada yang namanya `generic` digunakan untuk memberikan **parameter tetap (konstanta)** ke dalam entity.
- Architecture -- wajib ada seperti entity, proses yang untuk menjalankan entity agar suatu sistem dapat berjalan
- Configuration (optional) -- digunakan untuk **menentukan secara eksplisit** entity dan architecture, mapping komponen 

<img src="../assets/images/Screenshot 2025-10-19 at 20.50.18.png" alt="VHDL Design Structure" style="max-width:100%;height:auto;">

# How to Create Project Vivado
1. Create Project -> next
2. Project name isi sesuai dengan preferensi namun tidak boleh didahului angka dan tak boleh ada spasi -> next
3. RTL Project
4. Create Source -> File Type *VHDL*, file name bebas sesuai dengan percobaan
5. Pada menu constrains pilih constrains yang dikasih aslab biasanya dalam ekstensi **.XDC** -> next
6. Kemudian dalam bagian part pilih categorynya: All, Family: Zynq-7000, Package: clg400, speednya: -1; kemudian pilih default partnya: xc7z010clg400-1 (block ram 60) -> finish
7. Define modul -> bebas mau isi apa enggk OK:D


# Create Program
## AND GATE
```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity And_Gate is
	port(A, B: in STD_LOGIC;
		 Z: out STD_LOGIC);
end And_Gate;

Architecture Behavioral of And_Gate is

begin 
	process(A, B) begin
		Z <= A and B; -- AND, XOR, XAND, NAND, NOT, OR, NOR
	end process;
end begin;

end Behavioral;
```

## Counter Clock
```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity counter is
	port(clock: in STD_LOGIC;
		 Z: out STD_LOGIC);
end counter;

Architecture Behavioral of counter is

	Signal clk: natural range 0 to 100000000:=0;
	Signal counter_temp: integer range 0 to 9:=0;

	begin count:
		process(clock) begin
			if rising_edge(clock) then
				clk <= clk + 1;
				if clk = 100000000 then
					clk <= 0;
					if couunter_temp = 9 then
						counter_temp <= 0;
					end if;
				end if;
			end if;
		end process;
	end count;

end Behavioral;
```

## Binary Counter
```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity binary_counter is
	port(
		clock: in STD_LOGIC;
		a, b, c, d: out STD_LOGIC
	);
end binary_counter;

architecture Behavioral of binary_counter is
	signal clk: natural range 0 to 100000000 := 0;
	signal counter: integer range 0 to 15 := 0;
	signal led_container: STD_LOGIC_VECTOR(3 downto 0) := "0000";
begin
	process(clock)
	begin
		if rising_edge(clock) then
			clk <= clk + 1;
			if clk = 9 then
				clk <= 0;
				if counter = 15 then
					counter <= 0;
				else
					counter <= counter + 1;
				end if;
			end if;
		end if;
	end process;

	led_container <= std_logic_vector(to_unsigned(counter, 4));

	a <= led_container(0);
	b <= led_container(1);
	c <= led_container(2);
	d <= led_container(3);
end Behavioral;		
```


## Seven Segment
```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity seven_segment_3bit is
    port(
        sw0, sw1, sw2: in STD_LOGIC;
        a, b, c, d, e, f, g: out STD_LOGIC
    );
end seven_segment_3bit;

architecture Behavioral of seven_segment_3bit is
    signal seven_segments: STD_LOGIC_VECTOR(6 downto 0);
begin
    process(sw0, sw1, sw2)
        variable num: integer;
        variable sw_vector: STD_LOGIC_VECTOR(2 downto 0);
    begin
        -- Gabungkan switch jadi vector 3-bit
        sw_vector := sw2 & sw1 & sw0;

        -- Konversi vector ke integer
        num := to_integer(unsigned(sw_vector));

        case num is
            when 0 => seven_segments <= "1111110";
            when 1 => seven_segments <= "0110000";
            when 2 => seven_segments <= "1101101";
            when 3 => seven_segments <= "1111001";
            when 4 => seven_segments <= "0110011";
            when 5 => seven_segments <= "1011011";
            when 6 => seven_segments <= "1011111";
            when 7 => seven_segments <= "1110000";
            when others => seven_segments <= "0000000";
        end case;

        a <= seven_segments(6);
        b <= seven_segments(5);
        c <= seven_segments(4);
        d <= seven_segments(3);
        e <= seven_segments(2);
        f <= seven_segments(1);
        g <= seven_segments(0);
    end process;
end Behavioral;

```


