Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 395c664dffea4885906cb80ad46cc47e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'binary_out' might have multiple concurrent drivers [C:/M-labs/RTIO_DEVELOPMENT/gray_counter.sv:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/M-labs/RTIO_DEVELOPMENT/fifo_dualclk.sv" Line 1. Module fifo_dualclk_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/M-labs/RTIO_DEVELOPMENT/gray_counter.sv" Line 1. Module gray_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/M-labs/RTIO_DEVELOPMENT/gray_counter.sv" Line 1. Module gray_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gray_counter
Compiling module xil_defaultlib.fifo_dualclk_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
