

Implementation tool: Xilinx Vivado v.2018.3.1
Project:             counter
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Sun Mar 01 22:34:56 +0100 2020

#=== Post-Implementation Resource usage ===
SLICE:           20
LUT:              7
FF:              33
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.049
CP achieved post-implementation:    6.757
Timing met
