5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd assign2.5.vcd -o assign2.5.cdd -v assign2.5.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" assign2.5.v 1 25 1
2 1 5 170017 2 1 c 0 0 b
2 2 5 130013 2 1 c 0 0 a
2 3 5 130017 3 2 2034c 1 2 1 2 110102
2 4 5 e000f 0 1 400 0 0 w0
2 5 5 e0017 3 36 f00e 3 4
2 6 6 180018 2 1 c 0 0 b
2 7 6 130013 2 1 c 0 0 a
2 8 6 130018 3 f 2034c 6 7 32 2 1faa faa faa faa faa faa faa faa
2 9 6 e000f 0 1 400 0 0 w1
2 10 6 e0018 3 36 f00e 8 9
2 11 7 140014 2 1 c 0 0 a
2 12 7 130013 2 1b 2000c 11 0 1 2 1102
2 13 7 e000f 0 1 400 0 0 w2
2 14 7 e0014 2 36 f00e 12 13
2 15 8 1e001f 2 1 c 0 0 w2
2 16 8 19001a 3 1 c 0 0 w1
2 17 8 180018 3 1e 2000c 16 0 1 2 1102
2 18 8 130014 3 1 c 0 0 w0
2 19 8 13001a 3 8 202cc 17 18 1 2 11102
2 20 8 13001f 3 8 201c4 15 19 2 2 330a
2 21 8 e000f 0 1 400 0 0 w3
2 22 8 e001f 1 36 f006 20 21
1 a 3 30008 1 0 0 0 1 1 102
1 b 3 3000b 1 0 0 0 1 1 102
1 w0 5 3000e 1 0 0 0 1 1 1102
1 w1 6 3000e 1 0 31 0 32 1 13aa aa aa aa aa aa aa aa
1 w2 7 3000e 1 0 0 0 1 1 1002
1 w3 8 3000e 1 0 1 0 2 1 a
4 5 5 5
4 10 10 10
4 14 14 14
4 22 22 22
3 1 main.$u0 "main.$u0" assign2.5.v 0 23 1
