NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v3.sv","mvau_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Signals","Signal"],["Testbench","Testbench"]],[[71,0,2,"Testbench","Testbench"],[72,0,5,"<span class=\"Qualifier\">mvau_tb_v3.</span>&#8203;sv (testbench)","mvau_tb_v3.sv"],[73,0,2,"Signals","Signals"],[74,0,4,"rst_n","rst_n"],[75,0,4,"out_v","out_v"],[76,0,4,"out","out"],[77,0,4,"out_packed","out_packed"],[78,0,4,"in_v","in_v"],[79,0,4,"in_mat","in_mat"],[80,0,4,"in","in"],[81,0,4,"mvau_beh","mvau_beh"],[82,0,4,"test_count","test_count"],[83,0,4,"latency","latency"],[84,0,4,"sim_start","sim_start"],[85,0,4,"do_comp","do_comp"],[86,0,2,"Initial blocks","Initial_blocks"],[87,0,3,"CLK_RST_GEN","CLK_RST_GEN"],[88,0,2,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[89,0,0,"CLK_GEN","CLK_GEN"],[90,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[91,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[92,0,2,"Sequential Always Blocks","Sequential_Always_Blocks"],[93,0,1,"CALC_LATENCY","CALC_LATENCY"]]);