-- VHDL for IBM SMS ALD page 14.18.08.1
-- Title: ZONE ADDER.AUX ADDER CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/27/2020 9:43:56 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_18_08_1_ZONE_ADDER_AUX_ADDER_CONTROLS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_LOGIC_GATE_J:	 in STD_LOGIC;
		PS_1401_MODE:	 in STD_LOGIC;
		PS_X_CYCLE:	 in STD_LOGIC;
		PS_A_RING_4_TIME:	 in STD_LOGIC;
		PS_I_CYCLE_1:	 in STD_LOGIC;
		PS_I_RING_5_OR_10_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_K:	 in STD_LOGIC;
		PS_TSLT_BINARY_TO_TH_POS_1:	 out STD_LOGIC;
		PS_TSLT_BINARY_TO_TH_POS_2:	 out STD_LOGIC;
		MS_1401_DOT_X_CYCLE_DOT_A_RING_4_TIME:	 out STD_LOGIC;
		PS_TSLT_BINARY_TO_TTH_POS:	 out STD_LOGIC;
		MS_1401_DOT_I_CYCLE_DOT_I_RING_5_OR_10:	 out STD_LOGIC);
end ALD_14_18_08_1_ZONE_ADDER_AUX_ADDER_CONTROLS_ACC;

architecture behavioral of ALD_14_18_08_1_ZONE_ADDER_AUX_ADDER_CONTROLS_ACC is 

	signal OUT_1C_C: STD_LOGIC;
	signal OUT_2D_B: STD_LOGIC;
	signal OUT_5E_E: STD_LOGIC;
	signal OUT_2E_D: STD_LOGIC;
	signal OUT_1E_C: STD_LOGIC;
	signal OUT_4F_G: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_2G_R: STD_LOGIC;
	signal OUT_1G_D: STD_LOGIC;
	signal OUT_2H_F: STD_LOGIC;
	signal OUT_DOT_2D: STD_LOGIC;
	signal OUT_DOT_2G: STD_LOGIC;

begin

	OUT_1C_C <= NOT OUT_DOT_2D;
	OUT_2D_B <= NOT PS_LOGIC_GATE_J;
	OUT_5E_E <= NOT(PS_1401_MODE AND PS_X_CYCLE AND PS_A_RING_4_TIME );
	OUT_2E_D <= NOT OUT_4F_G;
	OUT_1E_C <= NOT OUT_DOT_2D;
	OUT_4F_G <= NOT(OUT_5E_E AND OUT_5G_C );
	OUT_5G_C <= NOT(PS_1401_MODE AND PS_I_CYCLE_1 AND PS_I_RING_5_OR_10_TIME );
	OUT_2G_R <= NOT OUT_4F_G;
	OUT_1G_D <= NOT OUT_DOT_2G;
	OUT_2H_F <= NOT PS_LOGIC_GATE_K;
	OUT_DOT_2D <= OUT_2D_B OR OUT_2E_D;
	OUT_DOT_2G <= OUT_2G_R OR OUT_2H_F;

	PS_TSLT_BINARY_TO_TH_POS_1 <= OUT_1C_C;
	MS_1401_DOT_X_CYCLE_DOT_A_RING_4_TIME <= OUT_5E_E;
	PS_TSLT_BINARY_TO_TH_POS_2 <= OUT_1E_C;
	MS_1401_DOT_I_CYCLE_DOT_I_RING_5_OR_10 <= OUT_5G_C;
	PS_TSLT_BINARY_TO_TTH_POS <= OUT_1G_D;


end;
