{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712120287500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712120287504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 21:58:07 2024 " "Processing started: Tue Apr 02 21:58:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712120287504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712120287504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Snake -c Snake " "Command: quartus_sta Snake -c Snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712120287505 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712120287589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712120288313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712120288313 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712120288350 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712120288350 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Snake.sdc " "Synopsys Design Constraints File file not found: 'Snake.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1712120288890 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712120288890 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqgen:ir_freqgen_0\|out_clk freqgen:ir_freqgen_0\|out_clk " "create_clock -period 1.000 -name freqgen:ir_freqgen_0\|out_clk freqgen:ir_freqgen_0\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712120288906 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712120288906 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqgen:ir_freqgen_1\|out_clk freqgen:ir_freqgen_1\|out_clk " "create_clock -period 1.000 -name freqgen:ir_freqgen_1\|out_clk freqgen:ir_freqgen_1\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712120288906 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name led_clk_div_count\[4\] led_clk_div_count\[4\] " "create_clock -period 1.000 -name led_clk_div_count\[4\] led_clk_div_count\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712120288906 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712120288906 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1712120288946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712120309027 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712120309028 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712120309043 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712120309423 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712120309423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.156 " "Worst-case setup slack is -10.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.156           -2767.666 CLOCK_50  " "  -10.156           -2767.666 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.806            -230.048 led_clk_div_count\[4\]  " "   -6.806            -230.048 led_clk_div_count\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.557            -553.084 freqgen:ir_freqgen_1\|out_clk  " "   -4.557            -553.084 freqgen:ir_freqgen_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.472           -4969.008 freqgen:ir_freqgen_0\|out_clk  " "   -4.472           -4969.008 freqgen:ir_freqgen_0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712120309428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 freqgen:ir_freqgen_1\|out_clk  " "    0.303               0.000 freqgen:ir_freqgen_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 freqgen:ir_freqgen_0\|out_clk  " "    0.390               0.000 freqgen:ir_freqgen_0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 CLOCK_50  " "    0.394               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 led_clk_div_count\[4\]  " "    0.450               0.000 led_clk_div_count\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712120309480 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712120309486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712120309491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.557 " "Worst-case minimum pulse width slack is -0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557           -2003.566 freqgen:ir_freqgen_0\|out_clk  " "   -0.557           -2003.566 freqgen:ir_freqgen_0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.422            -180.148 CLOCK_50  " "   -0.422            -180.148 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -90.521 freqgen:ir_freqgen_1\|out_clk  " "   -0.394             -90.521 freqgen:ir_freqgen_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -35.982 led_clk_div_count\[4\]  " "   -0.394             -35.982 led_clk_div_count\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120309496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712120309496 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712120309540 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712120309584 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712120311816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712120332126 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712120332247 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712120332247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.940 " "Worst-case setup slack is -9.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.940           -2705.824 CLOCK_50  " "   -9.940           -2705.824 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.906            -224.775 led_clk_div_count\[4\]  " "   -6.906            -224.775 led_clk_div_count\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.458            -534.338 freqgen:ir_freqgen_1\|out_clk  " "   -4.458            -534.338 freqgen:ir_freqgen_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.261           -4796.451 freqgen:ir_freqgen_0\|out_clk  " "   -4.261           -4796.451 freqgen:ir_freqgen_0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712120332252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 freqgen:ir_freqgen_1\|out_clk  " "    0.300               0.000 freqgen:ir_freqgen_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 freqgen:ir_freqgen_0\|out_clk  " "    0.375               0.000 freqgen:ir_freqgen_0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 CLOCK_50  " "    0.390               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 led_clk_div_count\[4\]  " "    0.459               0.000 led_clk_div_count\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712120332306 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712120332311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712120332317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.506 " "Worst-case minimum pulse width slack is -0.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.506           -1935.061 freqgen:ir_freqgen_0\|out_clk  " "   -0.506           -1935.061 freqgen:ir_freqgen_0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445            -196.202 CLOCK_50  " "   -0.445            -196.202 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -92.961 freqgen:ir_freqgen_1\|out_clk  " "   -0.394             -92.961 freqgen:ir_freqgen_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -35.037 led_clk_div_count\[4\]  " "   -0.394             -35.037 led_clk_div_count\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120332321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712120332321 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712120332358 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712120332496 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712120334595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712120354248 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712120354311 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712120354311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.892 " "Worst-case setup slack is -5.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.892           -1598.871 CLOCK_50  " "   -5.892           -1598.871 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.788            -116.188 led_clk_div_count\[4\]  " "   -3.788            -116.188 led_clk_div_count\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.497           -2719.817 freqgen:ir_freqgen_0\|out_clk  " "   -2.497           -2719.817 freqgen:ir_freqgen_0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.399            -277.961 freqgen:ir_freqgen_1\|out_clk  " "   -2.399            -277.961 freqgen:ir_freqgen_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712120354315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.110 " "Worst-case hold slack is 0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 freqgen:ir_freqgen_1\|out_clk  " "    0.110               0.000 freqgen:ir_freqgen_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 freqgen:ir_freqgen_0\|out_clk  " "    0.117               0.000 freqgen:ir_freqgen_0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 led_clk_div_count\[4\]  " "    0.171               0.000 led_clk_div_count\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 CLOCK_50  " "    0.211               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712120354391 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712120354397 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712120354400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.460 " "Worst-case minimum pulse width slack is -0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.460             -38.971 CLOCK_50  " "   -0.460             -38.971 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268            -287.758 freqgen:ir_freqgen_0\|out_clk  " "   -0.268            -287.758 freqgen:ir_freqgen_0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.157              -9.072 freqgen:ir_freqgen_1\|out_clk  " "   -0.157              -9.072 freqgen:ir_freqgen_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 led_clk_div_count\[4\]  " "    0.011               0.000 led_clk_div_count\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120354405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712120354405 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712120354432 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712120395003 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712120395082 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712120395082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.235 " "Worst-case setup slack is -5.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.235           -1408.994 CLOCK_50  " "   -5.235           -1408.994 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.546            -103.554 led_clk_div_count\[4\]  " "   -3.546            -103.554 led_clk_div_count\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.134            -244.481 freqgen:ir_freqgen_1\|out_clk  " "   -2.134            -244.481 freqgen:ir_freqgen_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.122           -2267.950 freqgen:ir_freqgen_0\|out_clk  " "   -2.122           -2267.950 freqgen:ir_freqgen_0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712120395086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.089 " "Worst-case hold slack is 0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 freqgen:ir_freqgen_0\|out_clk  " "    0.089               0.000 freqgen:ir_freqgen_0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 freqgen:ir_freqgen_1\|out_clk  " "    0.094               0.000 freqgen:ir_freqgen_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 CLOCK_50  " "    0.114               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 led_clk_div_count\[4\]  " "    0.153               0.000 led_clk_div_count\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712120395167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712120395174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712120395181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.444 " "Worst-case minimum pulse width slack is -0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.444             -38.217 CLOCK_50  " "   -0.444             -38.217 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169            -148.113 freqgen:ir_freqgen_0\|out_clk  " "   -0.169            -148.113 freqgen:ir_freqgen_0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -5.746 freqgen:ir_freqgen_1\|out_clk  " "   -0.101              -5.746 freqgen:ir_freqgen_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 led_clk_div_count\[4\]  " "    0.043               0.000 led_clk_div_count\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712120395191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712120395191 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712120397652 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712120397666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5278 " "Peak virtual memory: 5278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712120397861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 21:59:57 2024 " "Processing ended: Tue Apr 02 21:59:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712120397861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:50 " "Elapsed time: 00:01:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712120397861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712120397861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712120397861 ""}
