<stg><name>kernel_fdtd_2d</name>


<trans_list>

<trans id="348" from="1" to="2">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="2" to="3">
<condition id="108">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="3" to="4">
<condition id="109">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="3" to="6">
<condition id="115">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="4" to="5">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="5" to="3">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="6" to="7">
<condition id="117">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="6" to="24">
<condition id="140">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="7" to="8">
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="7" to="6">
<condition id="138">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="8" to="9">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="9" to="10">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="10" to="11">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="11" to="12">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="12" to="13">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="13" to="14">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="14" to="15">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="15" to="16">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="16" to="17">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="17" to="18">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="18" to="19">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="19" to="20">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="20" to="21">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="21" to="22">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="22" to="23">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="23" to="7">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="24" to="25">
<condition id="142">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="24" to="42">
<condition id="165">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="25" to="26">
<condition id="143">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="25" to="24">
<condition id="163">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="26" to="27">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="27" to="28">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="28" to="29">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="29" to="30">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="30" to="31">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="31" to="32">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="32" to="33">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="33" to="34">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="34" to="35">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="35" to="36">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="36" to="37">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="37" to="38">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="38" to="39">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="39" to="40">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="40" to="41">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="41" to="25">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="42" to="43">
<condition id="167">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="42" to="2">
<condition id="204">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="43" to="44">
<condition id="168">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="43" to="42">
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="44" to="45">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="45" to="46">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="46" to="47">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="47" to="48">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="48" to="49">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="49" to="50">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="50" to="51">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="51" to="52">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="52" to="53">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="53" to="54">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="54" to="55">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="55" to="56">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="56" to="57">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="57" to="58">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="58" to="59">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="59" to="60">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="60" to="61">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="61" to="62">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="62" to="63">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="63" to="64">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="64" to="65">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="65" to="66">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="66" to="67">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="67" to="68">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="68" to="69">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="69" to="70">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="70" to="71">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="71" to="72">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="72" to="73">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="73" to="43">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %tmax) nounwind, !map !155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nx) nounwind, !map !161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ny) nounwind, !map !165

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %ex) nounwind, !map !169

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %ey) nounwind, !map !175

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %hz) nounwind, !map !179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([50 x double]* %p_fict_s) nounwind, !map !183

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @kernel_fdtd_2d_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit:0  %t = phi i6 [ 0, %0 ], [ %t_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:1  %exitcond7 = icmp eq i6 %t, -14

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:3  %t_1 = add i6 %t, 1

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond7, label %6, label %.preheader13.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="6">
<![CDATA[
.preheader13.preheader:0  %tmp = zext i6 %t to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.preheader:1  %p_fict_addr = getelementptr [50 x double]* %p_fict_s, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="p_fict_addr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:2  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader13:0  %j = phi i10 [ %j_4, %1 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader13:1  %exitcond6 = icmp eq i10 %j, -24

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader13:3  %j_4 = add i10 %j, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %exitcond6, label %.preheader12.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="6">
<![CDATA[
:0  %p_fict_load = load double* %p_fict_addr, align 8

]]></Node>
<StgValue><ssdm name="p_fict_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="99" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="6">
<![CDATA[
:0  %p_fict_load = load double* %p_fict_addr, align 8

]]></Node>
<StgValue><ssdm name="p_fict_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="10">
<![CDATA[
:1  %tmp_s = zext i10 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ey_addr = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="ey_addr"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:3  store double %p_fict_load, double* %ey_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="103" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:3  store double %p_fict_load, double* %ey_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader12:0  %i = phi i10 [ %i_3, %3 ], [ 1, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader12:1  %exitcond5 = icmp eq i10 %i, -24

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:3  br i1 %exitcond5, label %.preheader10.preheader, label %.preheader11.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="20" op_0_bw="10">
<![CDATA[
.preheader11.preheader:0  %tmp_1_cast = zext i10 %i to i20

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader11.preheader:1  %tmp_1 = mul i20 %tmp_1_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader11.preheader:2  %tmp_2 = add i10 %i, -1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="20" op_0_bw="10">
<![CDATA[
.preheader11.preheader:3  %tmp_3_cast = zext i10 %tmp_2 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader11.preheader:4  %tmp_3 = mul i20 %tmp_3_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:5  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader11:0  %j_1 = phi i10 [ %j_5, %2 ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader11:1  %exitcond4 = icmp eq i10 %j_1, -24

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader11:3  %j_5 = add i10 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:4  br i1 %exitcond4, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="20" op_0_bw="10">
<![CDATA[
:0  %tmp_5_cast = zext i10 %j_1 to i20

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %tmp_4 = add i20 %tmp_5_cast, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="20">
<![CDATA[
:2  %tmp_33_cast = zext i20 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ey_addr_1 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_33_cast

]]></Node>
<StgValue><ssdm name="ey_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %hz_addr = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_33_cast

]]></Node>
<StgValue><ssdm name="hz_addr"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:5  %tmp_5 = add i20 %tmp_5_cast, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="20">
<![CDATA[
:6  %tmp_34_cast = zext i20 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %hz_addr_1 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="hz_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load = load double* %hz_addr, align 8

]]></Node>
<StgValue><ssdm name="hz_load"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="20">
<![CDATA[
:10  %hz_load_1 = load double* %hz_addr_1, align 8

]]></Node>
<StgValue><ssdm name="hz_load_1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %i_3 = add i10 %i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="133" st_id="8" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load = load double* %hz_addr, align 8

]]></Node>
<StgValue><ssdm name="hz_load"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="20">
<![CDATA[
:10  %hz_load_1 = load double* %hz_addr_1, align 8

]]></Node>
<StgValue><ssdm name="hz_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="135" st_id="9" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load = load double* %hz_addr, align 8

]]></Node>
<StgValue><ssdm name="hz_load"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="20">
<![CDATA[
:10  %hz_load_1 = load double* %hz_addr_1, align 8

]]></Node>
<StgValue><ssdm name="hz_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="137" st_id="10" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load = load double* %hz_addr, align 8

]]></Node>
<StgValue><ssdm name="hz_load"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="20">
<![CDATA[
:10  %hz_load_1 = load double* %hz_addr_1, align 8

]]></Node>
<StgValue><ssdm name="hz_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="139" st_id="11" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %in_assign = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="in_assign"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="140" st_id="12" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %in_assign = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="in_assign"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="141" st_id="13" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="20">
<![CDATA[
:8  %ey_load = load double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ey_load"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %in_assign = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="in_assign"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="143" st_id="14" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="20">
<![CDATA[
:8  %ey_load = load double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ey_load"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %in_assign = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="in_assign"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="145" st_id="15" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="20">
<![CDATA[
:8  %ey_load = load double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ey_load"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %in_assign = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="in_assign"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="147" st_id="16" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="20">
<![CDATA[
:8  %ey_load = load double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ey_load"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64">
<![CDATA[
:12  %p_Val2_s = bitcast double %in_assign to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:13  %p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %new_exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="new_exp_V"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="52" op_0_bw="64">
<![CDATA[
:15  %new_mant_V = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="new_mant_V"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="53" op_0_bw="52">
<![CDATA[
:16  %xf_V_4_i_cast = zext i52 %new_mant_V to i53

]]></Node>
<StgValue><ssdm name="xf_V_4_i_cast"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17  %tmp_i = icmp eq i11 %new_exp_V, -1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:18  %tmp_1_i = icmp eq i11 %new_exp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:19  %new_exp_V_1 = add i11 -1, %new_exp_V

]]></Node>
<StgValue><ssdm name="new_exp_V_1"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:20  %p_new_exp_V_1_i = select i1 %tmp_i, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="p_new_exp_V_1_i"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp_6 = or i1 %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:22  %p_Repl2_1 = select i1 %tmp_6, i11 %p_new_exp_V_1_i, i11 %new_exp_V_1

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %tmp_11 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:24  %icmp = icmp ne i10 %tmp_11, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:26  %shift_V_i_cast = sub i2 -2, %tmp_7

]]></Node>
<StgValue><ssdm name="shift_V_i_cast"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="1">
<![CDATA[
:27  %p_shift_V_i = zext i1 %tmp_1_i to i2

]]></Node>
<StgValue><ssdm name="p_shift_V_i"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:28  %tmp_9 = or i1 %tmp_1_i, %icmp

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:29  %p_0274_2_i = select i1 %tmp_9, i2 %p_shift_V_i, i2 %shift_V_i_cast

]]></Node>
<StgValue><ssdm name="p_0274_2_i"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:30  %tmp_2_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %new_mant_V) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
:31  %xf_V = select i1 %tmp_1_i, i53 %xf_V_4_i_cast, i53 %tmp_2_i

]]></Node>
<StgValue><ssdm name="xf_V"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="55" op_0_bw="53">
<![CDATA[
:32  %p_i_cast = zext i53 %xf_V to i55

]]></Node>
<StgValue><ssdm name="p_i_cast"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:33  %tmp_8_i = icmp ult i11 %new_exp_V, 3

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="55" op_0_bw="2">
<![CDATA[
:34  %tmp_9_i = zext i2 %p_0274_2_i to i55

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="53" op_0_bw="2">
<![CDATA[
:35  %tmp_9_i_cast = zext i2 %p_0274_2_i to i53

]]></Node>
<StgValue><ssdm name="tmp_9_i_cast"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
:36  %r_V = lshr i53 %xf_V, %tmp_9_i_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:37  %r_V_1 = shl i55 %p_i_cast, %tmp_9_i

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="52" op_0_bw="53">
<![CDATA[
:38  %tmp_13 = trunc i53 %r_V to i52

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="52" op_0_bw="55">
<![CDATA[
:39  %tmp_14 = trunc i55 %r_V_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
:40  %new_mant_V_1 = select i1 %tmp_8_i, i52 %tmp_13, i52 %tmp_14

]]></Node>
<StgValue><ssdm name="new_mant_V_1"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
:41  %new_mant_V_6 = select i1 %tmp_i, i52 %new_mant_V, i52 %new_mant_V_1

]]></Node>
<StgValue><ssdm name="new_mant_V_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
:42  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %new_mant_V_6) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64">
<![CDATA[
:43  %out = bitcast i64 %p_Result_s to double

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %tmp_8 = fsub double %ey_load, %out

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="181" st_id="18" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %tmp_8 = fsub double %ey_load, %out

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="182" st_id="19" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %tmp_8 = fsub double %ey_load, %out

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="183" st_id="20" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %tmp_8 = fsub double %ey_load, %out

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="184" st_id="21" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %tmp_8 = fsub double %ey_load, %out

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="185" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:45  store double %tmp_8, double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="186" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:45  store double %tmp_8, double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:46  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="188" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader10:0  %i_1 = phi i10 [ %i_5, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
.preheader10:1  %phi_mul = phi i20 [ %next_mul, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="190" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader10:2  %next_mul = add i20 %phi_mul, 1000

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader10:3  %exitcond3 = icmp eq i10 %i_1, -24

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:4  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader10:5  %i_5 = add i10 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:6  br i1 %exitcond3, label %.preheader8.preheader, label %.preheader9.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="197" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader9:0  %j_2 = phi i10 [ %j_6, %4 ], [ 1, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="198" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader9:1  %exitcond2 = icmp eq i10 %j_2, -24

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="200" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:3  br i1 %exitcond2, label %.preheader10.loopexit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="20" op_0_bw="10">
<![CDATA[
:0  %tmp_11_cast = zext i10 %j_2 to i20

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="202" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %tmp_15 = add i20 %tmp_11_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="203" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="20">
<![CDATA[
:2  %tmp_37_cast = zext i20 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="204" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ex_addr = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="ex_addr"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %hz_addr_2 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="hz_addr_2"/></StgValue>
</operation>

<operation id="206" st_id="25" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="20">
<![CDATA[
:6  %hz_load_2 = load double* %hz_addr_2, align 8

]]></Node>
<StgValue><ssdm name="hz_load_2"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp_12 = add i10 -1, %j_2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="208" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="20" op_0_bw="10">
<![CDATA[
:8  %tmp_13_cast = zext i10 %tmp_12 to i20

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:9  %tmp_17 = add i20 %tmp_13_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="20">
<![CDATA[
:10  %tmp_38_cast = zext i20 %tmp_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %hz_addr_3 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="hz_addr_3"/></StgValue>
</operation>

<operation id="212" st_id="25" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="20">
<![CDATA[
:12  %hz_load_3 = load double* %hz_addr_3, align 8

]]></Node>
<StgValue><ssdm name="hz_load_3"/></StgValue>
</operation>

<operation id="213" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:48  %j_6 = add i10 1, %j_2

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="214" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.loopexit:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="215" st_id="26" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="20">
<![CDATA[
:6  %hz_load_2 = load double* %hz_addr_2, align 8

]]></Node>
<StgValue><ssdm name="hz_load_2"/></StgValue>
</operation>

<operation id="216" st_id="26" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="20">
<![CDATA[
:12  %hz_load_3 = load double* %hz_addr_3, align 8

]]></Node>
<StgValue><ssdm name="hz_load_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="217" st_id="27" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="20">
<![CDATA[
:6  %hz_load_2 = load double* %hz_addr_2, align 8

]]></Node>
<StgValue><ssdm name="hz_load_2"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="20">
<![CDATA[
:12  %hz_load_3 = load double* %hz_addr_3, align 8

]]></Node>
<StgValue><ssdm name="hz_load_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="219" st_id="28" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="20">
<![CDATA[
:6  %hz_load_2 = load double* %hz_addr_2, align 8

]]></Node>
<StgValue><ssdm name="hz_load_2"/></StgValue>
</operation>

<operation id="220" st_id="28" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="20">
<![CDATA[
:12  %hz_load_3 = load double* %hz_addr_3, align 8

]]></Node>
<StgValue><ssdm name="hz_load_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="221" st_id="29" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %in_assign_1 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="in_assign_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="222" st_id="30" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %in_assign_1 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="in_assign_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="223" st_id="31" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="20">
<![CDATA[
:5  %ex_load = load double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name="ex_load"/></StgValue>
</operation>

<operation id="224" st_id="31" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %in_assign_1 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="in_assign_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="225" st_id="32" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="20">
<![CDATA[
:5  %ex_load = load double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name="ex_load"/></StgValue>
</operation>

<operation id="226" st_id="32" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %in_assign_1 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="in_assign_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="227" st_id="33" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="20">
<![CDATA[
:5  %ex_load = load double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name="ex_load"/></StgValue>
</operation>

<operation id="228" st_id="33" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %in_assign_1 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="in_assign_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="229" st_id="34" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="20">
<![CDATA[
:5  %ex_load = load double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name="ex_load"/></StgValue>
</operation>

<operation id="230" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64">
<![CDATA[
:14  %p_Val2_1 = bitcast double %in_assign_1 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="231" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:15  %p_Repl2_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_1, i32 63)

]]></Node>
<StgValue><ssdm name="p_Repl2_5"/></StgValue>
</operation>

<operation id="232" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %new_exp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="new_exp_V_2"/></StgValue>
</operation>

<operation id="233" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="52" op_0_bw="64">
<![CDATA[
:17  %new_mant_V_4 = trunc i64 %p_Val2_1 to i52

]]></Node>
<StgValue><ssdm name="new_mant_V_4"/></StgValue>
</operation>

<operation id="234" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="53" op_0_bw="52">
<![CDATA[
:18  %xf_V_4_i5_cast = zext i52 %new_mant_V_4 to i53

]]></Node>
<StgValue><ssdm name="xf_V_4_i5_cast"/></StgValue>
</operation>

<operation id="235" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:19  %tmp_i6 = icmp eq i11 %new_exp_V_2, -1

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="236" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:20  %tmp_1_i7 = icmp eq i11 %new_exp_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_1_i7"/></StgValue>
</operation>

<operation id="237" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:21  %new_exp_V_3 = add i11 -1, %new_exp_V_2

]]></Node>
<StgValue><ssdm name="new_exp_V_3"/></StgValue>
</operation>

<operation id="238" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:22  %p_new_exp_V_1_i9 = select i1 %tmp_i6, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="p_new_exp_V_1_i9"/></StgValue>
</operation>

<operation id="239" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  %tmp_18 = or i1 %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="240" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:24  %p_Repl2_4 = select i1 %tmp_18, i11 %p_new_exp_V_1_i9, i11 %new_exp_V_3

]]></Node>
<StgValue><ssdm name="p_Repl2_4"/></StgValue>
</operation>

<operation id="241" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_25 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_1, i32 53, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="242" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:26  %icmp5 = icmp ne i10 %tmp_25, 0

]]></Node>
<StgValue><ssdm name="icmp5"/></StgValue>
</operation>

<operation id="243" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_24 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="244" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:28  %shift_V_i12_cast = sub i2 -2, %tmp_24

]]></Node>
<StgValue><ssdm name="shift_V_i12_cast"/></StgValue>
</operation>

<operation id="245" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="1">
<![CDATA[
:29  %p_shift_V_i1 = zext i1 %tmp_1_i7 to i2

]]></Node>
<StgValue><ssdm name="p_shift_V_i1"/></StgValue>
</operation>

<operation id="246" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %tmp_26 = or i1 %tmp_1_i7, %icmp5

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="247" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:31  %p_0274_2_i1 = select i1 %tmp_26, i2 %p_shift_V_i1, i2 %shift_V_i12_cast

]]></Node>
<StgValue><ssdm name="p_0274_2_i1"/></StgValue>
</operation>

<operation id="248" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:32  %tmp_2_i1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %new_mant_V_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>

<operation id="249" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
:33  %xf_V_3 = select i1 %tmp_1_i7, i53 %xf_V_4_i5_cast, i53 %tmp_2_i1

]]></Node>
<StgValue><ssdm name="xf_V_3"/></StgValue>
</operation>

<operation id="250" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="55" op_0_bw="53">
<![CDATA[
:34  %p_i17_cast = zext i53 %xf_V_3 to i55

]]></Node>
<StgValue><ssdm name="p_i17_cast"/></StgValue>
</operation>

<operation id="251" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:35  %tmp_8_i1 = icmp ult i11 %new_exp_V_2, 3

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>

<operation id="252" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="55" op_0_bw="2">
<![CDATA[
:36  %tmp_9_i1 = zext i2 %p_0274_2_i1 to i55

]]></Node>
<StgValue><ssdm name="tmp_9_i1"/></StgValue>
</operation>

<operation id="253" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="53" op_0_bw="2">
<![CDATA[
:37  %tmp_9_i19_cast = zext i2 %p_0274_2_i1 to i53

]]></Node>
<StgValue><ssdm name="tmp_9_i19_cast"/></StgValue>
</operation>

<operation id="254" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
:38  %r_V_2 = lshr i53 %xf_V_3, %tmp_9_i19_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="255" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:39  %r_V_3 = shl i55 %p_i17_cast, %tmp_9_i1

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="256" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="52" op_0_bw="53">
<![CDATA[
:40  %tmp_27 = trunc i53 %r_V_2 to i52

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="257" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="52" op_0_bw="55">
<![CDATA[
:41  %tmp_28 = trunc i55 %r_V_3 to i52

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="258" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
:42  %new_mant_V_3 = select i1 %tmp_8_i1, i52 %tmp_27, i52 %tmp_28

]]></Node>
<StgValue><ssdm name="new_mant_V_3"/></StgValue>
</operation>

<operation id="259" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
:43  %new_mant_V_7 = select i1 %tmp_i6, i52 %new_mant_V_4, i52 %new_mant_V_3

]]></Node>
<StgValue><ssdm name="new_mant_V_7"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="260" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
:44  %p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_5, i11 %p_Repl2_4, i52 %new_mant_V_7) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="261" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64">
<![CDATA[
:45  %out_1 = bitcast i64 %p_Result_1 to double

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>

<operation id="262" st_id="35" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %tmp_16 = fsub double %ex_load, %out_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="263" st_id="36" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %tmp_16 = fsub double %ex_load, %out_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="264" st_id="37" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %tmp_16 = fsub double %ex_load, %out_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="265" st_id="38" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %tmp_16 = fsub double %ex_load, %out_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="266" st_id="39" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %tmp_16 = fsub double %ex_load, %out_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="267" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:47  store double %tmp_16, double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="268" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:47  store double %tmp_16, double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
:49  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="270" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader8:0  %i_2 = phi i10 [ %i_4, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="271" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
.preheader8:1  %phi_mul1 = phi i20 [ %next_mul2, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="272" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader8:2  %next_mul2 = add i20 %phi_mul1, 1000

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="273" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader8:3  %exitcond1 = icmp eq i10 %i_2, -25

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="274" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="275" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader8:5  %i_4 = add i10 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="276" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:6  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="20" op_0_bw="10">
<![CDATA[
.preheader.preheader:0  %tmp_10_cast = zext i10 %i_4 to i20

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="278" st_id="42" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:1  %tmp_10 = mul i20 %tmp_10_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="279" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="281" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %j_3 = phi i10 [ %j_7, %5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="282" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:1  %exitcond = icmp eq i10 %j_3, -25

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="283" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="284" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %j_7 = add i10 %j_3, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="285" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader8.loopexit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="20" op_0_bw="10">
<![CDATA[
:0  %tmp_17_cast = zext i10 %j_3 to i20

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="287" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %tmp_29 = add i20 %phi_mul1, %tmp_17_cast

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="288" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="20">
<![CDATA[
:2  %tmp_39_cast = zext i20 %tmp_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="289" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ex_addr_2 = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_39_cast

]]></Node>
<StgValue><ssdm name="ex_addr_2"/></StgValue>
</operation>

<operation id="290" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:4  %tmp_30 = add i20 %tmp_10, %tmp_17_cast

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="291" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="20" op_0_bw="10">
<![CDATA[
:10  %tmp_18_cast = zext i10 %j_7 to i20

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="292" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:11  %tmp_31 = add i20 %phi_mul1, %tmp_18_cast

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="293" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="20">
<![CDATA[
:12  %tmp_41_cast = zext i20 %tmp_31 to i64

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="294" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %ex_addr_1 = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_41_cast

]]></Node>
<StgValue><ssdm name="ex_addr_1"/></StgValue>
</operation>

<operation id="295" st_id="43" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="20">
<![CDATA[
:14  %ex_load_1 = load double* %ex_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ex_load_1"/></StgValue>
</operation>

<operation id="296" st_id="43" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="20">
<![CDATA[
:15  %ex_load_2 = load double* %ex_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ex_load_2"/></StgValue>
</operation>

<operation id="297" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.loopexit:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="298" st_id="44" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="20">
<![CDATA[
:14  %ex_load_1 = load double* %ex_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ex_load_1"/></StgValue>
</operation>

<operation id="299" st_id="44" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="20">
<![CDATA[
:15  %ex_load_2 = load double* %ex_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ex_load_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="300" st_id="45" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="20">
<![CDATA[
:14  %ex_load_1 = load double* %ex_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ex_load_1"/></StgValue>
</operation>

<operation id="301" st_id="45" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="20">
<![CDATA[
:15  %ex_load_2 = load double* %ex_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ex_load_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="302" st_id="46" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="20">
<![CDATA[
:14  %ex_load_1 = load double* %ex_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ex_load_1"/></StgValue>
</operation>

<operation id="303" st_id="46" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="20">
<![CDATA[
:15  %ex_load_2 = load double* %ex_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ex_load_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="304" st_id="47" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="305" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="20">
<![CDATA[
:5  %tmp_40_cast = zext i20 %tmp_30 to i64

]]></Node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="306" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %ey_addr_2 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_40_cast

]]></Node>
<StgValue><ssdm name="ey_addr_2"/></StgValue>
</operation>

<operation id="307" st_id="48" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="308" st_id="48" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="20">
<![CDATA[
:17  %ey_load_1 = load double* %ey_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ey_load_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="309" st_id="49" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="310" st_id="49" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="20">
<![CDATA[
:17  %ey_load_1 = load double* %ey_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ey_load_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="311" st_id="50" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="312" st_id="50" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="20">
<![CDATA[
:17  %ey_load_1 = load double* %ey_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ey_load_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="313" st_id="51" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="314" st_id="51" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="20">
<![CDATA[
:17  %ey_load_1 = load double* %ey_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ey_load_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="315" st_id="52" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="316" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %ey_addr_3 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_39_cast

]]></Node>
<StgValue><ssdm name="ey_addr_3"/></StgValue>
</operation>

<operation id="317" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %hz_addr_4 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_39_cast

]]></Node>
<StgValue><ssdm name="hz_addr_4"/></StgValue>
</operation>

<operation id="318" st_id="53" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="319" st_id="53" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="20">
<![CDATA[
:19  %ey_load_2 = load double* %ey_addr_3, align 8

]]></Node>
<StgValue><ssdm name="ey_load_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="320" st_id="54" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="321" st_id="54" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="20">
<![CDATA[
:19  %ey_load_2 = load double* %ey_addr_3, align 8

]]></Node>
<StgValue><ssdm name="ey_load_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="322" st_id="55" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="323" st_id="55" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="20">
<![CDATA[
:19  %ey_load_2 = load double* %ey_addr_3, align 8

]]></Node>
<StgValue><ssdm name="ey_load_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="324" st_id="56" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="325" st_id="56" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="20">
<![CDATA[
:19  %ey_load_2 = load double* %ey_addr_3, align 8

]]></Node>
<StgValue><ssdm name="ey_load_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="326" st_id="57" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="327" st_id="58" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="328" st_id="59" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="329" st_id="60" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="330" st_id="61" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="331" st_id="62" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="332" st_id="63" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load_4 = load double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name="hz_load_4"/></StgValue>
</operation>

<operation id="333" st_id="63" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="334" st_id="64" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load_4 = load double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name="hz_load_4"/></StgValue>
</operation>

<operation id="335" st_id="64" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="336" st_id="65" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load_4 = load double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name="hz_load_4"/></StgValue>
</operation>

<operation id="337" st_id="65" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="338" st_id="66" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load_4 = load double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name="hz_load_4"/></StgValue>
</operation>

<operation id="339" st_id="66" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="340" st_id="67" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="341" st_id="68" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="342" st_id="69" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="343" st_id="70" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="344" st_id="71" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="345" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:23  store double %tmp_23, double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="346" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:23  store double %tmp_23, double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
