<?xml version="1.0" encoding="UTF-8" ?>
<GLOSSARY>
<ITEM>
<NAME>.cdsinit</NAME>
<DESC>File that defines the startup environment of the Cadence software   &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,VSE,DFII,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>AMSD</NAME>
<DESC>Virtuoso AMS Designer &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>assistant menu</NAME>
<DESC>Menu that appears at the top of an assistant pane in a window of the Virtuoso software. This menu differs from a banner menu which appears at the top of a session window. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Layout Suite,VSE,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>assistant pane</NAME>
<DESC>Dockable workspace component, which can have an assistant toolbar and an assistant menu bar, in a window of the Virtuoso software.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,VSE,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>assistant toolbar</NAME>
<DESC>Toolbar that appears at the top of an assistant pane in a window of the Virtuoso software. This toolbar differs from a banner toolbar that appears near the top of a session window. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Layout Suite,VSE</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>BBT</NAME>
<DESC>(Building Block Text) Instances added to a design to create a model schematic. Helps in defining the model behavior and obtaining a graphical representation of the behavioral model.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Schematic Editor,VSE,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>bindkey</NAME>
<DESC>Keyboard key or mouse button linked (bound) to a Virtuoso SKILL command or function name. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,VSE,DFII,Cadence Shared Tools,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>BJT</NAME>
<DESC>Bipolar Junction Transistor &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,Virtuoso Layout Suite,VSE,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>CDF</NAME>
<DESC>(Component Description Format) Assigns attributes, properties, and parameters to libraries and cells for such purposes as assigning parameter names and values, allocating units and default values, checking that values lie within specified ranges, dynamically changing how parameters are displayed depending on predefined conditions, and executing Cadenceï¿½ SKILL programming language functions whenever certain information is changed (callback functions). A cell CDF lets you store information specific to a cell with that cell. For more information, see the Component Description Format User Guide. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,VSE,DFII,Cadence Shared Tools,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Cell Name</NAME>
<DESC> Name assigned to the cellview as it is defined in the SKILL file. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,VSE,DFII,Cadence Shared Tools,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Cellview-Based Netlister</NAME>
<DESC>Creates a Verilog-AMS netlist for one cell at a time in the lib/cell/view for the cell. If you use the cellview-based netlister, you must add ams simInfo to your library. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,VSE,DFII,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>CIW</NAME>
<DESC>(Command Interpreter Window) Window that launches any Virtuoso Design Environment application. The CIW logs the design session and reports messages.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,Virtuoso Layout Suite,Virtuoso Layout Suite,VSE,DFII</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Constraint Manager</NAME>
<DESC>Dockable assistant pane in the Virtuoso software that defines, manages, and transfers constraints throughout the custom IC design flow. Used to define constraints that affect design elements such as nets, instances, devices, parameterized cells (pcells), and ROD objects. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,VSE,DFII,Cadence Shared Tools,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>CPF</NAME>
<DESC>(Common Power Format) ASCII file that specifies the power intent that is used throughout the implementation and verification of a design. Different tools utilize different parts of the specification. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite,VSE</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>CV</NAME>
<DESC>Constraint Validation &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,VSE,DFII,non-DFII,Cadence Shared Tools,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>DFM</NAME>
<DESC>Design For Manufacturing  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,VSE,DFII,non-DFII,Cadence Shared Tools,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>DUT</NAME>
<DESC> (Design Under Test) Portion of the simulation that is synthesized. The other portion of the simulation could be referred to as the test bench. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,VSE,DFII,non-DFII,Cadence Shared Tools,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>EAD</NAME>
<DESC>Electrically Aware Design  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>iterated instances</NAME>
<DESC>Compact way of displaying repeated instances of a symbol in a schematic, particularly useful in bus-type or data-flow architectures that have identical structures to handle each bit on the bus. To add several instances of the same type, you can express multiple unique names with an iterative expression. For example, A0:3; generates one graphic representing four instances: A0, A1, A2, and A3. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,Virtuoso Layout Suite,VSE,DFII,non-DFII,Cadence Shared Tools,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>library name</NAME>
<DESC>Name of the library where the cellview is located. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,VSE,DFII,non-DFII,Cadence Shared Tools,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>OSS netlister</NAME>
<DESC>Creates a single netlist of the entire design hierarchy in the netlist directory. The OSS netlister uses spectre simInfo. You do not need to add ams simInfo or convert PDKs (as you do if you use the cellview-based netlister). &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>DFII</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Pcell</NAME>
<DESC>(Parameterized Cell) A graphic, programmable cell that lets you create a customized instance each time you place it. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,VSE,DFII,non-DFII,Cadence Shared Tools,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>PDK</NAME>
<DESC>(Process Design Kit) Developed by PDK team for certain technology. It contains rule deck, techfiles, library cells &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>PSF</NAME>
<DESC>(Parameter Storage Format) When the AMS Designer simulator runs standalone, it writes the results of the AC analysis to a parameter storage format (PSF) file. By default, the software stores the PSF file in a directory called ascf.raw (where ascf is the name of the analog simulation control file). &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Results Browser</NAME>
<DESC>Assistant in the Virtuoso Visualization and Analysis XL window that is used to open the stored simulation results. Results Browser displays simulation results (signals) in a hierarchical arrangement that corresponds to the hierarchy of your design, making it easy for you to locate and manage simulation data. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>schematic cellview</NAME>
<DESC>Describes the connectivity, gate widths, and gate lengths of transistors. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,VSE,DFII,non-DFII,Cadence Shared Tools,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>SMG</NAME>
<DESC>(Schematic Model Generation) Creates behavioral models from interconnected and configured building block instances on a schematic.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,VSE,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>state</NAME>
<DESC>ADE L setup information is saved as a state file.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>view name</NAME>
<DESC>Name of the current cellview. The view name is user defined. Different views can be used to represent different levels of abstraction of a design (behavior, gate) or different stages in the design process (rtl, postsynthesis). Views can also be used to contain different types of data about a cell (schematic, symbol, layout, vhdl).  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,VSE,DFII,non-DFII,Cadence Shared Tools,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>workspace</NAME>
<DESC>Arrangement of various assistants and the window settings that you specify while working with a graph. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Layout Suite,VSE,DFII,non-DFII,Cadence Shared Tools,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>MVRC</NAME>
<DESC>Multi-Voltage Rule Checker (Synopsys product) &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS></TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>PIEA</NAME>
<DESC>Power Intent Export Assistant, Virtuoso  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>VSE</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>VSE SMG Model Schematic Application</NAME>
<DESC>VSE SMG Model Schematic Application optimizes the standard VSE tool for use with SMG. SMG uses VSE as a canvas to define the design behavior, and consequently, the behavior of the models to be created by placing, connecting, and configuring SMG building blocks (BBTs).  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Schematic Editor</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>SMG Model Schematic</NAME>
<DESC>SMG model schematic is the schematic created to represent the behavioral model graphically.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Schematic Editor</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>SMG IP Information Viewer</NAME>
<DESC>SMG IP Information Viewer is used to describe the IP information for the current IP in use, such as a model schematic. It contains some basic information of an IP, such as name, description, filter tags, model format tags, aliases, pins, parameters, and so on.   &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Schematic Editor</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>smgIpInfo view</NAME>
<DESC>SMG IP Information View describes the IP information for the current IP in use, such as a model schematic. It contains some basic information of an IP, such as name, description, filter tags, model format tags, aliases, pins, parameters, and so on.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Schematic Editor</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Navigator</NAME>
<DESC>The Navigator is a dockable/undockable assistant pane that provides facilities to view objects across the design hierarchy using a tree representation.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Schematic Editor,VSE</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Probes Assistant</NAME>
<DESC>The Probes Assistant is a dockable/undockable assistant pane that provides facilities to view the probed nets across the design hierarchy.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Schematic Editor,Virtuoso Schematic Editor,VSE</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>text cellview</NAME>
<DESC>A text-based cellview, like Verilog, SystemVerilog, VHDL, among others that you can import and create in Virtuoso. You can edit text cellviews using Virtuoso Text Editor. You can also create their symbol views and databases.     &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>DFII</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Transparent layout hierarchy</NAME>
<DESC>Transparent layout hierarchy is the layout hierarchy other than the top-level hierarchy, which does not match the schematic hierarchy, but the binder can still bind to the instances within it.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Component type</NAME>
<DESC>A component type is the name given to that classification of layout cells which share common characteristics. &lt;br /&gt;  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Abutment</NAME>
<DESC>Abutment is the process of allowing cells to be automatically overlapped, aligned, and electrically connected without introducing a design rule violation or connectivity error. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Instance array</NAME>
<DESC>An array of ungrouped instances that is generated based on row or column values and the spacing values that you specify. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Modgen</NAME>
<DESC>An array of instances that are grouped in a modgen constraint and have same or different connectivity and masters. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Mosaic</NAME>
<DESC>A compact array of instances that belong to the same mfactored instance and, therefore, have the same master and connectivity. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Cloning</NAME>
<DESC>Cloning is the ability to replicate a section of the layout, associated with a section of the schematic, in such a way that the new piece of layout material can be placed at more than one location, with each part preserving the hierarchical structure of the design. Cloning differs from synchronous copying in that the cloned structure maintains its schematic correspondence and inherits the connectivity information, while a synchronous copy does not maintain any schematic correspondence. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Synchronized Clone Family</NAME>
<DESC>If the clone source is selected from the layout cellview in which the clone target is generated, the clone source and the clone target are gathered in a common clone family, and the generated clones so formed are called synchronized clones because they are synchronized to the other members in the clone family. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Synchronous clones</NAME>
<DESC>Synchronous clones are the clones that stay synchronized during editing, changes made to one member of a family are automatically reflected in all the other members of the clone family. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Dummy instances</NAME>
<DESC>Instances that are created in the layout to counter electrical effects that are observed at small geometries. These instances get their connectivity from the layout net to which they are tied. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Active dummy instances</NAME>
<DESC>Dummy instances that are connected to a net other than the power or ground net. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Inactive dummy instances</NAME>
<DESC>Dummy instances that are connected to a power or ground net. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>VPLGens</NAME>
<DESC>VPLGens (Virtuoso parameterized layout generators) are Cadence-supported hierarchical pcells that require no SKILL coding and can be edited using all the standard Virtuoso tools, including Layout XL, floorplanner, automatic placers, routers, and so on. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Pseudoparallel connection</NAME>
<DESC>A pseudoparallel connection is defined as a group of instance terminals on a net that are at the same voltage, due to which they do not need a physical connection.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite,Virtuoso Layout Suite,Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Pin permutation</NAME>
<DESC>Pin permutation is the Layout XL operation that allows you to exchange the connectivity or net connections of the pins of a component. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>flight line</NAME>
<DESC>The lines that Layout XL draws on the canvas to show incomplete electrical connections between the devices on each net.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Smart Display</NAME>
<DESC>(SMD) Smart Display is a layout editing environment that can be used to generate a symbolic representation of the layout by using one of the two modes, Abstracted or Schematic. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Virtual connections</NAME>
<DESC>Virtual connections are logical electrical connections between sets of physically connected shapes. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Attached Label</NAME>
<DESC>Label (oaText) attached to a shape in the edited cellview.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Stamp Label</NAME>
<DESC>&amp;nbsp;&amp;nbsp;&lt;br /&gt;Stamp Label &lt;br /&gt;Label (oaText) stamping a shape either in the edited cellview or in the hierarchy. For a label to stamp a shape, the origin of the label must overlap the shape. In addition, in the technology file stampLabelLayers rule, the stamp layer must be defined as stamping the shape layer-purpose pair.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Virtual-connect label</NAME>
<DESC>Label (oaText) that has the specific syntax to tag shapes as virtually connected. By default, for a label to be recognized as a virtual-connect label, the label must have the virtual-connect separator, (:). &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Markers</NAME>
<DESC>Markers are flashing boxes in the layout canvas that indicate electrical shorts or invalid overlaps.   &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite,Virtuoso Layout Suite,Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Probing</NAME>
<DESC>Probing is the Layout XL functionality that lets you select an instance, net, or pin in the layout or schematic window to highlight the corresponding element in the other window.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>LAM</NAME>
<DESC>The Library and Attributes Mapping (LAM) file stores the symbol properties that drive layout generation, component type information for a given library, and library and cell-level mapping information.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Virtuoso ADE Explorer</NAME>
<DESC>The Virtuoso ADE Explorer provides a single-testbench platform that can be used to define the simulation settings and run simulations based on the specified settings.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>RTT</NAME>
<DESC>The Real-Time Tuning assistant in ADE Explorer is used to edit the values of variables and parameters and the simulation results are dynamically updated to reflect the changes that have been made.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Monte Carlo analysis</NAME>
<DESC>Analysis used to estimate parametric yields and generate information about the performance characteristics of the circuits you design.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Waveform Info-Balloons</NAME>
<DESC>Waveform info-balloons or thumbnails are used to view the output waveforms in the schematic design.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Graph Marker</NAME>
<DESC>The marker attaches a description to a point on the graph. The default label for a marker displays the X and Y coordinates of its intersection with the trace or the coordinates of the point location of the marker.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Transient Measurement</NAME>
<DESC>The Transient Measurement is an assistant used to display the calculated measurements for the transient markers on specific edges. The measurements can be falltime, risetime, overshoot, undershoot, and slewrate values.   &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>touchstone file</NAME>
<DESC>The touchstone file is an ASCII file, also known as the SnP file, which includes a large signals S-parameter results. The touchstone files are of .snp extension, where n is the number of network ports of the device.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>VCSV</NAME>
<DESC>The ViVA Comma-Separated Format format can be used to save the traces that can be loaded from within the Virtuoso Visualization and Analysis XL tool for use in the future.    &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>csv</NAME>
<DESC>Comma-Separated Format  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>dft</NAME>
<DESC>Discrete Fourier Transform. Computes the discrete Fourier transform of the Fourier Transform of a signal.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>dftbb</NAME>
<DESC>Discrete Fourier Transform Baseband &lt;br /&gt; Computes the Discrete Fourier Transform (fast Fourier transform) of a complex signal.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>DNL</NAME>
<DESC>Differential Non-Linearity &lt;br /&gt; Computes the differential non-linearity of a transient simple or parametric waveform.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Spectre,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>ADE Assembler</NAME>
<DESC>An interactive, multi-test environment that you can use to configure and run simulations for multiple tests.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>parametric set</NAME>
<DESC>A parametric set contains all possible sweep combinations by pairing each value of a variable or parameter with all values of the other variables or parameters  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Run Plan</NAME>
<DESC>Run Plan in ADE Assembler provides the capability to create multiple variations of the setup within a single session, where each run has its own setup details that override the settings in the active setup.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Circuit checks</NAME>
<DESC>Checks that enable you to analyze typical design problems, such as high impedance nodes, leakage paths between power supplies, timing errors, power issues, connectivity problems, or extreme rise and fall times.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment,Spectre,Spectre RF</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Asserts</NAME>
<DESC>Device checks that are used to perform checks on design parameters, node voltages, element currents, model parameters, operating point parameters, and expressions  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>SPD</NAME>
<DESC>(Symbolic Placement of Devices) SPD is an assisted, row-based placer with symbolic P/N device representation to improve productivity of layout designers. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Virtuoso ADE Verifier</NAME>
<DESC>A Virtuoso application to perform requirements-driven verification of analog designs.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>verifier cellview</NAME>
<DESC>A cellview that stores the necessary data of an analog design verification project managed using Virtuoso ADE Verifier. This cellview contains the requirements hierarchy and details, implementation links, and mapping between the requirements and their corresponding implementations. It also stores the Verifier settings for the project.   &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>database</NAME>
<DESC>The database of instances, nets, and pins in a text cellview that can create from Virtuoso Text Editor. Depending on the cellview text file, the editor uses the appropriate parser to generate the database. For example, to parse a Verilog, Verilog-AMS, or SystemVerilog file, the editor uses the Native Code Verilog compiler (ncvlog). The database information is stored in the netlist.oa and data.dm files within the directory structure of the text cellview.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>DFII</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>OSS</NAME>
<DESC>Open Simulation System (OSS) provides access to the simulators that it supports and lets you integrate and customize new simulators into the Virtuoso design environment. OSS also lets you customize hierarchical netlister (HNL), HNL net-based netlister, flat netlister (FNL), and post layout simulation.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Spectre,Spectre RF,Virtuoso Analog Design Environment,DFII</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>mapping requirements</NAME>
<DESC>The mapping between a requirement and its corresponding implementation. Also see Implementation and Requirement.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Verification plan</NAME>
<DESC>See Requirements  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment,Virtuoso AMS Environment,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>verification requirements</NAME>
<DESC>A design verification plan, also referred to as a requirements hierarchy, includes a set of hierarchy of verification requirements. A verification requirement is an abstract description of an aspect of a design that needs to be verified, along with its details. It includes details like the title, description, and verification type with the applicable range of acceptable output values. In a multi-user design environment, requirements can have owners.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>implementations</NAME>
<DESC>An implementation represents the actual simulation setup, testbench, and the measured output of a requirement. Implementation data is stored in a cellview, namely a maestro cellview. You can map an implementation to a corresponding requirement. To determine the status of a mapped requirement, you run the implementation cellview. The relevant results are compared to the specification values set in the related implementations or requirement.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>palsdir</NAME>
<DESC>The internal name for the Verifier database that is also referred to as the run summary data.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>config.xml</NAME>
<DESC>A user-interface configuration file used to create new custom constraint types, override definitions of existing custom constraint types, and extend definitions of any system constraint type.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Schematic Editor,Virtuoso Schematic Editor,DFII</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>GenericModgen constraint</NAME>
<DESC>A modgen constraint that is created as a template whose parameters can be edited directly without launching the Modgen Editor.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Schematic Editor,Virtuoso Schematic Editor,DFII</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>MPT</NAME>
<DESC>Multi-Patterning Technology (MPT) is used for advanced nodes with more than one lithography mask for one or more  layers. Virtuoso uses different colors for the masks on a layer for easy visualization.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Layout Suite,DFII</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>HCL</NAME>
<DESC>Hierarchical Color Locking (HCL) is a method for locking the color of hierarchical shapes.   &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite,Virtuoso Layout Suite,Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Electromigration</NAME>
<DESC>A term used to describe the movement of atoms in a solid conductor resulting from collisions between the flow of electrons and metal atoms in connecting wires.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Layout Suite,Virtuoso Layout Suite,Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Electromigration checking</NAME>
<DESC>(EM checking) To analyze the power grid and signals of the design for any density violations of the DC and AC current through the metal conductor lines, vias, and contacts. These violations can then be corrected by limiting current density in the affected areas of the design.   &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Layout Suite,Virtuoso Layout Suite,Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Electromigration check (EM check)</NAME>
<DESC>A check to be run on a design using the dataset to identify EM violations.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Layout Suite,Virtuoso Layout Suite,Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>dataset</NAME>
<DESC>A repository where the current or voltage data extracted from simulation results is saved. This dataset is referred in the EAD flow for EM checking.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Layout Suite,Virtuoso Layout Suite,Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>EAD technology file</NAME>
<DESC>A binary encrypted file that contains electrical process parameters for RC extraction, halo distances, capacitance models, and the electromigration rules.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Layout Suite,Virtuoso Layout Suite,Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>eadmodelGen</NAME>
<DESC>A utility to generate an EAD technology file. The executable for this is available under $CDSHOME/tools/catena/bin in the Virtuoso installation area.   &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Layout Suite,Virtuoso Layout Suite,Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>DM</NAME>
<DESC>Data Management  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Cadence Shared Tools</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>dag</NAME>
<DESC>Directed Acyclic Graph  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Cadence Shared Tools</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>DLIST</NAME>
<DESC>Display List  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Cadence Shared Tools</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>DPT</NAME>
<DESC>Double Patterning Technology (DPT) is MPT with only two lithography masks for one or more layers. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>WSP</NAME>
<DESC>Width spacing pattern (WSP) is an advanced form of snap pattern that defines tracks as width and spacing pairs on which shapes can be placed. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>track</NAME>
<DESC>Horizontal and vertical gridlines on which shapes can be placed. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>taper</NAME>
<DESC>Special wiring needed for connecting to pins due to one of the following conditions: the net wire is wider than the pin, vias for the net would cause a DRC violation when accessing the pin, or spacing conditions cannot be met in the pin area because the pins are too close together.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite,Virtuoso Layout Suite,Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>shield</NAME>
<DESC>A wire above, below, or adjacent to a signal wire that is added to improve the signal integrity. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>interconnect</NAME>
<DESC>Collection of structures that propagate signals between the pins of cell instances and/or top-level pins. Interconnect does not include the structures that occur as part of the fixed layout of a cell. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>wire</NAME>
<DESC>A collection of one or more wire segments or pathSegs. By extension, a wire may consist  of several pathSegs and vias physically connecting them together. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>net</NAME>
<DESC>Two or more pins that need to be connected and includes both the geometric and logical descriptions. It generally refers to the nets described in the NETS section in a DEF file. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>via</NAME>
<DESC>It is just a hole into the oxide layer which connects the two different metal layers &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>via stack</NAME>
<DESC>Physically stacking vias belonging to adjacent layers on top of each other. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>wire stack</NAME>
<DESC>Physically stacking wires belonging to adjacent layers on top of each other. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>smart snapping</NAME>
<DESC>When an wire goes near the pin, the object is attracted to the pin edge and the wire starts automatically with the width of the pin edge.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>trackPatterns</NAME>
<DESC>Uniformly-spaced orthogonal patterns extending across the base array. The tracks that make up the track pattern provide guidelines for laying interconnect routes. Gridded routers place the center-line of each route collinear with an unused segment of a routing track. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>path</NAME>
<DESC>An object made of several metal segments of the same width. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>pathSeg</NAME>
<DESC>A physical description of a metal segment of a net. It includes the physical location, layer, and width of the wire segment. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>spine</NAME>
<DESC>A collection of connected pathsegs sharing the same layer and width but different direction. Also, there is exactly one and only one pathseg connected to any pathseg end and start point, that is there is no T-junction. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>split</NAME>
<DESC>Lets you split and stretch a portion of an object. It is usually used to add a jog by stretching a section of a wire or group of wires (a bus). &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>control wire</NAME>
<DESC>In the set of multiple wires (a bus), one of the wire segments stands out as being the probed/highlighted wire segment with a small yellow box at the end of the wire segment. This is called as the control wire. The other bits of the bus are derived and computed from the control wire. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Assisted routing commands</NAME>
<DESC>Virtuoso level commands, such as Point to Point routing, Guided routing, Finish Wire, Finish Bus, and Finish Trunk, which embed the automatic routing engines from Virtuoso Space-based router.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>trunk</NAME>
<DESC>A wire to which all pins of cell instances are connected to. It is usually implemented as horizontal pathseg between two rows of n/p mos transistors. All transistors gates/sources/drains of that net will connect vertically to the trunk (spine routing). &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>dynamic display</NAME>
<DESC>The ability to dynamically display accessible or valid tracks in interactive routing commands, such as Create Wire, Create Bus, and Stretch. The tracks are displayed based on the current layer-purpose pair, active pattern, minWidth constraints, wireType constraints, and regions. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>bus</NAME>
<DESC>A bundle of wires on multiple assigned or unassigned nets, usually routed together using the same physical topology. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite,AMS Enviroment,Virtuoso AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Interactive routing commands</NAME>
<DESC>Virtuoso level commands, such as Create Wire, Create Bus,Stretch, Split, Edit Bus, used for  creating and editing routing interactively. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Specialty routing constraints</NAME>
<DESC>Allowing to specify constraints to describe a style of routing. For example, shielding, symmetry, diffpair and matchLength. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>Process Rule Overrides</NAME>
<DESC>User-defined rules which forces to override a process rule definition. The user defined rule may be defined for a given design or for a specific net or group of nets. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>multi-layer bus</NAME>
<DESC>The bus-bits that are created and digitized on different metal layers. &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>digitization</NAME>
<DESC>The action of a single click with the left mouse button when using Virtuoso level interactive commands.  &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>Virtuoso Layout Suite,Virtuoso Layout Suite,Virtuoso Layout Suite</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Glossary</TYPE>
<URL></URL>
</ITEM>
<ITEM>
<NAME>amsDmv</NAME>
<DESC>AMS Design and Model Validation &lt;br /&gt; &lt;br /&gt;</DESC>
<BU>CUSTOM IC DESIGN</BU>
<TOOLS>ADE,Virtuoso Analog Design Environment,AMS Environment</TOOLS>
<CADENCE-INTERNAL>No</CADENCE-INTERNAL>
<TYPE>Acronym</TYPE>
<URL></URL>
</ITEM>
</GLOSSARY>
