#ifndef _ASM_POWERPC_PERF_REGS_H
#define _ASM_POWERPC_PERF_REGS_H

enum perf_event_powerpc_regs {
	PERF_REG_POWERPC_GPR0,
	PERF_REG_POWERPC_GPR1,
	PERF_REG_POWERPC_GPR2,
	PERF_REG_POWERPC_GPR3,
	PERF_REG_POWERPC_GPR4,
	PERF_REG_POWERPC_GPR5,
	PERF_REG_POWERPC_GPR6,
	PERF_REG_POWERPC_GPR7,
	PERF_REG_POWERPC_GPR8,
	PERF_REG_POWERPC_GPR9,
	PERF_REG_POWERPC_GPR10,
	PERF_REG_POWERPC_GPR11,
	PERF_REG_POWERPC_GPR12,
	PERF_REG_POWERPC_GPR13,
	PERF_REG_POWERPC_GPR14,
	PERF_REG_POWERPC_GPR15,
	PERF_REG_POWERPC_GPR16,
	PERF_REG_POWERPC_GPR17,
	PERF_REG_POWERPC_GPR18,
	PERF_REG_POWERPC_GPR19,
	PERF_REG_POWERPC_GPR20,
	PERF_REG_POWERPC_GPR21,
	PERF_REG_POWERPC_GPR22,
	PERF_REG_POWERPC_GPR23,
	PERF_REG_POWERPC_GPR24,
	PERF_REG_POWERPC_GPR25,
	PERF_REG_POWERPC_GPR26,
	PERF_REG_POWERPC_GPR27,
	PERF_REG_POWERPC_GPR28,
	PERF_REG_POWERPC_GPR29,
	PERF_REG_POWERPC_GPR30,
	PERF_REG_POWERPC_GPR31,
	PERF_REG_POWERPC_NIP,
	PERF_REG_POWERPC_MSR,
	PERF_REG_POWERPC_ORIG_R3,
	PERF_REG_POWERPC_CTR,
	PERF_REG_POWERPC_LNK,
	PERF_REG_POWERPC_XER,
	PERF_REG_POWERPC_CCR,
#ifdef __powerpc64__
	PERF_REG_POWERPC_SOFTE,
#else
	PERF_REG_POWERPC_MQ,
#endif
	PERF_REG_POWERPC_TRAP,
	PERF_REG_POWERPC_DAR,
	PERF_REG_POWERPC_DSISR,
	PERF_REG_POWERPC_MAX,
};
#endif /* _ASM_POWERPC_PERF_REGS_H */
