build*
log
dump.vcd
verilog_dir/
mkTestbench_vsim