
*** Running vivado
    with args -log apex_control_mgt_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source apex_control_mgt_top.tcl -notrace


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source apex_control_mgt_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_buf_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_buf_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_buf_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2933.422 ; gain = 1021.270 ; free physical = 10982 ; free virtual = 13039
Command: link_design -top apex_control_mgt_top -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'bdw/design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'bdw/design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_jtag_0_0/design_1_axis_jtag_0_0.dcp' for cell 'bdw/design_1_i/axis_jtag_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'bdw/design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'bdw/design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_jtag_logic_0_0/design_1_jtag_logic_0_0.dcp' for cell 'bdw/design_1_i/jtag_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_jtag_logic_0_1/design_1_jtag_logic_0_1.dcp' for cell 'bdw/design_1_i/jtag_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3.dcp' for cell 'bdw/design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'bdw/design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_0/design_1_system_ila_1_0.dcp' for cell 'bdw/design_1_i/system_ila_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0.dcp' for cell 'bdw/design_1_i/xxv_ethernet_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_0_0.dcp' for cell 'bdw/design_1_i/C2C/axi_chip2chip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0.dcp' for cell 'bdw/design_1_i/C2C/axi_chip2chip_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axisafety_1_0/design_1_axisafety_1_0.dcp' for cell 'bdw/design_1_i/C2C/axisafety_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axisafety_2_0/design_1_axisafety_2_0.dcp' for cell 'bdw/design_1_i/C2C/axisafety_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'bdw/design_1_i/IPMC/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.dcp' for cell 'bdw/design_1_i/IPMC/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'bdw/design_1_i/IPMC/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'bdw/design_1_i/IPMC/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2cSlave_0_0/design_1_i2cSlave_0_0.dcp' for cell 'bdw/design_1_i/IPMC/i2cSlave_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2cSlave_1_0/design_1_i2cSlave_1_0.dcp' for cell 'bdw/design_1_i/IPMC/i2cSlave_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_master_0_4/design_1_i2c_master_0_4.dcp' for cell 'bdw/design_1_i/IPMC/i2c_master_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0.dcp' for cell 'bdw/design_1_i/IPMC/i2c_switch_dual_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ipmb_watchdog_0_0/design_1_ipmb_watchdog_0_0.dcp' for cell 'bdw/design_1_i/IPMC/ipmb_watchdog_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/design_1_system_ila_2_0.dcp' for cell 'bdw/design_1_i/IPMC/system_ila_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_jtag_0_0/design_1_axi_jtag_0_0.dcp' for cell 'bdw/design_1_i/JTAG/axi_jtag_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_jtag_1_0/design_1_axi_jtag_1_0.dcp' for cell 'bdw/design_1_i/JTAG/axi_jtag_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3.dcp' for cell 'bdw/design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2.dcp' for cell 'bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3.dcp' for cell 'bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axisafety_2_1/design_1_axisafety_2_1.dcp' for cell 'bdw/design_1_i/bram_loopback/axisafety_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1.dcp' for cell 'bdw/design_1_i/cpu/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'bdw/design_1_i/cpu/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'bdw/design_1_i/cpu/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.dcp' for cell 'bdw/design_1_i/cpu/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.dcp' for cell 'bdw/design_1_i/cpu/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0.dcp' for cell 'bdw/design_1_i/cpu/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0.dcp' for cell 'bdw/design_1_i/cpu/system_management_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'bdw/design_1_i/cpu/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_368/design_1_s00_data_fifo_368.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_368/design_1_s00_regslice_368.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_369/design_1_s00_data_fifo_369.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_369/design_1_s00_regslice_369.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_370/design_1_s00_data_fifo_370.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_370/design_1_s00_regslice_370.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xbar_4/design_1_xbar_4.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xbar_5/design_1_xbar_5.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_9/design_1_auto_pc_9.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_10/design_1_auto_pc_10.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_11/design_1_auto_pc_11.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_371/design_1_s00_data_fifo_371.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_371/design_1_s00_regslice_371.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/design_1_debug_bridge_0_0.dcp' for cell 'bdw/design_1_i/dbg/debug_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/design_1_debug_bridge_1_0.dcp' for cell 'bdw/design_1_i/dbg/debug_bridge_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0.dcp' for cell 'bdw/design_1_i/hier_0/axi_mcdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0.dcp' for cell 'bdw/design_1_i/hier_0/axis_data_fifo_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_0/design_1_axis_data_fifo_2_0.dcp' for cell 'bdw/design_1_i/hier_0/axis_data_fifo_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_3_0/design_1_axis_data_fifo_3_0.dcp' for cell 'bdw/design_1_i/hier_0/axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_4_0/design_1_axis_data_fifo_4_0.dcp' for cell 'bdw/design_1_i/hier_0/axis_data_fifo_4'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_5_0/design_1_axis_data_fifo_5_0.dcp' for cell 'bdw/design_1_i/hier_0/axis_data_fifo_5'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_cntrl_strm_rd_0_0/design_1_cntrl_strm_rd_0_0.dcp' for cell 'bdw/design_1_i/hier_0/cntrl_strm_rd_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_csum_rx_rss_0_0/design_1_csum_rx_rss_0_0.dcp' for cell 'bdw/design_1_i/hier_0/csum_rx_rss_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_pkt_overflow_logic_0_0/design_1_pkt_overflow_logic_0_0.dcp' for cell 'bdw/design_1_i/hier_0/pkt_overflow_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.dcp' for cell 'bdw/design_1_i/hier_0/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_tdest_align_0_0/design_1_tdest_align_0_0.dcp' for cell 'bdw/design_1_i/hier_0/tdest_align_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_tdest_mapper_0_0/design_1_tdest_mapper_0_0.dcp' for cell 'bdw/design_1_i/hier_0/tdest_mapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_tx_csum_0_1/design_1_tx_csum_0_1.dcp' for cell 'bdw/design_1_i/hier_0/tx_csum_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/design_1_util_reduced_logic_0_0.dcp' for cell 'bdw/design_1_i/hier_0/util_reduced_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_1/design_1_util_reduced_logic_0_1.dcp' for cell 'bdw/design_1_i/hier_0/util_reduced_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_2/design_1_util_reduced_logic_0_2.dcp' for cell 'bdw/design_1_i/hier_0/util_reduced_logic_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_2_0/design_1_util_reduced_logic_2_0.dcp' for cell 'bdw/design_1_i/hier_0/util_reduced_logic_3'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_3_0/design_1_util_reduced_logic_3_0.dcp' for cell 'bdw/design_1_i/hier_0/util_reduced_logic_4'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'bdw/design_1_i/hier_0/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_1.dcp' for cell 'bdw/design_1_i/hier_0/util_vector_logic_1'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3384.191 ; gain = 0.000 ; free physical = 9716 ; free virtual = 11774
INFO: [Netlist 29-17] Analyzing 3744 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_scl_i' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_scl_i' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_scl_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_sda_i' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_sda_i' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_sda_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_scl_i' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_scl_i' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_scl_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_sda_i' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_sda_i' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_sda_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib UUID: 61559e89-bc2c-59d3-aa24-f5762eded609 
INFO: [Chipscope 16-324] Core: bdw/design_1_i/ila_0 UUID: 70b875bf-edad-50b7-ad84-3eb5b65cd18e 
INFO: [Chipscope 16-324] Core: bdw/design_1_i/system_ila_0/inst/ila_lib UUID: 4f3ecc65-7a1a-5ffe-a978-b981eb020894 
INFO: [Chipscope 16-324] Core: bdw/design_1_i/system_ila_1/inst/ila_lib UUID: 6d6e1afe-f83a-5f0d-bd39-19cef8fbdcd0 
INFO: [Chipscope 16-324] Core: c2c_mgt/c2c_gth_7p8125g_vio_0_inst UUID: c760e9cc-1c2a-50e7-9403-2894323b8169 
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'bdw/design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'bdw/design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_0/design_1_axi_iic_3_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_3/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_0/design_1_axi_iic_3_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_3/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_1/design_1_axi_iic_3_1_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_4/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_1/design_1_axi_iic_3_1_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_4/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/ila_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/ila_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/ila_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/ila_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'bdw/design_1_i/registers/axi_gpio_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'bdw/design_1_i/registers/axi_gpio_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'bdw/design_1_i/registers/axi_gpio_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'bdw/design_1_i/registers/axi_gpio_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'bdw/design_1_i/hier_0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'bdw/design_1_i/hier_0/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'bdw/design_1_i/hier_0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'bdw/design_1_i/hier_0/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0.xdc] for cell 'bdw/design_1_i/hier_0/axi_mcdma_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0.xdc] for cell 'bdw/design_1_i/hier_0/axi_mcdma_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3_board.xdc] for cell 'bdw/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3_board.xdc] for cell 'bdw/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3.xdc] for cell 'bdw/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3.xdc] for cell 'bdw/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_2_0/design_1_axi_iic_2_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_2/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_2_0/design_1_axi_iic_2_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_2/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'bdw/design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'bdw/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'bdw/design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'bdw/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/ip_0/synth/design_1_xxv_ethernet_0_0_gt.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/ip_0/synth/design_1_xxv_ethernet_0_0_gt.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/synth/design_1_xxv_ethernet_0_0_board.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/synth/design_1_xxv_ethernet_0_0_board.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/synth/design_1_xxv_ethernet_0_0.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/synth/design_1_xxv_ethernet_0_0.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g_vio_0/c2c_gth_7p8125g_vio_0.xdc] for cell 'c2c_mgt/c2c_gth_7p8125g_vio_0_inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g_vio_0/c2c_gth_7p8125g_vio_0.xdc] for cell 'c2c_mgt/c2c_gth_7p8125g_vio_0_inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/synth/c2c_gth_7p8125g.xdc] for cell 'c2c_mgt/c2c_gth/inst'
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST'... c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST Instance c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST can not be placed in GTHE4_CHANNEL of site GTHE4_CHANNEL_X0Y4 because the bel is occupied by bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST. This could be caused by bel constraint conflict [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/synth/c2c_gth_7p8125g.xdc:68]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/synth/c2c_gth_7p8125g.xdc] for cell 'c2c_mgt/c2c_gth/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_1/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_0_0.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_0_0.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_1/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_1/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_1/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_1/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_1/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_1/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_1/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/tmp_edit_project.gen/sources_1/ip/csum_fifo_fifo_generator_0_0/csum_fifo_fifo_generator_0_0.xdc] for cell 'bdw/design_1_i/hier_0/tx_csum_0/inst/csum_fifo_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/tmp_edit_project.gen/sources_1/ip/csum_fifo_fifo_generator_0_0/csum_fifo_fifo_generator_0_0.xdc] for cell 'bdw/design_1_i/hier_0/tx_csum_0/inst/csum_fifo_i/fifo_generator_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_2/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_2/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_3/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_3/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0_board.xdc] for cell 'bdw/design_1_i/cpu/system_management_wiz_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0_board.xdc] for cell 'bdw/design_1_i/cpu/system_management_wiz_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0.xdc] for cell 'bdw/design_1_i/cpu/system_management_wiz_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0.xdc] for cell 'bdw/design_1_i/cpu/system_management_wiz_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_1_0/design_1_axi_iic_1_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_1/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_1_0/design_1_axi_iic_1_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_1/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc]
WARNING: [Vivado 12-584] No ports matched 'som240_2_b10'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'som240_2_b9'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
INFO: [Common 17-14] Message 'Vivado 12-508' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
CRITICAL WARNING: [Constraints 18-1056] Clock 'gth_refclk0_c2m_p' completely overrides clock 'som240_2_c3'.
New: create_clock -period 6.400 -name gth_refclk0_c2m_p [get_ports som240_2_c3], [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:116]
Previous: create_clock -period 6.400 [get_ports som240_2_c3], [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/synth/design_1_xxv_ethernet_0_0.xdc:65]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_rx_inst/*gtwiz_userclk_rx_active_*_reg}'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:131]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_rx_inst/*gtwiz_userclk_rx_active_*_reg}]'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:131]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/debug.xdc]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/debug.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/xdc/async.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/xdc/async.xdc:48]
INFO: [Timing 38-2] Deriving generated clocks [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/xdc/async.xdc:48]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4234.500 ; gain = 514.328 ; free physical = 9053 ; free virtual = 11112
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/xdc/async.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/xdc/top.xdc]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/xdc/top.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/tmp_edit_project.gen/sources_1/ip/csum_fifo_fifo_generator_0_0/csum_fifo_fifo_generator_0_0_clocks.xdc] for cell 'bdw/design_1_i/hier_0/tx_csum_0/inst/csum_fifo_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/tmp_edit_project.gen/sources_1/ip/csum_fifo_fifo_generator_0_0/csum_fifo_fifo_generator_0_0_clocks.xdc] for cell 'bdw/design_1_i/hier_0/tx_csum_0/inst/csum_fifo_i/fifo_generator_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_0_0_clocks.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_0_0_clocks.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0_clocks.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_1/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0_clocks.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_1/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_368/design_1_s00_regslice_368_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_368/design_1_s00_regslice_368_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_368/design_1_s00_regslice_368_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_368/design_1_s00_data_fifo_368_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_368/design_1_s00_data_fifo_368_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_368/design_1_s00_data_fifo_368_clocks.xdc:6]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_368/design_1_s00_data_fifo_368_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_369/design_1_s00_regslice_369_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_369/design_1_s00_regslice_369_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_369/design_1_s00_regslice_369_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_369/design_1_s00_data_fifo_369_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_369/design_1_s00_data_fifo_369_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_369/design_1_s00_data_fifo_369_clocks.xdc:6]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_369/design_1_s00_data_fifo_369_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_370/design_1_s00_regslice_370_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_370/design_1_s00_regslice_370_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_370/design_1_s00_regslice_370_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_370/design_1_s00_data_fifo_370_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_370/design_1_s00_data_fifo_370_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_370/design_1_s00_data_fifo_370_clocks.xdc:6]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_370/design_1_s00_data_fifo_370_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_371/design_1_s00_regslice_371_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_371/design_1_s00_regslice_371_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_371/design_1_s00_regslice_371_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_371/design_1_s00_data_fifo_371_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_371/design_1_s00_data_fifo_371_clocks.xdc:2]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_371/design_1_s00_data_fifo_371_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0_clocks.xdc] for cell 'bdw/design_1_i/hier_0/axi_mcdma_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0_clocks.xdc] for cell 'bdw/design_1_i/hier_0/axi_mcdma_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'bdw/design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'bdw/design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 345 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/cpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/cpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-1687] 64 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5691.434 ; gain = 0.000 ; free physical = 9140 ; free virtual = 11229
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1015 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 796 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 19 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 15 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 34 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 113 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 9 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

133 Infos, 219 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:02:09 ; elapsed = 00:01:23 . Memory (MB): peak = 5691.434 ; gain = 2758.012 ; free physical = 9140 ; free virtual = 11229
source /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/utils_1/imports/apex_kria.srcs/sources_1/tcl/c2c_gt_refclk.tcl
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5691.434 ; gain = 0.000 ; free physical = 9131 ; free virtual = 11221

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:109] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:110] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 246d1132a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 5691.434 ; gain = 0.000 ; free physical = 8977 ; free virtual = 11067

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell xsdbm_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 01a412aa92e1d1f2.
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5691.434 ; gain = 0.000 ; free physical = 8654 ; free virtual = 10805
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1c6d4fa60

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 5691.434 ; gain = 0.000 ; free physical = 8654 ; free virtual = 10805

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_1 into driver instance bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_1 into driver instance bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/axi_bvalid_int_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_1 into driver instance bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_1 into driver instance bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/axi_bvalid_int_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[2]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][15]_srl32_i_1 into driver instance bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[3]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][15]_srl32_i_1 into driver instance bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[3]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/bram_loopback/axisafety_2/inst/o_write_fault_i_2 into driver instance bdw/design_1_i/bram_loopback/axisafety_2/inst/o_write_fault_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[12]_i_1 into driver instance bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_AWREADY.axi_awready_int_i_3, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[2]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i[0]_i_2__0 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i[0]_i_4__0, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_enc[4]_i_1 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot[15]_i_2, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/gen_single_thread.active_target_enc[4]_i_1__0 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_single_thread.active_target_hot[14]_i_2__0, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_target_enc[4]_i_1__1 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot[12]_i_2__0, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/gen_single_thread.active_target_enc[4]_i_1__2 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_single_thread.active_target_hot[14]_i_2__2, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/GEN_MM2S_DMA_CONTROL.mm2s_stop_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__17, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__0 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__18, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__19, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__10 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__2 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__20, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__3 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__21, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__8 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__9 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_side_band_tuser_valid_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_side_band_s2mm_tuser[15]_i_2, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_side_band_valid_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_side_band_s2mm[11]_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_tlast_out_i_1__0 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_i_4__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sg_user_cache[19]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sg_user_cache[19]_i_2, which resulted in an inversion of 92 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 into driver instance bdw/design_1_i/hier_0/util_vector_logic_1/Res[0]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1 into driver instance bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[5]_i_3, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance bdw/design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter[7]_i_2 into driver instance bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/statsreg_read_req_i_2 into driver instance bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/statsreg_read_req_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 187 inverter(s) to 10131 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: e85b3521

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 5691.434 ; gain = 0.000 ; free physical = 8797 ; free virtual = 10948
INFO: [Opt 31-389] Phase Retarget created 589 cells and removed 1489 cells
INFO: [Opt 31-1021] In phase Retarget, 685 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 12 inverter(s) to 17 load pin(s).
Phase 3 Constant propagation | Checksum: d902fa0a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 5691.434 ; gain = 0.000 ; free physical = 8796 ; free virtual = 10947
INFO: [Opt 31-389] Phase Constant propagation created 1732 cells and removed 6569 cells
INFO: [Opt 31-1021] In phase Constant propagation, 630 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1195d3ed9

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 5691.434 ; gain = 0.000 ; free physical = 8792 ; free virtual = 10944
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 14022 cells
INFO: [Opt 31-1021] In phase Sweep, 8605 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 185d2e9e7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 5691.434 ; gain = 0.000 ; free physical = 8793 ; free virtual = 10945
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 185d2e9e7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 5691.434 ; gain = 0.000 ; free physical = 8794 ; free virtual = 10945
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/bram_loopback/axisafety_2/inst/S_AXI_BVALID_i_1 into driver instance bdw/design_1_i/bram_loopback/axisafety_2/inst/S_AXI_BVALID_i_2, which resulted in an inversion of 1 pins
Phase 7 Post Processing Netlist | Checksum: 18289f3de

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 5691.434 ; gain = 0.000 ; free physical = 8793 ; free virtual = 10944
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 681 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             589  |            1489  |                                            685  |
|  Constant propagation         |            1732  |            6569  |                                            630  |
|  Sweep                        |               4  |           14022  |                                           8605  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            681  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 5691.434 ; gain = 0.000 ; free physical = 8792 ; free virtual = 10944
Ending Logic Optimization Task | Checksum: 110fe21fd

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 5691.434 ; gain = 0.000 ; free physical = 8792 ; free virtual = 10944

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 149 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Pwropt 34-201] Structural ODC has moved 77 WE to EN ports
Number of BRAM Ports augmented: 88 newly gated: 78 Total Ports: 298
Ending PowerOpt Patch Enables Task | Checksum: 1f94d0e47

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 6758.953 ; gain = 0.000 ; free physical = 7635 ; free virtual = 9920
Ending Power Optimization Task | Checksum: 1f94d0e47

Time (s): cpu = 00:01:38 ; elapsed = 00:00:46 . Memory (MB): peak = 6758.953 ; gain = 1067.520 ; free physical = 7766 ; free virtual = 10050

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Logic Optimization Task | Checksum: 19d42ce1f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 6758.953 ; gain = 0.000 ; free physical = 7768 ; free virtual = 10052
Ending Final Cleanup Task | Checksum: 19d42ce1f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 6758.953 ; gain = 0.000 ; free physical = 7766 ; free virtual = 10051

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6758.953 ; gain = 0.000 ; free physical = 7766 ; free virtual = 10051
Ending Netlist Obfuscation Task | Checksum: 19d42ce1f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6758.953 ; gain = 0.000 ; free physical = 7766 ; free virtual = 10051
INFO: [Common 17-83] Releasing license: Implementation
274 Infos, 233 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:12 ; elapsed = 00:01:51 . Memory (MB): peak = 6758.953 ; gain = 1067.520 ; free physical = 7767 ; free virtual = 10051
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6758.953 ; gain = 0.000 ; free physical = 7603 ; free virtual = 9900
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 6758.953 ; gain = 0.000 ; free physical = 7561 ; free virtual = 9894
INFO: [runtcl-4] Executing : report_drc -file apex_control_mgt_top_drc_opted.rpt -pb apex_control_mgt_top_drc_opted.pb -rpx apex_control_mgt_top_drc_opted.rpx
Command: report_drc -file apex_control_mgt_top_drc_opted.rpt -pb apex_control_mgt_top_drc_opted.pb -rpx apex_control_mgt_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:41 ; elapsed = 00:00:08 . Memory (MB): peak = 6762.969 ; gain = 4.016 ; free physical = 7427 ; free virtual = 9762
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6762.969 ; gain = 0.000 ; free physical = 7422 ; free virtual = 9757
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11e5335d1

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 6762.969 ; gain = 0.000 ; free physical = 7422 ; free virtual = 9757
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6762.969 ; gain = 0.000 ; free physical = 7422 ; free virtual = 9757

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 36bb03ff

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6762.969 ; gain = 0.000 ; free physical = 7471 ; free virtual = 9806

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: de6d664a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:28 . Memory (MB): peak = 6762.969 ; gain = 0.000 ; free physical = 7235 ; free virtual = 9570

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: de6d664a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 6762.969 ; gain = 0.000 ; free physical = 7235 ; free virtual = 9570
Phase 1 Placer Initialization | Checksum: de6d664a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 6762.969 ; gain = 0.000 ; free physical = 7224 ; free virtual = 9559

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 132b00652

Time (s): cpu = 00:02:41 ; elapsed = 00:01:07 . Memory (MB): peak = 6762.969 ; gain = 0.000 ; free physical = 7132 ; free virtual = 9469

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 173a347fb

Time (s): cpu = 00:02:44 ; elapsed = 00:01:10 . Memory (MB): peak = 6762.969 ; gain = 0.000 ; free physical = 7116 ; free virtual = 9453

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 178b314c3

Time (s): cpu = 00:02:44 ; elapsed = 00:01:10 . Memory (MB): peak = 6762.969 ; gain = 0.000 ; free physical = 7115 ; free virtual = 9452

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 178b314c3

Time (s): cpu = 00:02:46 ; elapsed = 00:01:12 . Memory (MB): peak = 6767.312 ; gain = 4.344 ; free physical = 7043 ; free virtual = 9429

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 207e4a4f5

Time (s): cpu = 00:02:47 ; elapsed = 00:01:12 . Memory (MB): peak = 6767.312 ; gain = 4.344 ; free physical = 7042 ; free virtual = 9428

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 18d68c353

Time (s): cpu = 00:03:00 ; elapsed = 00:01:17 . Memory (MB): peak = 6799.328 ; gain = 36.359 ; free physical = 7024 ; free virtual = 9410

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 18d68c353

Time (s): cpu = 00:03:00 ; elapsed = 00:01:18 . Memory (MB): peak = 6799.328 ; gain = 36.359 ; free physical = 7024 ; free virtual = 9410
Phase 2.1.1 Partition Driven Placement | Checksum: 18d68c353

Time (s): cpu = 00:03:00 ; elapsed = 00:01:18 . Memory (MB): peak = 6799.328 ; gain = 36.359 ; free physical = 7081 ; free virtual = 9467
Phase 2.1 Floorplanning | Checksum: 18d68c353

Time (s): cpu = 00:03:00 ; elapsed = 00:01:18 . Memory (MB): peak = 6799.328 ; gain = 36.359 ; free physical = 7081 ; free virtual = 9467

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18d68c353

Time (s): cpu = 00:03:00 ; elapsed = 00:01:18 . Memory (MB): peak = 6799.328 ; gain = 36.359 ; free physical = 7081 ; free virtual = 9467

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c61f5612

Time (s): cpu = 00:03:00 ; elapsed = 00:01:18 . Memory (MB): peak = 6799.328 ; gain = 36.359 ; free physical = 7081 ; free virtual = 9467

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 16e6181e0

Time (s): cpu = 00:06:55 ; elapsed = 00:02:43 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 7060 ; free virtual = 9447

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 111 LUTNM shape to break, 3735 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 66, two critical 45, total 111, new lutff created 6
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1675 nets or LUTs. Breaked 111 LUTs, combined 1564 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 71 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 38 nets.  Re-placed 503 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 38 nets or cells. Created 0 new cell, deleted 5 existing cells and moved 503 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.5 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 7042 ; free virtual = 9429
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]. Replicated 4 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 7041 ; free virtual = 9429
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 7048 ; free virtual = 9435

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          111  |           1564  |                  1675  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              5  |                    38  |           0  |           1  |  00:00:05  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Fanout                                           |            4  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          115  |           1569  |                  1714  |           0  |          11  |  00:00:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 25cd9bfb5

Time (s): cpu = 00:07:15 ; elapsed = 00:02:57 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 7045 ; free virtual = 9433
Phase 2.4 Global Placement Core | Checksum: 1fe4248b3

Time (s): cpu = 00:07:35 ; elapsed = 00:03:05 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 7038 ; free virtual = 9427
Phase 2 Global Placement | Checksum: 1fe4248b3

Time (s): cpu = 00:07:35 ; elapsed = 00:03:06 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 7106 ; free virtual = 9495

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a5436914

Time (s): cpu = 00:07:49 ; elapsed = 00:03:11 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 7095 ; free virtual = 9483

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ebd626dd

Time (s): cpu = 00:08:01 ; elapsed = 00:03:16 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 7092 ; free virtual = 9481

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1285b31c8

Time (s): cpu = 00:08:38 ; elapsed = 00:03:29 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6996 ; free virtual = 9384

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1e4a130f2

Time (s): cpu = 00:08:38 ; elapsed = 00:03:29 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6996 ; free virtual = 9384

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 18d30e3fc

Time (s): cpu = 00:08:48 ; elapsed = 00:03:37 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6950 ; free virtual = 9338
Phase 3.3.3 Slice Area Swap | Checksum: 18d30e3fc

Time (s): cpu = 00:08:49 ; elapsed = 00:03:37 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6950 ; free virtual = 9339
Phase 3.3 Small Shape DP | Checksum: 13ab1bf82

Time (s): cpu = 00:09:19 ; elapsed = 00:03:46 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6972 ; free virtual = 9361

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 17df271ee

Time (s): cpu = 00:09:24 ; elapsed = 00:03:51 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6975 ; free virtual = 9364

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 17153b419

Time (s): cpu = 00:09:26 ; elapsed = 00:03:53 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6975 ; free virtual = 9364

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 214aee2a0

Time (s): cpu = 00:10:40 ; elapsed = 00:04:14 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6923 ; free virtual = 9312
Phase 3 Detail Placement | Checksum: 214aee2a0

Time (s): cpu = 00:10:41 ; elapsed = 00:04:14 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6923 ; free virtual = 9312

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ddce1a13

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.280 | TNS=-296.958 |
Phase 1 Physical Synthesis Initialization | Checksum: c963b1ec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6906 ; free virtual = 9294
INFO: [Place 46-34] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 2003 loads.
INFO: [Place 46-45] Replicated bufg driver bdw/design_1_i/cpu/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0], inserted BUFG to drive 1680 loads.
INFO: [Place 46-35] Processed net bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0], inserted BUFG to drive 1265 loads.
INFO: [Place 46-35] Processed net bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/E[0], inserted BUFG to drive 1152 loads.
INFO: [Place 46-35] Processed net bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out, inserted BUFG to drive 1080 loads.
INFO: [Place 46-45] Replicated bufg driver bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_replica
INFO: [Place 46-56] BUFG insertion identified 6 candidate nets. Inserted BUFG: 5, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 1, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19e2944fa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6880 ; free virtual = 9269
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a7acc7b9

Time (s): cpu = 00:12:12 ; elapsed = 00:04:43 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6890 ; free virtual = 9278

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.782. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 948dfdb3

Time (s): cpu = 00:13:10 ; elapsed = 00:05:41 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6885 ; free virtual = 9274

Time (s): cpu = 00:13:10 ; elapsed = 00:05:41 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6886 ; free virtual = 9275
Phase 4.1 Post Commit Optimization | Checksum: 948dfdb3

Time (s): cpu = 00:13:11 ; elapsed = 00:05:41 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6886 ; free virtual = 9275
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6881 ; free virtual = 9270

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ffd8c0e8

Time (s): cpu = 00:13:31 ; elapsed = 00:05:53 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6883 ; free virtual = 9272

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                4x4|                8x8|              16x16|
|___________|___________________|___________________|___________________|
|      South|              16x16|                4x4|              16x16|
|___________|___________________|___________________|___________________|
|       East|                8x8|                1x1|              16x16|
|___________|___________________|___________________|___________________|
|       West|                8x8|                8x8|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ffd8c0e8

Time (s): cpu = 00:13:32 ; elapsed = 00:05:53 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6884 ; free virtual = 9273
Phase 4.3 Placer Reporting | Checksum: ffd8c0e8

Time (s): cpu = 00:13:32 ; elapsed = 00:05:54 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6884 ; free virtual = 9273

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6885 ; free virtual = 9274

Time (s): cpu = 00:13:32 ; elapsed = 00:05:54 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6885 ; free virtual = 9274
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dc8ed593

Time (s): cpu = 00:13:33 ; elapsed = 00:05:54 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6885 ; free virtual = 9274
Ending Placer Task | Checksum: 161197b21

Time (s): cpu = 00:13:34 ; elapsed = 00:05:55 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 6885 ; free virtual = 9274
INFO: [Common 17-83] Releasing license: Implementation
331 Infos, 237 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:13:42 ; elapsed = 00:05:57 . Memory (MB): peak = 6802.340 ; gain = 39.371 ; free physical = 7119 ; free virtual = 9508
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6928 ; free virtual = 9494
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 7048 ; free virtual = 9496
INFO: [runtcl-4] Executing : report_io -file apex_control_mgt_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.29 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 7027 ; free virtual = 9475
INFO: [runtcl-4] Executing : report_utilization -file apex_control_mgt_top_utilization_placed.rpt -pb apex_control_mgt_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file apex_control_mgt_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.61 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 7044 ; free virtual = 9496
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:01:04 ; elapsed = 00:00:14 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6976 ; free virtual = 9429
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 65.52s |  WALL: 14.72s
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6976 ; free virtual = 9429

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.777 | TNS=-161.406 |
Phase 1 Physical Synthesis Initialization | Checksum: 17a6cc1eb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6847 ; free virtual = 9300

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 17a6cc1eb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6840 ; free virtual = 9293
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.777 | TNS=-161.406 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6840 ; free virtual = 9293
Phase 3 Fanout Optimization | Checksum: 17a6cc1eb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6840 ; free virtual = 9293

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_12
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat_reg_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[16].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[16]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[2].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_dest_port_thread1_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread1.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread1_reg
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread2.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread2_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[13].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[13]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[14].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tlast_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/valid_out_stg1_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[3]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[10].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[8]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_13_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_13
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][72]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread3.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread3_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread4.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread4_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[12]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75].  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][75]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_1_sn_1.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[6]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[78].  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][78]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_8_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[7]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[6].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[3]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2__0
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg[11]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__2_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_type_0800_d22_i_3_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_type_0800_d22_i_3
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_type_0800_d22_i_5_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_type_0800_d22_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata_33_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_type_0800_d22_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_has_ip_hdr_length_d31.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_has_type_0800_d22_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][73]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[4]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[0][0].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__2
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[3].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[4]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[4]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[2].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_M0[0]_10.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/csumEn_stg1_reg_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/csumEn_stg1_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[8]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[77].  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][77]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[0]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[0]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/bytePtr_reg[2]_i_9__0_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/bytePtr_reg[2]_i_9__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/D[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[1].M1/in2_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[1].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/D[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[51][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[2]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[1].M1/in2_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[1].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[2]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[0]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_M0[1]_12.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_M0[1]_7.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[1].M1/csumEn_stg1.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[1].M1/csumEn_stg1_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[8].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[8]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_2_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[12]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__0
INFO: [Physopt 32-661] Optimized 32 nets.  Re-placed 32 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 32 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 32 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.758 | TNS=-157.291 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6836 ; free virtual = 9290
Phase 4 Single Cell Placement Optimization | Checksum: 1613b27f9

Time (s): cpu = 00:01:37 ; elapsed = 00:00:33 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6836 ; free virtual = 9290

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat_reg_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[1]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[0]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[11]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[10]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tlast_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/valid_out_stg1_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[2]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[4]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[8]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[3]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[5]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[9]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][72]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[3]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1/O
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.735 | TNS=-167.927 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6837 ; free virtual = 9291
Phase 5 Multi Cell Placement Optimization | Checksum: 10c4fbc6c

Time (s): cpu = 00:02:26 ; elapsed = 00:00:47 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6837 ; free virtual = 9291

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 2 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg. Rewired (signal push) bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S_AXIS_0_tready to 3 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0. Rewired (signal push) bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0 to 5 loads. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6835 ; free virtual = 9288
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.699 | TNS=-156.609 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6835 ; free virtual = 9288
Phase 6 Rewire | Checksum: e0e26899

Time (s): cpu = 00:02:28 ; elapsed = 00:00:49 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6835 ; free virtual = 9288

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]. Replicated 1 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72]. Replicated 1 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74]. Replicated 2 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_4_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73]. Replicated 2 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_13_sn_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 9 nets. Created 14 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 14 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.686 | TNS=-154.891 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6836 ; free virtual = 9290
Phase 7 Critical Cell Optimization | Checksum: 12d8c4076

Time (s): cpu = 00:03:06 ; elapsed = 00:01:03 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6836 ; free virtual = 9290

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6835 ; free virtual = 9289
Phase 8 Fanout Optimization | Checksum: db3d44f2

Time (s): cpu = 00:03:12 ; elapsed = 00:01:06 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6835 ; free virtual = 9289

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_12
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[16].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[16]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[13].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][72]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0_repN.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[10].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[4]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__0
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][3].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_13_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_13
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tlast_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/valid_out_stg1_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_M0[0]_8.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1__4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/csumEn_stg1_reg_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/csumEn_stg1_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[78].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][78]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_M0[0]_11.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_1__3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__0
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/csumEn_stg1_reg_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/csumEn_stg1_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat_reg_i_1_rewire
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[13].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_rewire
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.686 | TNS=-155.991 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6833 ; free virtual = 9287
Phase 9 Single Cell Placement Optimization | Checksum: 13f00f39f

Time (s): cpu = 00:04:12 ; elapsed = 00:01:23 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6833 ; free virtual = 9287

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_rewire/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_5/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1__4/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[0][0].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_has_ip_hdr_length_d31.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_has_type_0800_d22_reg/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[2]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[4]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[3]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[5]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_10/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][72]_replica/Q
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.686 | TNS=-155.969 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6834 ; free virtual = 9288
Phase 10 Multi Cell Placement Optimization | Checksum: aca3c98f

Time (s): cpu = 00:05:18 ; elapsed = 00:01:41 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6834 ; free virtual = 9288

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 2 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_10_n_0. Rewired (signal push) bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6833 ; free virtual = 9288
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.686 | TNS=-155.997 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6833 ; free virtual = 9288
Phase 11 Rewire | Checksum: 100b801a3

Time (s): cpu = 00:05:19 ; elapsed = 00:01:42 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6833 ; free virtual = 9288

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tlast_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[78]. Replicated 1 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.686 | TNS=-155.997 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6833 ; free virtual = 9287
Phase 12 Critical Cell Optimization | Checksum: 5d89421a

Time (s): cpu = 00:05:58 ; elapsed = 00:01:57 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6833 ; free virtual = 9287

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 5d89421a

Time (s): cpu = 00:05:58 ; elapsed = 00:01:57 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6833 ; free virtual = 9287

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6833 ; free virtual = 9287
Phase 14 Fanout Optimization | Checksum: 57eba60c

Time (s): cpu = 00:06:02 ; elapsed = 00:01:59 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6833 ; free virtual = 9287

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_12
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[16].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[16]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[13].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][72]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0_repN.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[0][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[10].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[4]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_13_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_13
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tlast_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/valid_out_stg1_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_M0[0]_8.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/csumEn_stg1_reg_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/csumEn_stg1_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_M0[0]_11.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_1__3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[4]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/csumEn_stg1_reg_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/csumEn_stg1_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[15]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[6].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[6].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__4
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.686 | TNS=-155.988 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6834 ; free virtual = 9288
Phase 15 Single Cell Placement Optimization | Checksum: 128061973

Time (s): cpu = 00:07:03 ; elapsed = 00:02:16 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6834 ; free virtual = 9288

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_rewire/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_5/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_1[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1__4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_10/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][72]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__1/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6835 ; free virtual = 9289
Phase 16 Multi Cell Placement Optimization | Checksum: 10443f26f

Time (s): cpu = 00:08:03 ; elapsed = 00:02:33 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6835 ; free virtual = 9289

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6835 ; free virtual = 9289
Phase 17 Rewire | Checksum: 10443f26f

Time (s): cpu = 00:08:03 ; elapsed = 00:02:33 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6835 ; free virtual = 9289

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 23 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[77]. Replicated 2 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[78]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75]. Replicated 2 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_1_sn_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_M0[1]_12 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_4_n_0_repN. Net driver bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_4_replica was replaced.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_5_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[76]. Replicated 1 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 7 nets. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.686 | TNS=-155.272 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6831 ; free virtual = 9286
Phase 18 Critical Cell Optimization | Checksum: 14c82db1c

Time (s): cpu = 00:08:25 ; elapsed = 00:02:42 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6831 ; free virtual = 9286

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 14c82db1c

Time (s): cpu = 00:08:25 ; elapsed = 00:02:42 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6831 ; free virtual = 9286

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-527] Pass 1: Identified 5 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_17. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_16. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_18. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8. 3 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg. 33 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 46 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.672 | TNS=-26.586 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6830 ; free virtual = 9285
Phase 20 BRAM Register Optimization | Checksum: 11afb2058

Time (s): cpu = 00:08:38 ; elapsed = 00:02:46 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6830 ; free virtual = 9285

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 11afb2058

Time (s): cpu = 00:08:38 ; elapsed = 00:02:46 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6830 ; free virtual = 9285

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 11afb2058

Time (s): cpu = 00:08:38 ; elapsed = 00:02:46 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6830 ; free virtual = 9285

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 11afb2058

Time (s): cpu = 00:08:38 ; elapsed = 00:02:46 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6830 ; free virtual = 9285

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-527] Pass 1: Identified 1 candidate cell for BRAM register optimization
INFO: [Physopt 32-665] Processed cell bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8. 4 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.672 | TNS=-26.589 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6829 ; free virtual = 9283
Phase 24 BRAM Register Optimization | Checksum: baae94e3

Time (s): cpu = 00:08:40 ; elapsed = 00:02:47 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6829 ; free virtual = 9283

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: baae94e3

Time (s): cpu = 00:08:40 ; elapsed = 00:02:47 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6829 ; free virtual = 9283

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: baae94e3

Time (s): cpu = 00:08:40 ; elapsed = 00:02:47 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6829 ; free virtual = 9283

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 19 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 4 nets.  Swapped 153 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 153 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.455 | TNS=-18.898 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6849 ; free virtual = 9303
Phase 27 Critical Pin Optimization | Checksum: baae94e3

Time (s): cpu = 00:08:43 ; elapsed = 00:02:49 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6849 ; free virtual = 9303

Phase 28 Very High Fanout Optimization
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-76] Pass 1. Identified 15 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 13 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.455 | TNS=-17.864 |
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.3 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6838 ; free virtual = 9293
Phase 28 Very High Fanout Optimization | Checksum: 116afffd2

Time (s): cpu = 00:09:37 ; elapsed = 00:03:07 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6838 ; free virtual = 9293

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 123 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_12
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat_reg_i_1_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[1]_replica
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_19_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_19
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[16].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[16]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_13_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_13
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[13].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]_repN_2.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]_replica_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[11].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][73]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[10].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[3]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_1_sn_1.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][73]_replica_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[77]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][77]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[1].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_14_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_11
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[2].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]_replica_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[5]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[78]_repN.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][78]_replica
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72]_repN.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][72]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][75]_replica
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[108].  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][108]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[6]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]_repN.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]_repN_2.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[1]_replica_2
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[77]_repN_1.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][77]_replica_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][75]_replica_1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep[7].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[0]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/bytePtr_reg[2]_i_9__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/bytePtr_reg[2]_i_9__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]_replica
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/m01_axis_tkeep[2].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/m01_axis_tkeep[0]_INST_0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/state[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/FSM_sequential_state_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_6_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[76]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][76]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[3]_replica
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch_active_i_reg[13]_0.  Re-placed instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/USE_XPM.xpm_memory_sdpram_inst_i_79
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/Q[6].  Re-placed instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch_active_i_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[1].I_CH_FTCH_FIFO/CH_BMG_CTRL/curdesc_tvalid_reg.  Did not re-place instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[1].I_CH_FTCH_FIFO/CH_BMG_CTRL/bmg_count[4]_i_3__9
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst_i_1_n_0.  Re-placed instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst_i_1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/intg_f[3]_i_3_n_0.  Re-placed instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/intg_f[3]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/USE_XPM.xpm_memory_sdpram_inst_i_106_n_0.  Did not re-place instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/USE_XPM.xpm_memory_sdpram_inst_i_106
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/USE_XPM.xpm_memory_sdpram_inst_i_107_n_0.  Did not re-place instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/USE_XPM.xpm_memory_sdpram_inst_i_107
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/state[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/FSM_sequential_state_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tlast_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/valid_out_stg1_i_1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/Q[4].  Re-placed instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch_active_i_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[8]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[4]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/m00_axis_tvalid.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/m00_axis_tvalid_INST_0
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/app_field_gen_tvalid.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/app_field_gen_tvalid_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/state[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/FSM_sequential_state_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/doutb[78]_alias.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_psbram_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst_i_102_n_0.  Did not re-place instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst_i_102
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst_i_173_n_0.  Re-placed instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst_i_173
INFO: [Physopt 32-661] Optimized 22 nets.  Re-placed 22 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 22 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 22 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.446 | TNS=-15.839 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6837 ; free virtual = 9293
Phase 29 Single Cell Placement Optimization | Checksum: cbbebeff

Time (s): cpu = 00:10:11 ; elapsed = 00:03:17 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6837 ; free virtual = 9293

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 94 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat_reg_i_1_rewire/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1_rewire/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[1]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[0]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]_repN_2.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]_replica_2/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_19_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_19/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][73]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[3]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_1_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_7/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][73]_replica_1/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[77]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][77]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1_replica/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]_replica_1/Q
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74]_repN.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]_replica/Q
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[78]_repN.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][78]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][75]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]_repN_2.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[1]_replica_2/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][72]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[108].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][108]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/bytePtr_reg[2]_i_9__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/bytePtr_reg[2]_i_9__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[0]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[77]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][77]_replica_1/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep[7].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_9/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[76]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][76]_replica/Q
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_6_sn_1.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[3]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/doutb[78]_alias.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_psbram_1/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/doutb[75]_alias.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_5_psbram/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__2/O
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 12 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 12 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.446 | TNS=-39.536 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6835 ; free virtual = 9290
Phase 30 Multi Cell Placement Optimization | Checksum: ea842e7c

Time (s): cpu = 00:10:52 ; elapsed = 00:03:29 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6835 ; free virtual = 9290

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: ea842e7c

Time (s): cpu = 00:10:52 ; elapsed = 00:03:29 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6835 ; free virtual = 9290

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.446 | TNS=-39.536 |
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_13_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_count_per_packet[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_13_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_count_per_packet[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.446 | TNS=-39.536 |
Phase 32 Critical Path Optimization | Checksum: ea842e7c

Time (s): cpu = 00:11:19 ; elapsed = 00:03:38 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6832 ; free virtual = 9288

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: ea842e7c

Time (s): cpu = 00:11:19 ; elapsed = 00:03:38 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6832 ; free virtual = 9288
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6839 ; free virtual = 9295
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6838 ; free virtual = 9294
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.446 | TNS=-39.536 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:08  |
|  Single Cell Placement   |          0.028  |          5.049  |            0  |              0  |                    62  |           0  |           4  |  00:01:01  |
|  Multi Cell Placement    |          0.023  |        -34.289  |            0  |              0  |                    10  |           0  |           4  |  00:01:00  |
|  Rewire                  |          0.035  |         11.262  |            3  |              0  |                     3  |           0  |           3  |  00:00:02  |
|  Critical Cell           |          0.013  |          2.434  |           27  |              0  |                    19  |           0  |           3  |  00:00:38  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.014  |        128.683  |           50  |              0  |                     6  |           0  |           2  |  00:00:05  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.218  |          7.691  |            0  |              0  |                     4  |           0  |           1  |  00:00:02  |
|  Very High Fanout        |          0.000  |          1.035  |           13  |              0  |                     5  |           0  |           1  |  00:00:17  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:09  |
|  Total                   |          0.331  |        121.865  |           93  |              0  |                   109  |           0  |          32  |  00:03:23  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6840 ; free virtual = 9295
Ending Physical Synthesis Task | Checksum: 1beadfb51

Time (s): cpu = 00:11:21 ; elapsed = 00:03:40 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6839 ; free virtual = 9295
INFO: [Common 17-83] Releasing license: Implementation
1644 Infos, 238 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:12:25 ; elapsed = 00:03:55 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6961 ; free virtual = 9416
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6765 ; free virtual = 9395
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6895 ; free virtual = 9410
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d93ce011 ConstDB: 0 ShapeSum: d367c8f RouteDB: 9728d87b
Nodegraph reading from file.  Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.55 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6727 ; free virtual = 9246
Post Restoration Checksum: NetGraph: c178bb27 NumContArr: 6547c7c1 Constraints: 248f546f Timing: 0
Phase 1 Build RT Design | Checksum: 14b4fd757

Time (s): cpu = 00:01:16 ; elapsed = 00:00:16 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6730 ; free virtual = 9249

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14b4fd757

Time (s): cpu = 00:01:17 ; elapsed = 00:00:16 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6675 ; free virtual = 9194

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14b4fd757

Time (s): cpu = 00:01:17 ; elapsed = 00:00:17 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6675 ; free virtual = 9194

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1219462c5

Time (s): cpu = 00:01:24 ; elapsed = 00:00:20 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6655 ; free virtual = 9174

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 276ae5fb0

Time (s): cpu = 00:02:08 ; elapsed = 00:00:33 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6565 ; free virtual = 9085
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.359 | TNS=-8.560 | WHS=-0.169 | THS=-193.833|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 23bce9ea7

Time (s): cpu = 00:03:50 ; elapsed = 00:00:55 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6548 ; free virtual = 9067
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.359 | TNS=-3.190 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1df6d35b8

Time (s): cpu = 00:03:51 ; elapsed = 00:00:56 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6540 ; free virtual = 9060

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00395567 %
  Global Horizontal Routing Utilization  = 0.000802371 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 133821
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 113111
  Number of Partially Routed Nets     = 20710
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 10f4b26b0

Time (s): cpu = 00:03:56 ; elapsed = 00:00:57 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6539 ; free virtual = 9059

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 10f4b26b0

Time (s): cpu = 00:03:56 ; elapsed = 00:00:57 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6539 ; free virtual = 9059
Phase 3 Initial Routing | Checksum: 198c1098c

Time (s): cpu = 00:04:58 ; elapsed = 00:01:17 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6480 ; free virtual = 9000

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.84|     8x8|      2.03|     8x8|      1.45|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.16|     4x4|      1.13|     2x2|      0.54|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.88|     8x8|      0.94|   16x16|      2.11|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.67|     4x4|      0.76|   16x16|      1.56|
|___________|________|__________|________|__________|________|__________|
Congestion Report
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X9Y176->INT_X24Y191 (CLEM_X9Y176->DSP_X24Y190)
	INT_X10Y176->INT_X25Y191 (CLEM_X10Y176->CLEL_R_X25Y191)
	INT_X10Y175->INT_X25Y190 (CLEM_X10Y175->CLEL_R_X25Y190)
	INT_X10Y174->INT_X25Y189 (CLEM_X10Y174->CLEL_R_X25Y189)
WEST
	INT_X14Y173->INT_X29Y192 (CLEM_X14Y173->CLEL_R_X29Y192)
	INT_X16Y184->INT_X23Y191 (CMT_L_X16Y180->CLEL_R_X23Y191)
	INT_X16Y183->INT_X23Y190 (CMT_L_X16Y180->CLEL_R_X23Y190)
	INT_X16Y182->INT_X23Y189 (CMT_L_X16Y180->CLEL_R_X23Y189)
	INT_X16Y181->INT_X23Y188 (CMT_L_X16Y180->CLEL_R_X23Y188)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 30825
 Number of Nodes with overlaps = 3442
 Number of Nodes with overlaps = 740
 Number of Nodes with overlaps = 293
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.614 | TNS=-38.555| WHS=-0.075 | THS=-2.373 |

Phase 4.1 Global Iteration 0 | Checksum: 1bff3c359

Time (s): cpu = 00:14:50 ; elapsed = 00:05:14 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6446 ; free virtual = 8969

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1205
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.570 | TNS=-28.199| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14da6ff58

Time (s): cpu = 00:16:08 ; elapsed = 00:06:05 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6453 ; free virtual = 8977

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 573
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.423 | TNS=-21.866| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1eb739121

Time (s): cpu = 00:16:49 ; elapsed = 00:06:33 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6442 ; free virtual = 8966

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 704
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.484 | TNS=-24.398| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 281589ed9

Time (s): cpu = 00:17:29 ; elapsed = 00:07:01 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6451 ; free virtual = 8974
Phase 4 Rip-up And Reroute | Checksum: 281589ed9

Time (s): cpu = 00:17:29 ; elapsed = 00:07:02 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6451 ; free virtual = 8974

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2323d5b24

Time (s): cpu = 00:18:10 ; elapsed = 00:07:13 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6451 ; free virtual = 8975
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.423 | TNS=-21.866| WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 211829408

Time (s): cpu = 00:18:37 ; elapsed = 00:07:21 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6435 ; free virtual = 8958
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.423 | TNS=-21.866| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 152bfd8a1

Time (s): cpu = 00:18:58 ; elapsed = 00:07:25 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6376 ; free virtual = 8899

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 152bfd8a1

Time (s): cpu = 00:18:58 ; elapsed = 00:07:25 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6375 ; free virtual = 8899
Phase 5 Delay and Skew Optimization | Checksum: 152bfd8a1

Time (s): cpu = 00:18:58 ; elapsed = 00:07:26 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6375 ; free virtual = 8899

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11cf411ee

Time (s): cpu = 00:19:27 ; elapsed = 00:07:33 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6381 ; free virtual = 8905
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.423 | TNS=-18.004| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 109fe1cc2

Time (s): cpu = 00:19:27 ; elapsed = 00:07:34 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6381 ; free virtual = 8904
Phase 6 Post Hold Fix | Checksum: 109fe1cc2

Time (s): cpu = 00:19:27 ; elapsed = 00:07:34 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6381 ; free virtual = 8904

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 21.2974 %
  Global Horizontal Routing Utilization  = 22.54 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 92.9577%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X15Y196 -> INT_X15Y196
   INT_X19Y196 -> INT_X19Y196
   INT_X18Y195 -> INT_X18Y195
   INT_X19Y195 -> INT_X19Y195
   INT_X25Y195 -> INT_X25Y195
South Dir 1x1 Area, Max Cong = 78.673%, No Congested Regions.
East Dir 2x2 Area, Max Cong = 87.7404%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X16Y186 -> INT_X17Y187
   INT_X16Y180 -> INT_X17Y181
   INT_X16Y178 -> INT_X17Y179
West Dir 1x1 Area, Max Cong = 89.4231%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X27Y182 -> INT_X27Y182
   INT_X26Y181 -> INT_X26Y181
   INT_X24Y178 -> INT_X24Y178
   INT_X24Y176 -> INT_X24Y176
   INT_X22Y174 -> INT_X22Y174

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.6 Sparse Ratio: 0.5625
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 0.25 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 9c62ca28

Time (s): cpu = 00:19:29 ; elapsed = 00:07:35 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6387 ; free virtual = 8911

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9c62ca28

Time (s): cpu = 00:19:30 ; elapsed = 00:07:35 . Memory (MB): peak = 6802.340 ; gain = 0.000 ; free physical = 6385 ; free virtual = 8908

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9c62ca28

Time (s): cpu = 00:19:41 ; elapsed = 00:07:43 . Memory (MB): peak = 6829.352 ; gain = 27.012 ; free physical = 6381 ; free virtual = 8904

Phase 10 Leaf Clock Prog Delay Opt

Phase 10.1 Delay CleanUp

Phase 10.1.1 Update Timing
Phase 10.1.1 Update Timing | Checksum: 27e5d77d5

Time (s): cpu = 00:21:42 ; elapsed = 00:08:20 . Memory (MB): peak = 7462.500 ; gain = 660.160 ; free physical = 5863 ; free virtual = 8387
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.099 | TNS=-1.976 | WHS=0.010  | THS=0.000  |


Phase 10.1.2 Update Timing
Phase 10.1.2 Update Timing | Checksum: 227673988

Time (s): cpu = 00:22:10 ; elapsed = 00:08:28 . Memory (MB): peak = 7462.500 ; gain = 660.160 ; free physical = 5856 ; free virtual = 8380
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.099 | TNS=-1.976 | WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 10.1 Delay CleanUp | Checksum: 22a44af98

Time (s): cpu = 00:22:15 ; elapsed = 00:08:29 . Memory (MB): peak = 7462.500 ; gain = 660.160 ; free physical = 5865 ; free virtual = 8389

Phase 10.2 Hold Fix Iter

Phase 10.2.1 Update Timing
Phase 10.2.1 Update Timing | Checksum: 27b66b8bb

Time (s): cpu = 00:23:13 ; elapsed = 00:08:45 . Memory (MB): peak = 7462.500 ; gain = 660.160 ; free physical = 5886 ; free virtual = 8410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.099 | TNS=-1.954 | WHS=0.010  | THS=0.000  |

Phase 10.2 Hold Fix Iter | Checksum: 1f09af1a9

Time (s): cpu = 00:23:13 ; elapsed = 00:08:45 . Memory (MB): peak = 7462.500 ; gain = 660.160 ; free physical = 5884 ; free virtual = 8407
Phase 10 Leaf Clock Prog Delay Opt | Checksum: 1e13b3234

Time (s): cpu = 00:24:12 ; elapsed = 00:09:01 . Memory (MB): peak = 7462.500 ; gain = 660.160 ; free physical = 6228 ; free virtual = 8752

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 1e13b3234

Time (s): cpu = 00:24:23 ; elapsed = 00:09:08 . Memory (MB): peak = 7478.508 ; gain = 676.168 ; free physical = 6235 ; free virtual = 8759

Phase 12 Resolve XTalk
Phase 12 Resolve XTalk | Checksum: 1e13b3234

Time (s): cpu = 00:24:23 ; elapsed = 00:09:08 . Memory (MB): peak = 7478.508 ; gain = 676.168 ; free physical = 6235 ; free virtual = 8758

Phase 13 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.099 | TNS=-1.617 | WHS=0.010  | THS=0.000  |

Phase 13 Post Router Timing | Checksum: 1f6339b34

Time (s): cpu = 00:25:38 ; elapsed = 00:09:23 . Memory (MB): peak = 7478.508 ; gain = 676.168 ; free physical = 6226 ; free virtual = 8749
Time taken to check if laguna hold fix is required (in secs): 0

Phase 14 Physical Synthesis in Router

Phase 14.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.099 | TNS=-1.617 | WHS=0.010 | THS=0.000 |
Phase 14.1 Physical Synthesis Initialization | Checksum: 1f6339b34

Time (s): cpu = 00:26:14 ; elapsed = 00:09:37 . Memory (MB): peak = 7478.508 ; gain = 676.168 ; free physical = 6078 ; free virtual = 8601

Phase 14.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.099 | TNS=-1.617 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_design_1_clk_wiz_0_0. Processed net: bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_design_1_clk_wiz_0_0. Processed net: bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73]_repN_1.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.099 | TNS=-1.617 | WHS=0.010 | THS=0.000 |
Phase 14.2 Critical Path Optimization | Checksum: 14b7b76b8

Time (s): cpu = 00:26:34 ; elapsed = 00:09:44 . Memory (MB): peak = 7478.508 ; gain = 676.168 ; free physical = 6085 ; free virtual = 8609
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7478.508 ; gain = 0.000 ; free physical = 6083 ; free virtual = 8607
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.099 | TNS=-1.617 | WHS=0.010 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7478.508 ; gain = 0.000 ; free physical = 6083 ; free virtual = 8607
Phase 14 Physical Synthesis in Router | Checksum: 17808fa63

Time (s): cpu = 00:26:38 ; elapsed = 00:09:47 . Memory (MB): peak = 7478.508 ; gain = 676.168 ; free physical = 6219 ; free virtual = 8742

Phase 15 Route finalize
Phase 15 Route finalize | Checksum: 17808fa63

Time (s): cpu = 00:26:38 ; elapsed = 00:09:48 . Memory (MB): peak = 7478.508 ; gain = 676.168 ; free physical = 6219 ; free virtual = 8742
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:26:38 ; elapsed = 00:09:48 . Memory (MB): peak = 7478.508 ; gain = 676.168 ; free physical = 6554 ; free virtual = 9077
INFO: [Common 17-83] Releasing license: Implementation
1678 Infos, 238 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:27:13 ; elapsed = 00:10:00 . Memory (MB): peak = 7478.508 ; gain = 676.168 ; free physical = 6554 ; free virtual = 9077
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 7478.508 ; gain = 0.000 ; free physical = 6349 ; free virtual = 9073
report_design_analysis: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 7478.508 ; gain = 0.000 ; free physical = 6347 ; free virtual = 9071
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 7478.508 ; gain = 0.000 ; free physical = 6482 ; free virtual = 9077
INFO: [runtcl-4] Executing : report_drc -file apex_control_mgt_top_drc_routed.rpt -pb apex_control_mgt_top_drc_routed.pb -rpx apex_control_mgt_top_drc_routed.rpx
Command: report_drc -file apex_control_mgt_top_drc_routed.rpt -pb apex_control_mgt_top_drc_routed.pb -rpx apex_control_mgt_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 7478.508 ; gain = 0.000 ; free physical = 6500 ; free virtual = 9095
INFO: [runtcl-4] Executing : report_methodology -file apex_control_mgt_top_methodology_drc_routed.rpt -pb apex_control_mgt_top_methodology_drc_routed.pb -rpx apex_control_mgt_top_methodology_drc_routed.rpx
Command: report_methodology -file apex_control_mgt_top_methodology_drc_routed.rpt -pb apex_control_mgt_top_methodology_drc_routed.pb -rpx apex_control_mgt_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:28 ; elapsed = 00:00:20 . Memory (MB): peak = 7478.508 ; gain = 0.000 ; free physical = 6519 ; free virtual = 9114
INFO: [runtcl-4] Executing : report_power -file apex_control_mgt_top_power_routed.rpt -pb apex_control_mgt_top_power_summary_routed.pb -rpx apex_control_mgt_top_power_routed.rpx
Command: report_power -file apex_control_mgt_top_power_routed.rpt -pb apex_control_mgt_top_power_summary_routed.pb -rpx apex_control_mgt_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1690 Infos, 243 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:07 ; elapsed = 00:00:24 . Memory (MB): peak = 7502.520 ; gain = 24.012 ; free physical = 6394 ; free virtual = 9008
INFO: [runtcl-4] Executing : report_route_status -file apex_control_mgt_top_route_status.rpt -pb apex_control_mgt_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file apex_control_mgt_top_timing_summary_routed.rpt -pb apex_control_mgt_top_timing_summary_routed.pb -rpx apex_control_mgt_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 7502.520 ; gain = 0.000 ; free physical = 6323 ; free virtual = 8952
INFO: [runtcl-4] Executing : report_incremental_reuse -file apex_control_mgt_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file apex_control_mgt_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7502.520 ; gain = 0.000 ; free physical = 6307 ; free virtual = 8936
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file apex_control_mgt_top_bus_skew_routed.rpt -pb apex_control_mgt_top_bus_skew_routed.pb -rpx apex_control_mgt_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axis_data_fifo_4>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axis_data_fifo_3>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axis_data_fifo_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axis_data_fifo_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.INCLUDE_STS_FIFO.I_BUF_STS_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force apex_control_mgt_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'design_1_xxv_ethernet_0_0' (xxv_ethernet_v4_1_3) was generated with multiple features:
        IP feature 'x_eth_mac@2022.04' was enabled using a bought license.
        IP feature 'xxv_eth_basekr@2022.04' was enabled using a design_linking license.
        IP feature 'xxv_eth_mac_pcs@2022.04' was enabled using a bought license.
        IP feature 'xxv_tsn_802d1cm@2022.04' was enabled using a design_linking license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*A5*A2*A3)+((~A4)*(~A5)*A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*A5*A3*A2)+((~A4)*(~A5)*A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I0) is not included in the LUT equation: 'O6=(A5*A6*A3*A2)+(A5*A6*A3*(~A2)*A4)+(A5*A6*(~A3)*A4)+(A5*(~A6)*A2)+(A5*(~A6)*(~A2)*A4)+((~A5)*A2)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O5=(A5*A2)+((~A5)*A4)+((~A5)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I0) is not included in the LUT equation: 'O6=(A2*A3*A6*A4)+(A2*A3*A6*(~A4)*A5)+(A2*A3*(~A6)*A5)+(A2*(~A3)*A4)+(A2*(~A3)*(~A4)*A5)+((~A2)*A4)+((~A2)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*(~A5))+((~A3)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A5)+((~A3)*A4*A5)+((~A3)*(~A4)*A1)+((~A3)*(~A4)*(~A1)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*A2*A5*A1)+((~A4)*(~A2)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A2)+((~A5)*A4*A2)+((~A5)*(~A4)*A1)+((~A5)*(~A4)*(~A1)*A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A5)+((~A5)*A2*A3*A1)+((~A5)*(~A2)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A3)+((~A1)*A5*A3)+((~A1)*(~A5)*A2)+((~A1)*(~A5)*(~A2)*A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O5=(A5*A1)+((~A5)*A3)+((~A5)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*(~A5))+((~A3)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A3)+((~A2)*A4*A3)+((~A2)*(~A4)*A1)+((~A2)*(~A4)*(~A1)*A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1 (pin bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell bdw/design_1_i/cpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell bdw/design_1_i/cpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.INCLUDE_STS_FIFO.I_BUF_STS_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 582 net(s) have no routable loads. The problem bus(es) and/or net(s) are bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/addr_cnt_w[6], bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/addr_cnt_w[6], bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/addr_cnt_w[7], bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/addr_cnt_w[7], bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 308 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 40 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Overwriting "TIMESTAMP" with "C5B169A7" for option USR_ACCESS
TIMESTAMP = Sun Nov 24 22:38:39 2024

Creating bitmap...
Creating bitstream...
Bitstream compression saved 9335872 bits.
Writing bitstream ./apex_control_mgt_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 40 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:10 ; elapsed = 00:00:35 . Memory (MB): peak = 7502.520 ; gain = 0.000 ; free physical = 6265 ; free virtual = 8904
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 22:39:00 2024...
