<module name="COMPUTE_CLUSTER0_ECC_AGGR_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DDRSS_REV" acronym="DDRSS_REV" offset="0x0" width="32" description="Return to the . Revision parameters">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x6A0" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x5" description="RTL version" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major version" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x1" description="Minor version" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_VECTOR" acronym="DDRSS_VECTOR" offset="0x8" width="32" description="Return to the . ECC Vector Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="" rwaccess="RW1C"/>
    <bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_STAT" acronym="DDRSS_STAT" offset="0xC" width="32" description="Return to the . Misc Status">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x6" description="Indicates the number of RAMS serviced by the ECC aggregator" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_RESERVED_SVBUS_y" acronym="DDRSS_RESERVED_SVBUS_y" offset="0x10" width="32" description="Return to the . Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets. Offset = 10h + (y * 4h); where y = 0h to 7h">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Serial VBUS register data" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_SEC_EOI_REG" acronym="DDRSS_SEC_EOI_REG" offset="0x3C" width="32" description="Return to the . EOI Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="DDRSS_SEC_STATUS_REG0" acronym="DDRSS_SEC_STATUS_REG0" offset="0x40" width="32" description="Return to the . Interrupt Status Register 0">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CTL_CFG_BRIDGE_SRC_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_ctl_cfg_p2p_bridge_ctl_cfg_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_scr_scr_ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_scr_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CFG_GCLK_EDC_CTRL_CBASS_INT_CFG_GBUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_cfg_gclk_edc_ctrl_cbass_int_cfg_gbusecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DST_M2P_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for dst_m2p_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="M2M_M2M_VBUSS_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for m2m_m2m_vbuss_pend" range="" rwaccess="RW1S"/>
    <bitfield id="M2M_DST_VBUSS_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for m2m_dst_vbuss_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="DDRSS_SEC_ENABLE_SET_REG0" acronym="DDRSS_SEC_ENABLE_SET_REG0" offset="0x80" width="32" description="Return to the . Interrupt Enable Set Register 0">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CTL_CFG_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_ctl_cfg_p2p_bridge_ctl_cfg_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_scr_scr_ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_scr_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CFG_GCLK_EDC_CTRL_CBASS_INT_CFG_GBUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_cfg_gclk_edc_ctrl_cbass_int_cfg_gbusecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DST_M2P_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for dst_m2p_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="M2M_M2M_VBUSS_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for m2m_m2m_vbuss_pend" range="" rwaccess="RW1S"/>
    <bitfield id="M2M_DST_VBUSS_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for m2m_dst_vbuss_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="DDRSS_SEC_ENABLE_CLR_REG0" acronym="DDRSS_SEC_ENABLE_CLR_REG0" offset="0xC0" width="32" description="Return to the . Interrupt Enable Clear Register 0">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CTL_CFG_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_ctl_cfg_p2p_bridge_ctl_cfg_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_scr_scr_ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_scr_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CFG_GCLK_EDC_CTRL_CBASS_INT_CFG_GBUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_cfg_gclk_edc_ctrl_cbass_int_cfg_gbusecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DST_M2P_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for dst_m2p_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="M2M_M2M_VBUSS_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for m2m_m2m_vbuss_pend" range="" rwaccess="RW1C"/>
    <bitfield id="M2M_DST_VBUSS_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for m2m_dst_vbuss_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRSS_DED_EOI_REG" acronym="DDRSS_DED_EOI_REG" offset="0x13C" width="32" description="Return to the . EOI Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="DDRSS_DED_STATUS_REG0" acronym="DDRSS_DED_STATUS_REG0" offset="0x140" width="32" description="Return to the . Interrupt Status Register 0">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CTL_CFG_BRIDGE_SRC_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_ctl_cfg_p2p_bridge_ctl_cfg_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_scr_scr_ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_scr_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CFG_GCLK_EDC_CTRL_CBASS_INT_CFG_GBUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_cfg_gclk_edc_ctrl_cbass_int_cfg_gbusecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DST_M2P_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for dst_m2p_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="M2M_M2M_VBUSS_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for m2m_m2m_vbuss_pend" range="" rwaccess="RW1S"/>
    <bitfield id="M2M_DST_VBUSS_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for m2m_dst_vbuss_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="DDRSS_DED_ENABLE_SET_REG0" acronym="DDRSS_DED_ENABLE_SET_REG0" offset="0x180" width="32" description="Return to the . Interrupt Enable Set Register 0">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CTL_CFG_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_ctl_cfg_p2p_bridge_ctl_cfg_bridge_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_scr_scr_ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_scr_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CFG_GCLK_EDC_CTRL_CBASS_INT_CFG_GBUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_cfg_gclk_edc_ctrl_cbass_int_cfg_gbusecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DST_M2P_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for dst_m2p_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="M2M_M2M_VBUSS_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for m2m_m2m_vbuss_pend" range="" rwaccess="RW1S"/>
    <bitfield id="M2M_DST_VBUSS_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for m2m_dst_vbuss_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="DDRSS_DED_ENABLE_CLR_REG0" acronym="DDRSS_DED_ENABLE_CLR_REG0" offset="0x1C0" width="32" description="Return to the . Interrupt Enable Clear Register 0">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CTL_CFG_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_ctl_cfg_p2p_bridge_ctl_cfg_bridge_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_scr_scr_ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_scr_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DDR32V256SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CFG_GCLK_EDC_CTRL_CBASS_INT_CFG_GBUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for ddr32v256ss_16ffc_ew_dv_wrap_ddrss_brctl_sc_cbass_cfg_gclk_edc_ctrl_cbass_int_cfg_gbusecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DST_M2P_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for dst_m2p_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="M2M_M2M_VBUSS_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for m2m_m2m_vbuss_pend" range="" rwaccess="RW1C"/>
    <bitfield id="M2M_DST_VBUSS_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for m2m_dst_vbuss_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRSS_AGGR_ENABLE_SET" acronym="DDRSS_AGGR_ENABLE_SET" offset="0x200" width="32" description="Return to the . AGGR interrupt enable set Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="" rwaccess="RW1S"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="" rwaccess="RW1S"/>
  </register>
  <register id="DDRSS_AGGR_ENABLE_CLR" acronym="DDRSS_AGGR_ENABLE_CLR" offset="0x204" width="32" description="Return to the . AGGR interrupt enable clear Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="" rwaccess="RW1C"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRSS_AGGR_STATUS_SET" acronym="DDRSS_AGGR_STATUS_SET" offset="0x208" width="32" description="Return to the . AGGR interrupt status set Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="" rwaccess="RWincr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="" rwaccess="RWincr"/>
  </register>
  <register id="DDRSS_AGGR_STATUS_CLR" acronym="DDRSS_AGGR_STATUS_CLR" offset="0x20C" width="32" description="Return to the . AGGR interrupt status clear Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="" rwaccess="RWdecr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="" rwaccess="RWdecr"/>
  </register>
</module>
