Info: Generated by version: 20.4 build 72
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Lily_Zhang\GBS20V1\FPGA\Cyclone10\10GX1280M_test-master\10GX1280M_test-master\qdb\.t\60bfd05e1237.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=C:\Lily_Zhang\GBS20V1\FPGA\Cyclone10\10GX1280M_test-master\10GX1280M_test-master\qdb\.t\60bfd05e1237.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0 --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Warning: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0.jtagpins: jtagpins.pins must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: alt_sld_fab_0: "Transforming system: alt_sld_fab_0"
Info: alt_sld_fab_0: "Naming system components in system: alt_sld_fab_0"
Info: alt_sld_fab_0: "Processing generation queue"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_1920_at67p6q"
Info: alt_sld_fab_0: "Generating: altera_signaltap_agent_wrapper"
Info: alt_sld_fab_0: "Generating: altera_jtag_wys_atom"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_aw4y6oq"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_ghgttsi"
Info: alt_sld_fab_0: Done "alt_sld_fab_0" with 7 modules, 8 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
