// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "film_switch_ap_fixed_ap_fixed_ap_fixed_config42_s.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 105
    sc_in< sc_lv<32> > em_barrel_0_V_V_TDATA;
    sc_in< sc_lv<32> > em_barrel_1_V_V_TDATA;
    sc_in< sc_lv<32> > em_barrel_2_V_V_TDATA;
    sc_in< sc_lv<32> > em_barrel_3_V_V_TDATA;
    sc_in< sc_lv<32> > em_barrel_4_V_V_TDATA;
    sc_in< sc_lv<32> > em_barrel_5_V_V_TDATA;
    sc_in< sc_lv<32> > em_barrel_6_V_V_TDATA;
    sc_in< sc_lv<32> > em_barrel_7_V_V_TDATA;
    sc_in< sc_lv<32> > em_barrel_8_V_V_TDATA;
    sc_in< sc_lv<32> > em_barrel_9_V_V_TDATA;
    sc_in< sc_lv<32> > em_barrel_10_V_V_TDATA;
    sc_in< sc_lv<32> > em_barrel_11_V_V_TDATA;
    sc_in< sc_lv<32> > em_barrel_12_V_V_TDATA;
    sc_in< sc_lv<32> > em_barrel_13_V_V_TDATA;
    sc_in< sc_lv<32> > em_barrel_14_V_V_TDATA;
    sc_in< sc_lv<32> > em_barrel_15_V_V_TDATA;
    sc_in< sc_lv<32> > scalars_0_V_V_TDATA;
    sc_out< sc_lv<32> > layer102_out_0_V_V_TDATA;
    sc_out< sc_lv<32> > layer102_out_1_V_V_TDATA;
    sc_out< sc_lv<32> > layer102_out_2_V_V_TDATA;
    sc_out< sc_lv<32> > layer102_out_3_V_V_TDATA;
    sc_out< sc_lv<32> > layer102_out_4_V_V_TDATA;
    sc_out< sc_lv<32> > layer102_out_5_V_V_TDATA;
    sc_out< sc_lv<32> > layer102_out_6_V_V_TDATA;
    sc_out< sc_lv<32> > layer102_out_7_V_V_TDATA;
    sc_out< sc_lv<32> > layer102_out_8_V_V_TDATA;
    sc_out< sc_lv<32> > layer102_out_9_V_V_TDATA;
    sc_out< sc_lv<32> > layer102_out_10_V_V_TDATA;
    sc_out< sc_lv<32> > layer102_out_11_V_V_TDATA;
    sc_out< sc_lv<32> > layer102_out_12_V_V_TDATA;
    sc_out< sc_lv<32> > layer102_out_13_V_V_TDATA;
    sc_out< sc_lv<32> > layer102_out_14_V_V_TDATA;
    sc_out< sc_lv<32> > layer102_out_15_V_V_TDATA;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > em_barrel_0_V_V_TVALID;
    sc_out< sc_logic > em_barrel_0_V_V_TREADY;
    sc_in< sc_logic > em_barrel_1_V_V_TVALID;
    sc_out< sc_logic > em_barrel_1_V_V_TREADY;
    sc_in< sc_logic > em_barrel_2_V_V_TVALID;
    sc_out< sc_logic > em_barrel_2_V_V_TREADY;
    sc_in< sc_logic > em_barrel_3_V_V_TVALID;
    sc_out< sc_logic > em_barrel_3_V_V_TREADY;
    sc_in< sc_logic > em_barrel_4_V_V_TVALID;
    sc_out< sc_logic > em_barrel_4_V_V_TREADY;
    sc_in< sc_logic > em_barrel_5_V_V_TVALID;
    sc_out< sc_logic > em_barrel_5_V_V_TREADY;
    sc_in< sc_logic > em_barrel_6_V_V_TVALID;
    sc_out< sc_logic > em_barrel_6_V_V_TREADY;
    sc_in< sc_logic > em_barrel_7_V_V_TVALID;
    sc_out< sc_logic > em_barrel_7_V_V_TREADY;
    sc_in< sc_logic > em_barrel_8_V_V_TVALID;
    sc_out< sc_logic > em_barrel_8_V_V_TREADY;
    sc_in< sc_logic > em_barrel_9_V_V_TVALID;
    sc_out< sc_logic > em_barrel_9_V_V_TREADY;
    sc_in< sc_logic > em_barrel_10_V_V_TVALID;
    sc_out< sc_logic > em_barrel_10_V_V_TREADY;
    sc_in< sc_logic > em_barrel_11_V_V_TVALID;
    sc_out< sc_logic > em_barrel_11_V_V_TREADY;
    sc_in< sc_logic > em_barrel_12_V_V_TVALID;
    sc_out< sc_logic > em_barrel_12_V_V_TREADY;
    sc_in< sc_logic > em_barrel_13_V_V_TVALID;
    sc_out< sc_logic > em_barrel_13_V_V_TREADY;
    sc_in< sc_logic > em_barrel_14_V_V_TVALID;
    sc_out< sc_logic > em_barrel_14_V_V_TREADY;
    sc_in< sc_logic > em_barrel_15_V_V_TVALID;
    sc_out< sc_logic > em_barrel_15_V_V_TREADY;
    sc_in< sc_logic > scalars_0_V_V_TVALID;
    sc_out< sc_logic > scalars_0_V_V_TREADY;
    sc_out< sc_logic > layer102_out_0_V_V_TVALID;
    sc_in< sc_logic > layer102_out_0_V_V_TREADY;
    sc_out< sc_logic > layer102_out_1_V_V_TVALID;
    sc_in< sc_logic > layer102_out_1_V_V_TREADY;
    sc_out< sc_logic > layer102_out_2_V_V_TVALID;
    sc_in< sc_logic > layer102_out_2_V_V_TREADY;
    sc_out< sc_logic > layer102_out_3_V_V_TVALID;
    sc_in< sc_logic > layer102_out_3_V_V_TREADY;
    sc_out< sc_logic > layer102_out_4_V_V_TVALID;
    sc_in< sc_logic > layer102_out_4_V_V_TREADY;
    sc_out< sc_logic > layer102_out_5_V_V_TVALID;
    sc_in< sc_logic > layer102_out_5_V_V_TREADY;
    sc_out< sc_logic > layer102_out_6_V_V_TVALID;
    sc_in< sc_logic > layer102_out_6_V_V_TREADY;
    sc_out< sc_logic > layer102_out_7_V_V_TVALID;
    sc_in< sc_logic > layer102_out_7_V_V_TREADY;
    sc_out< sc_logic > layer102_out_8_V_V_TVALID;
    sc_in< sc_logic > layer102_out_8_V_V_TREADY;
    sc_out< sc_logic > layer102_out_9_V_V_TVALID;
    sc_in< sc_logic > layer102_out_9_V_V_TREADY;
    sc_out< sc_logic > layer102_out_10_V_V_TVALID;
    sc_in< sc_logic > layer102_out_10_V_V_TREADY;
    sc_out< sc_logic > layer102_out_11_V_V_TVALID;
    sc_in< sc_logic > layer102_out_11_V_V_TREADY;
    sc_out< sc_logic > layer102_out_12_V_V_TVALID;
    sc_in< sc_logic > layer102_out_12_V_V_TREADY;
    sc_out< sc_logic > layer102_out_13_V_V_TVALID;
    sc_in< sc_logic > layer102_out_13_V_V_TREADY;
    sc_out< sc_logic > layer102_out_14_V_V_TVALID;
    sc_in< sc_logic > layer102_out_14_V_V_TREADY;
    sc_out< sc_logic > layer102_out_15_V_V_TVALID;
    sc_in< sc_logic > layer102_out_15_V_V_TREADY;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    film_switch_ap_fixed_ap_fixed_ap_fixed_config42_s* film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_ap_start;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_ap_done;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_ap_continue;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_ap_idle;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_ap_ready;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_data1_0_V_V_TREADY;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_data1_1_V_V_TREADY;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_data1_2_V_V_TREADY;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_data1_3_V_V_TREADY;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_data1_4_V_V_TREADY;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_data1_5_V_V_TREADY;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_data1_6_V_V_TREADY;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_data1_7_V_V_TREADY;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_data1_8_V_V_TREADY;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_data1_9_V_V_TREADY;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_data1_10_V_V_TREADY;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_data1_11_V_V_TREADY;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_data1_12_V_V_TREADY;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_data1_13_V_V_TREADY;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_data1_14_V_V_TREADY;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_data1_15_V_V_TREADY;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_data2_V_V_TREADY;
    sc_signal< sc_lv<32> > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_0_V_V_TDATA;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_0_V_V_TVALID;
    sc_signal< sc_lv<32> > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_1_V_V_TDATA;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_1_V_V_TVALID;
    sc_signal< sc_lv<32> > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_2_V_V_TDATA;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_2_V_V_TVALID;
    sc_signal< sc_lv<32> > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_3_V_V_TDATA;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_3_V_V_TVALID;
    sc_signal< sc_lv<32> > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_4_V_V_TDATA;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_4_V_V_TVALID;
    sc_signal< sc_lv<32> > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_5_V_V_TDATA;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_5_V_V_TVALID;
    sc_signal< sc_lv<32> > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_6_V_V_TDATA;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_6_V_V_TVALID;
    sc_signal< sc_lv<32> > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_7_V_V_TDATA;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_7_V_V_TVALID;
    sc_signal< sc_lv<32> > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_8_V_V_TDATA;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_8_V_V_TVALID;
    sc_signal< sc_lv<32> > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_9_V_V_TDATA;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_9_V_V_TVALID;
    sc_signal< sc_lv<32> > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_10_V_V_TDATA;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_10_V_V_TVALID;
    sc_signal< sc_lv<32> > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_11_V_V_TDATA;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_11_V_V_TVALID;
    sc_signal< sc_lv<32> > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_12_V_V_TDATA;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_12_V_V_TVALID;
    sc_signal< sc_lv<32> > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_13_V_V_TDATA;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_13_V_V_TVALID;
    sc_signal< sc_lv<32> > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_14_V_V_TDATA;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_14_V_V_TVALID;
    sc_signal< sc_lv<32> > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_15_V_V_TDATA;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_res_15_V_V_TVALID;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_start_full_n;
    sc_signal< sc_logic > film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_start_write;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_em_barrel_0_V_V_TREADY();
    void thread_em_barrel_10_V_V_TREADY();
    void thread_em_barrel_11_V_V_TREADY();
    void thread_em_barrel_12_V_V_TREADY();
    void thread_em_barrel_13_V_V_TREADY();
    void thread_em_barrel_14_V_V_TREADY();
    void thread_em_barrel_15_V_V_TREADY();
    void thread_em_barrel_1_V_V_TREADY();
    void thread_em_barrel_2_V_V_TREADY();
    void thread_em_barrel_3_V_V_TREADY();
    void thread_em_barrel_4_V_V_TREADY();
    void thread_em_barrel_5_V_V_TREADY();
    void thread_em_barrel_6_V_V_TREADY();
    void thread_em_barrel_7_V_V_TREADY();
    void thread_em_barrel_8_V_V_TREADY();
    void thread_em_barrel_9_V_V_TREADY();
    void thread_film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_ap_continue();
    void thread_film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_ap_start();
    void thread_film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_start_full_n();
    void thread_film_switch_ap_fixed_ap_fixed_ap_fixed_config42_U0_start_write();
    void thread_layer102_out_0_V_V_TDATA();
    void thread_layer102_out_0_V_V_TVALID();
    void thread_layer102_out_10_V_V_TDATA();
    void thread_layer102_out_10_V_V_TVALID();
    void thread_layer102_out_11_V_V_TDATA();
    void thread_layer102_out_11_V_V_TVALID();
    void thread_layer102_out_12_V_V_TDATA();
    void thread_layer102_out_12_V_V_TVALID();
    void thread_layer102_out_13_V_V_TDATA();
    void thread_layer102_out_13_V_V_TVALID();
    void thread_layer102_out_14_V_V_TDATA();
    void thread_layer102_out_14_V_V_TVALID();
    void thread_layer102_out_15_V_V_TDATA();
    void thread_layer102_out_15_V_V_TVALID();
    void thread_layer102_out_1_V_V_TDATA();
    void thread_layer102_out_1_V_V_TVALID();
    void thread_layer102_out_2_V_V_TDATA();
    void thread_layer102_out_2_V_V_TVALID();
    void thread_layer102_out_3_V_V_TDATA();
    void thread_layer102_out_3_V_V_TVALID();
    void thread_layer102_out_4_V_V_TDATA();
    void thread_layer102_out_4_V_V_TVALID();
    void thread_layer102_out_5_V_V_TDATA();
    void thread_layer102_out_5_V_V_TVALID();
    void thread_layer102_out_6_V_V_TDATA();
    void thread_layer102_out_6_V_V_TVALID();
    void thread_layer102_out_7_V_V_TDATA();
    void thread_layer102_out_7_V_V_TVALID();
    void thread_layer102_out_8_V_V_TDATA();
    void thread_layer102_out_8_V_V_TVALID();
    void thread_layer102_out_9_V_V_TDATA();
    void thread_layer102_out_9_V_V_TVALID();
    void thread_scalars_0_V_V_TREADY();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
