<html><body><samp><pre>
<!@TC:1586835342>
#Build: Synplify Pro (R) N-2018.03M-SP1-1, Build 209R, Oct 23 2018
#install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: PHOENIX136DESKY

# Mon Apr 13 23:35:42 2020

#Implementation: synthesis


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1586835345> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1586835345> | Running in 64-bit mode 
@N: : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system\FFT_Accel_system.vhd:17:7:17:23:@N::@XP_MSG">FFT_Accel_system.vhd(17)</a><!@TM:1586835345> | Top entity is set to FFT_Accel_system.
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\DPSRAM_C0\DPSRAM_C0_0\DPSRAM_C0_DPSRAM_C0_0_DPSRAM.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Package.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0_0\HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\Twiddle_table.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd\math_real.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1_0\HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system_sb\CCC_0\FFT_Accel_system_sb_CCC_0_FCCC.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system_sb_MSS\FFT_Accel_system_sb_MSS_syn.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\My_Stuff\Standalone Files\LED_inverter_dimmer.vhd changed - recompiling
File E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\DPSRAM_C0\DPSRAM_C0.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Loader.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Butterfly_HW_MATHDSP.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Transformer.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Outputer.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\Alpha_Max_plus_Beta_Min.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system_sb_MSS\FFT_Accel_system_sb_MSS.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system_sb\FFT_Accel_system_sb.vhd changed - recompiling
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system\FFT_Accel_system.vhd changed - recompiling
VHDL syntax check successful!
File E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1586835345> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system\FFT_Accel_system.vhd:17:7:17:23:@N:CD630:@XP_MSG">FFT_Accel_system.vhd(17)</a><!@TM:1586835345> | Synthesizing work.fft_accel_system.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd:5:7:5:28:@N:CD630:@XP_MSG">MSS_to_IO_Interpreter.vhd(5)</a><!@TM:1586835345> | Synthesizing work.mss_to_io_interpreter.architecture_mss_to_io_interpreter.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd:129:12:129:26:@N:CD604:@XP_MSG">MSS_to_IO_Interpreter.vhd(129)</a><!@TM:1586835345> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd:148:12:148:26:@N:CD604:@XP_MSG">MSS_to_IO_Interpreter.vhd(148)</a><!@TM:1586835345> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd:182:12:182:26:@N:CD604:@XP_MSG">MSS_to_IO_Interpreter.vhd(182)</a><!@TM:1586835345> | OTHERS clause is not synthesized.
Post processing for work.mss_to_io_interpreter.architecture_mss_to_io_interpreter
Running optimization stage 1 on MSS_to_IO_interpreter .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\My_Stuff\Standalone Files\LED_inverter_dimmer.vhd:24:7:24:26:@N:CD630:@XP_MSG">LED_inverter_dimmer.vhd(24)</a><!@TM:1586835345> | Synthesizing work.led_inverter_dimmer.architecture_led_inverter_dimmer.
Post processing for work.led_inverter_dimmer.architecture_led_inverter_dimmer
Running optimization stage 1 on LED_inverter_dimmer .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:26:7:26:22:@N:CD630:@XP_MSG">FFT_APB_Wrapper.vhd(26)</a><!@TM:1586835345> | Synthesizing work.fft_apb_wrapper.architecture_fft_apb_wrapper.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:191:20:191:34:@N:CD604:@XP_MSG">FFT_APB_Wrapper.vhd(191)</a><!@TM:1586835345> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:63:11:63:19:@W:CD638:@XP_MSG">FFT_APB_Wrapper.vhd(63)</a><!@TM:1586835345> | Signal psel_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:64:11:64:22:@W:CD638:@XP_MSG">FFT_APB_Wrapper.vhd(64)</a><!@TM:1586835345> | Signal penable_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:65:11:65:21:@W:CD638:@XP_MSG">FFT_APB_Wrapper.vhd(65)</a><!@TM:1586835345> | Signal pwrite_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:67:11:67:21:@W:CD638:@XP_MSG">FFT_APB_Wrapper.vhd(67)</a><!@TM:1586835345> | Signal pready_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:69:11:69:22:@W:CD638:@XP_MSG">FFT_APB_Wrapper.vhd(69)</a><!@TM:1586835345> | Signal pslverr_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:149:11:149:35:@W:CD638:@XP_MSG">FFT_APB_Wrapper.vhd(149)</a><!@TM:1586835345> | Signal ampbm_0_assoc_adr_in_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:154:11:154:36:@W:CD638:@XP_MSG">FFT_APB_Wrapper.vhd(154)</a><!@TM:1586835345> | Signal ampbm_0_assoc_adr_out_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\Alpha_Max_plus_Beta_Min.vhd:26:7:26:30:@N:CD630:@XP_MSG">Alpha_Max_plus_Beta_Min.vhd(26)</a><!@TM:1586835345> | Synthesizing work.alpha_max_plus_beta_min.architecture_alpha_max_plus_beta_min.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1.vhd:17:7:17:26:@N:CD630:@XP_MSG">HARD_MULT_ADDSUB_C1.vhd(17)</a><!@TM:1586835345> | Synthesizing work.hard_mult_addsub_c1.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1_0\HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd:8:7:8:65:@N:CD630:@XP_MSG">HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd(8)</a><!@TM:1586835345> | Synthesizing work.hard_mult_addsub_c1_hard_mult_addsub_c1_0_hard_mult_addsub.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:582:10:582:13:@N:CD630:@XP_MSG">smartfusion2.vhd(582)</a><!@TM:1586835345> | Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Running optimization stage 1 on VCC .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:576:10:576:13:@N:CD630:@XP_MSG">smartfusion2.vhd(576)</a><!@TM:1586835345> | Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
Running optimization stage 1 on GND .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:706:10:706:14:@N:CD630:@XP_MSG">smartfusion2.vhd(706)</a><!@TM:1586835345> | Synthesizing smartfusion2.macc.syn_black_box.
Post processing for smartfusion2.macc.syn_black_box
Running optimization stage 1 on MACC .......
Post processing for work.hard_mult_addsub_c1_hard_mult_addsub_c1_0_hard_mult_addsub.def_arch
Running optimization stage 1 on HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB .......
Post processing for work.hard_mult_addsub_c1.rtl
Running optimization stage 1 on HARD_MULT_ADDSUB_C1 .......
Post processing for work.alpha_max_plus_beta_min.architecture_alpha_max_plus_beta_min
Running optimization stage 1 on Alpha_Max_plus_Beta_Min .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT.vhd:26:7:26:10:@N:CD630:@XP_MSG">FFT.vhd(26)</a><!@TM:1586835345> | Synthesizing work.fft.architecture_fft.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT.vhd:290:27:290:29:@N:CD233:@XP_MSG">FFT.vhd(290)</a><!@TM:1586835345> | Using sequential encoding for type hot_potato_states.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT.vhd:292:25:292:27:@N:CD233:@XP_MSG">FFT.vhd(292)</a><!@TM:1586835345> | Using sequential encoding for type ram_dist_states.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT.vhd:423:16:423:30:@N:CD604:@XP_MSG">FFT.vhd(423)</a><!@TM:1586835345> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\DPSRAM_C0\DPSRAM_C0.vhd:17:7:17:16:@N:CD630:@XP_MSG">DPSRAM_C0.vhd(17)</a><!@TM:1586835345> | Synthesizing work.dpsram_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\DPSRAM_C0\DPSRAM_C0_0\DPSRAM_C0_DPSRAM_C0_0_DPSRAM.vhd:8:7:8:35:@N:CD630:@XP_MSG">DPSRAM_C0_DPSRAM_C0_0_DPSRAM.vhd(8)</a><!@TM:1586835345> | Synthesizing work.dpsram_c0_dpsram_c0_0_dpsram.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:588:10:588:17:@N:CD630:@XP_MSG">smartfusion2.vhd(588)</a><!@TM:1586835345> | Synthesizing smartfusion2.ram1k18.syn_black_box.
Post processing for smartfusion2.ram1k18.syn_black_box
Running optimization stage 1 on RAM1K18 .......
Post processing for work.dpsram_c0_dpsram_c0_0_dpsram.def_arch
Running optimization stage 1 on DPSRAM_C0_DPSRAM_C0_0_DPSRAM .......
Post processing for work.dpsram_c0.rtl
Running optimization stage 1 on DPSRAM_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Transformer.vhd:26:7:26:22:@N:CD630:@XP_MSG">FFT_Transformer.vhd(26)</a><!@TM:1586835345> | Synthesizing work.fft_transformer.architecture_fft_transformer.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Transformer.vhd:63:22:63:24:@N:CD233:@XP_MSG">FFT_Transformer.vhd(63)</a><!@TM:1586835345> | Using sequential encoding for type stage_states.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Butterfly_HW_MATHDSP.vhd:29:7:29:31:@N:CD630:@XP_MSG">FFT_Butterfly_HW_MATHDSP.vhd(29)</a><!@TM:1586835345> | Synthesizing work.fft_butterfly_hw_mathdsp.architecture_fft_butterfly_hw_mathdsp.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0.vhd:17:7:17:26:@N:CD630:@XP_MSG">HARD_MULT_ADDSUB_C0.vhd(17)</a><!@TM:1586835345> | Synthesizing work.hard_mult_addsub_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0_0\HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB.vhd:8:7:8:65:@N:CD630:@XP_MSG">HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB.vhd(8)</a><!@TM:1586835345> | Synthesizing work.hard_mult_addsub_c0_hard_mult_addsub_c0_0_hard_mult_addsub.def_arch.
Post processing for work.hard_mult_addsub_c0_hard_mult_addsub_c0_0_hard_mult_addsub.def_arch
Running optimization stage 1 on HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB .......
Post processing for work.hard_mult_addsub_c0.rtl
Running optimization stage 1 on HARD_MULT_ADDSUB_C0 .......
Post processing for work.fft_butterfly_hw_mathdsp.architecture_fft_butterfly_hw_mathdsp
Running optimization stage 1 on FFT_Butterfly_HW_MATHDSP .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\Twiddle_table.vhd:26:7:26:20:@N:CD630:@XP_MSG">Twiddle_table.vhd(26)</a><!@TM:1586835345> | Synthesizing work.twiddle_table.architecture_twiddle_table.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\Twiddle_table.vhd:198:11:198:14:@W:CD638:@XP_MSG">Twiddle_table.vhd(198)</a><!@TM:1586835345> | Signal mem is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\Twiddle_table.vhd:200:11:200:22:@W:CD638:@XP_MSG">Twiddle_table.vhd(200)</a><!@TM:1586835345> | Signal mem_adr_cnt is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\Twiddle_table.vhd:202:11:202:28:@W:CD638:@XP_MSG">Twiddle_table.vhd(202)</a><!@TM:1586835345> | Signal twiddle_ready_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\Twiddle_table.vhd:204:11:204:18:@W:CD638:@XP_MSG">Twiddle_table.vhd(204)</a><!@TM:1586835345> | Signal mem_adr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\Twiddle_table.vhd:205:11:205:19:@W:CD638:@XP_MSG">Twiddle_table.vhd(205)</a><!@TM:1586835345> | Signal mem_w_en is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\Twiddle_table.vhd:206:11:206:20:@W:CD638:@XP_MSG">Twiddle_table.vhd(206)</a><!@TM:1586835345> | Signal mem_dat_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\Twiddle_table.vhd:207:11:207:20:@W:CD638:@XP_MSG">Twiddle_table.vhd(207)</a><!@TM:1586835345> | Signal mem_dat_r is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.twiddle_table.architecture_twiddle_table
Running optimization stage 1 on Twiddle_table .......
Post processing for work.fft_transformer.architecture_fft_transformer
Running optimization stage 1 on FFT_Transformer .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Transformer.vhd:357:8:357:10:@W:CL169:@XP_MSG">FFT_Transformer.vhd(357)</a><!@TM:1586835345> | Pruning unused register do_calc_ctrl_2. Make sure that there are no unused intermediate registers.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Transformer.vhd:426:8:426:10:@A:CL282:@XP_MSG">FFT_Transformer.vhd(426)</a><!@TM:1586835345> | Feedback mux created for signal sampleB_adr[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Outputer.vhd:26:7:26:26:@N:CD630:@XP_MSG">FFT_Sample_Outputer.vhd(26)</a><!@TM:1586835345> | Synthesizing work.fft_sample_outputer.architecture_fft_sample_outputer.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Outputer.vhd:66:11:66:25:@W:CD638:@XP_MSG">FFT_Sample_Outputer.vhd(66)</a><!@TM:1586835345> | Signal output_en_sync is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Outputer.vhd:67:11:67:26:@W:CD638:@XP_MSG">FFT_Sample_Outputer.vhd(67)</a><!@TM:1586835345> | Signal output_adr_sync is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Outputer.vhd:68:11:68:27:@W:CD638:@XP_MSG">FFT_Sample_Outputer.vhd(68)</a><!@TM:1586835345> | Signal output_done_sync is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.fft_sample_outputer.architecture_fft_sample_outputer
Running optimization stage 1 on FFT_Sample_Outputer .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Loader.vhd:38:7:38:24:@N:CD630:@XP_MSG">FFT_Sample_Loader.vhd(38)</a><!@TM:1586835345> | Synthesizing work.fft_sample_loader.architecture_fft_sample_loader.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Loader.vhd:77:21:77:23:@N:CD233:@XP_MSG">FFT_Sample_Loader.vhd(77)</a><!@TM:1586835345> | Using sequential encoding for type load_states.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Loader.vhd:244:16:244:30:@N:CD604:@XP_MSG">FFT_Sample_Loader.vhd(244)</a><!@TM:1586835345> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Loader.vhd:82:11:82:26:@W:CD638:@XP_MSG">FFT_Sample_Loader.vhd(82)</a><!@TM:1586835345> | Signal input_w_en_sync is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Loader.vhd:83:11:83:32:@W:CD638:@XP_MSG">FFT_Sample_Loader.vhd(83)</a><!@TM:1586835345> | Signal input_w_dat_real_sync is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Loader.vhd:84:11:84:32:@W:CD638:@XP_MSG">FFT_Sample_Loader.vhd(84)</a><!@TM:1586835345> | Signal input_w_dat_imag_sync is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Loader.vhd:85:11:85:26:@W:CD638:@XP_MSG">FFT_Sample_Loader.vhd(85)</a><!@TM:1586835345> | Signal input_done_sync is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Loader.vhd:112:11:112:25:@W:CD638:@XP_MSG">FFT_Sample_Loader.vhd(112)</a><!@TM:1586835345> | Signal mem_adr_bitrev is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.fft_sample_loader.architecture_fft_sample_loader
Running optimization stage 1 on FFT_Sample_Loader .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Loader.vhd:195:8:195:10:@W:CL190:@XP_MSG">FFT_Sample_Loader.vhd(195)</a><!@TM:1586835345> | Optimizing register bit ram_w_en_sig(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Loader.vhd:195:8:195:10:@W:CL260:@XP_MSG">FFT_Sample_Loader.vhd(195)</a><!@TM:1586835345> | Pruning register bit 1 of ram_w_en_sig(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Post processing for work.fft.architecture_fft
Running optimization stage 1 on FFT .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT.vhd:330:8:330:10:@A:CL282:@XP_MSG">FFT.vhd(330)</a><!@TM:1586835345> | Feedback mux created for signal i_comp_ram_ready. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.fft_apb_wrapper.architecture_fft_apb_wrapper
Running optimization stage 1 on FFT_APB_Wrapper .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:149:11:149:35:@W:CL252:@XP_MSG">FFT_APB_Wrapper.vhd(149)</a><!@TM:1586835345> | Bit 0 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:149:11:149:35:@W:CL252:@XP_MSG">FFT_APB_Wrapper.vhd(149)</a><!@TM:1586835345> | Bit 1 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:149:11:149:35:@W:CL252:@XP_MSG">FFT_APB_Wrapper.vhd(149)</a><!@TM:1586835345> | Bit 2 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:149:11:149:35:@W:CL252:@XP_MSG">FFT_APB_Wrapper.vhd(149)</a><!@TM:1586835345> | Bit 3 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:149:11:149:35:@W:CL252:@XP_MSG">FFT_APB_Wrapper.vhd(149)</a><!@TM:1586835345> | Bit 4 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:149:11:149:35:@W:CL252:@XP_MSG">FFT_APB_Wrapper.vhd(149)</a><!@TM:1586835345> | Bit 5 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:149:11:149:35:@W:CL252:@XP_MSG">FFT_APB_Wrapper.vhd(149)</a><!@TM:1586835345> | Bit 6 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:149:11:149:35:@W:CL252:@XP_MSG">FFT_APB_Wrapper.vhd(149)</a><!@TM:1586835345> | Bit 7 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:149:11:149:35:@W:CL252:@XP_MSG">FFT_APB_Wrapper.vhd(149)</a><!@TM:1586835345> | Bit 8 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:149:11:149:35:@W:CL252:@XP_MSG">FFT_APB_Wrapper.vhd(149)</a><!@TM:1586835345> | Bit 9 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:385:4:385:29:@W:CL245:@XP_MSG">FFT_APB_Wrapper.vhd(385)</a><!@TM:1586835345> | Bit 0 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:385:4:385:29:@W:CL245:@XP_MSG">FFT_APB_Wrapper.vhd(385)</a><!@TM:1586835345> | Bit 1 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:385:4:385:29:@W:CL245:@XP_MSG">FFT_APB_Wrapper.vhd(385)</a><!@TM:1586835345> | Bit 2 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:385:4:385:29:@W:CL245:@XP_MSG">FFT_APB_Wrapper.vhd(385)</a><!@TM:1586835345> | Bit 3 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:385:4:385:29:@W:CL245:@XP_MSG">FFT_APB_Wrapper.vhd(385)</a><!@TM:1586835345> | Bit 4 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:385:4:385:29:@W:CL245:@XP_MSG">FFT_APB_Wrapper.vhd(385)</a><!@TM:1586835345> | Bit 5 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:385:4:385:29:@W:CL245:@XP_MSG">FFT_APB_Wrapper.vhd(385)</a><!@TM:1586835345> | Bit 6 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:385:4:385:29:@W:CL245:@XP_MSG">FFT_APB_Wrapper.vhd(385)</a><!@TM:1586835345> | Bit 7 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:385:4:385:29:@W:CL245:@XP_MSG">FFT_APB_Wrapper.vhd(385)</a><!@TM:1586835345> | Bit 8 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:385:4:385:29:@W:CL245:@XP_MSG">FFT_APB_Wrapper.vhd(385)</a><!@TM:1586835345> | Bit 9 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:324:8:324:10:@A:CL282:@XP_MSG">FFT_APB_Wrapper.vhd(324)</a><!@TM:1586835345> | Feedback mux created for signal delay_cnt[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:324:8:324:10:@A:CL282:@XP_MSG">FFT_APB_Wrapper.vhd(324)</a><!@TM:1586835345> | Feedback mux created for signal smpl_data_stable. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system_sb\FFT_Accel_system_sb.vhd:17:7:17:26:@N:CD630:@XP_MSG">FFT_Accel_system_sb.vhd(17)</a><!@TM:1586835345> | Synthesizing work.fft_accel_system_sb.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:790:10:790:18:@N:CD630:@XP_MSG">smartfusion2.vhd(790)</a><!@TM:1586835345> | Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
Running optimization stage 1 on SYSRESET .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system_sb_MSS\FFT_Accel_system_sb_MSS.vhd:17:7:17:30:@N:CD630:@XP_MSG">FFT_Accel_system_sb_MSS.vhd(17)</a><!@TM:1586835345> | Synthesizing work.fft_accel_system_sb_mss.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system_sb_MSS\FFT_Accel_system_sb_MSS_syn.vhd:10:7:10:14:@N:CD630:@XP_MSG">FFT_Accel_system_sb_MSS_syn.vhd(10)</a><!@TM:1586835345> | Synthesizing work.mss_010.def_arch.
Post processing for work.mss_010.def_arch
Running optimization stage 1 on MSS_010 .......
Post processing for work.fft_accel_system_sb_mss.rtl
Running optimization stage 1 on FFT_Accel_system_sb_MSS .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd:8:7:8:39:@N:CD630:@XP_MSG">FFT_Accel_system_sb_FABOSC_0_OSC.vhd(8)</a><!@TM:1586835345> | Synthesizing work.fft_accel_system_sb_fabosc_0_osc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1586835345> | Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
Running optimization stage 1 on CLKINT .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1586835345> | Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
Running optimization stage 1 on RCOSC_25_50MHZ .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:79:7:79:25:@N:CD630:@XP_MSG">osc_comps.vhd(79)</a><!@TM:1586835345> | Synthesizing work.rcosc_25_50mhz_fab.def_arch.
Post processing for work.rcosc_25_50mhz_fab.def_arch
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
Post processing for work.fft_accel_system_sb_fabosc_0_osc.def_arch
Running optimization stage 1 on FFT_Accel_system_sb_FABOSC_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">FFT_Accel_system_sb_FABOSC_0_OSC.vhd(16)</a><!@TM:1586835345> | Signal XTLOSC_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd:15:10:15:20:@W:CL240:@XP_MSG">FFT_Accel_system_sb_FABOSC_0_OSC.vhd(15)</a><!@TM:1586835345> | Signal XTLOSC_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">FFT_Accel_system_sb_FABOSC_0_OSC.vhd(14)</a><!@TM:1586835345> | Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">FFT_Accel_system_sb_FABOSC_0_OSC.vhd(13)</a><!@TM:1586835345> | Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:27:7:27:17:@N:CD630:@XP_MSG">coreresetp.vhd(27)</a><!@TM:1586835345> | Synthesizing work.coreresetp.rtl.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:477:8:477:26:@W:CD434:@XP_MSG">coreresetp.vhd(477)</a><!@TM:1586835345> | Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:478:8:478:22:@W:CD434:@XP_MSG">coreresetp.vhd(478)</a><!@TM:1586835345> | Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:479:8:479:21:@W:CD434:@XP_MSG">coreresetp.vhd(479)</a><!@TM:1586835345> | Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:480:8:480:38:@W:CD434:@XP_MSG">coreresetp.vhd(480)</a><!@TM:1586835345> | Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:481:8:481:28:@W:CD434:@XP_MSG">coreresetp.vhd(481)</a><!@TM:1586835345> | Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:482:8:482:28:@W:CD434:@XP_MSG">coreresetp.vhd(482)</a><!@TM:1586835345> | Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:483:8:483:29:@W:CD434:@XP_MSG">coreresetp.vhd(483)</a><!@TM:1586835345> | Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:484:8:484:28:@W:CD434:@XP_MSG">coreresetp.vhd(484)</a><!@TM:1586835345> | Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:485:8:485:29:@W:CD434:@XP_MSG">coreresetp.vhd(485)</a><!@TM:1586835345> | Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:486:8:486:28:@W:CD434:@XP_MSG">coreresetp.vhd(486)</a><!@TM:1586835345> | Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:487:8:487:29:@W:CD434:@XP_MSG">coreresetp.vhd(487)</a><!@TM:1586835345> | Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:488:8:488:28:@W:CD434:@XP_MSG">coreresetp.vhd(488)</a><!@TM:1586835345> | Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:489:8:489:29:@W:CD434:@XP_MSG">coreresetp.vhd(489)</a><!@TM:1586835345> | Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:490:8:490:31:@W:CD434:@XP_MSG">coreresetp.vhd(490)</a><!@TM:1586835345> | Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:491:8:491:31:@W:CD434:@XP_MSG">coreresetp.vhd(491)</a><!@TM:1586835345> | Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
Post processing for work.coreresetp.rtl
Running optimization stage 1 on CoreResetP .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@W:CL169:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1586835345> | Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@W:CL169:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1586835345> | Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@W:CL169:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1586835345> | Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1447:8:1447:10:@W:CL169:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1586835345> | Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1423:8:1423:10:@W:CL169:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1586835345> | Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1586835345> | Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1586835345> | Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1586835345> | Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1586835345> | Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1586835345> | Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1586835345> | Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1586835345> | Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1586835345> | Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1586835345> | Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1586835345> | Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@W:CL169:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1586835345> | Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@W:CL169:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1586835345> | Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@W:CL169:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1586835345> | Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@W:CL169:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1586835345> | Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:CL169:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1586835345> | Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@W:CL177:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1586835345> | Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1586835345> | Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1586835345> | Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1586835345> | Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1586835345> | Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL190:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1586835345> | Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:CL169:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1586835345> | Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL169:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1586835345> | Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL169:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1586835345> | Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@W:CL169:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1586835345> | Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@W:CL169:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1586835345> | Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system_sb\CCC_0\FFT_Accel_system_sb_CCC_0_FCCC.vhd:8:7:8:37:@N:CD630:@XP_MSG">FFT_Accel_system_sb_CCC_0_FCCC.vhd(8)</a><!@TM:1586835345> | Synthesizing work.fft_accel_system_sb_ccc_0_fccc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:798:10:798:13:@N:CD630:@XP_MSG">smartfusion2.vhd(798)</a><!@TM:1586835345> | Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
Running optimization stage 1 on CCC .......
Post processing for work.fft_accel_system_sb_ccc_0_fccc.def_arch
Running optimization stage 1 on FFT_Accel_system_sb_CCC_0_FCCC .......
Post processing for work.fft_accel_system_sb.rtl
Running optimization stage 1 on FFT_Accel_system_sb .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd:20:7:20:18:@N:CD630:@XP_MSG">CoreAPB3_C0.vhd(20)</a><!@TM:1586835345> | Synthesizing work.coreapb3_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:34:7:34:15:@N:CD630:@XP_MSG">coreapb3.vhd(34)</a><!@TM:1586835345> | Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:665:16:665:30:@N:CD604:@XP_MSG">coreapb3.vhd(665)</a><!@TM:1586835345> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:1438:29:1438:39:@W:CD434:@XP_MSG">coreapb3.vhd(1438)</a><!@TM:1586835345> | Signal infill_upr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:616:7:616:16:@W:CD638:@XP_MSG">coreapb3.vhd(616)</a><!@TM:1586835345> | Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd:33:7:33:24:@N:CD630:@XP_MSG">coreapb3_muxptob3.vhd(33)</a><!@TM:1586835345> | Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
Running optimization stage 1 on CoreAPB3 .......
Post processing for work.coreapb3_c0.rtl
Running optimization stage 1 on CoreAPB3_C0 .......
Post processing for work.fft_accel_system.rtl
Running optimization stage 1 on FFT_Accel_system .......
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Running optimization stage 2 on CoreAPB3 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:78:0:78:5:@W:CL246:@XP_MSG">coreapb3.vhd(78)</a><!@TM:1586835345> | Input port bits 31 to 12 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:75:0:75:5:@N:CL159:@XP_MSG">coreapb3.vhd(75)</a><!@TM:1586835345> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:76:0:76:7:@N:CL159:@XP_MSG">coreapb3.vhd(76)</a><!@TM:1586835345> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:77:0:77:4:@N:CL159:@XP_MSG">coreapb3.vhd(77)</a><!@TM:1586835345> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:109:0:109:8:@N:CL159:@XP_MSG">coreapb3.vhd(109)</a><!@TM:1586835345> | Input PRDATAS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:110:0:110:8:@N:CL159:@XP_MSG">coreapb3.vhd(110)</a><!@TM:1586835345> | Input PRDATAS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:111:0:111:8:@N:CL159:@XP_MSG">coreapb3.vhd(111)</a><!@TM:1586835345> | Input PRDATAS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:112:0:112:8:@N:CL159:@XP_MSG">coreapb3.vhd(112)</a><!@TM:1586835345> | Input PRDATAS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:113:0:113:8:@N:CL159:@XP_MSG">coreapb3.vhd(113)</a><!@TM:1586835345> | Input PRDATAS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:114:0:114:8:@N:CL159:@XP_MSG">coreapb3.vhd(114)</a><!@TM:1586835345> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:115:0:115:8:@N:CL159:@XP_MSG">coreapb3.vhd(115)</a><!@TM:1586835345> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:116:0:116:8:@N:CL159:@XP_MSG">coreapb3.vhd(116)</a><!@TM:1586835345> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:117:0:117:9:@N:CL159:@XP_MSG">coreapb3.vhd(117)</a><!@TM:1586835345> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:118:0:118:9:@N:CL159:@XP_MSG">coreapb3.vhd(118)</a><!@TM:1586835345> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:119:0:119:9:@N:CL159:@XP_MSG">coreapb3.vhd(119)</a><!@TM:1586835345> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:120:0:120:9:@N:CL159:@XP_MSG">coreapb3.vhd(120)</a><!@TM:1586835345> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:121:0:121:9:@N:CL159:@XP_MSG">coreapb3.vhd(121)</a><!@TM:1586835345> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:122:0:122:9:@N:CL159:@XP_MSG">coreapb3.vhd(122)</a><!@TM:1586835345> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:126:0:126:8:@N:CL159:@XP_MSG">coreapb3.vhd(126)</a><!@TM:1586835345> | Input PREADYS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:127:0:127:8:@N:CL159:@XP_MSG">coreapb3.vhd(127)</a><!@TM:1586835345> | Input PREADYS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:128:0:128:8:@N:CL159:@XP_MSG">coreapb3.vhd(128)</a><!@TM:1586835345> | Input PREADYS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:129:0:129:8:@N:CL159:@XP_MSG">coreapb3.vhd(129)</a><!@TM:1586835345> | Input PREADYS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:130:0:130:8:@N:CL159:@XP_MSG">coreapb3.vhd(130)</a><!@TM:1586835345> | Input PREADYS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:131:0:131:8:@N:CL159:@XP_MSG">coreapb3.vhd(131)</a><!@TM:1586835345> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:132:0:132:8:@N:CL159:@XP_MSG">coreapb3.vhd(132)</a><!@TM:1586835345> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:133:0:133:8:@N:CL159:@XP_MSG">coreapb3.vhd(133)</a><!@TM:1586835345> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:134:0:134:9:@N:CL159:@XP_MSG">coreapb3.vhd(134)</a><!@TM:1586835345> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:135:0:135:9:@N:CL159:@XP_MSG">coreapb3.vhd(135)</a><!@TM:1586835345> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:136:0:136:9:@N:CL159:@XP_MSG">coreapb3.vhd(136)</a><!@TM:1586835345> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:137:0:137:9:@N:CL159:@XP_MSG">coreapb3.vhd(137)</a><!@TM:1586835345> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:138:0:138:9:@N:CL159:@XP_MSG">coreapb3.vhd(138)</a><!@TM:1586835345> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:139:0:139:9:@N:CL159:@XP_MSG">coreapb3.vhd(139)</a><!@TM:1586835345> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:143:0:143:9:@N:CL159:@XP_MSG">coreapb3.vhd(143)</a><!@TM:1586835345> | Input PSLVERRS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:144:0:144:9:@N:CL159:@XP_MSG">coreapb3.vhd(144)</a><!@TM:1586835345> | Input PSLVERRS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:145:0:145:9:@N:CL159:@XP_MSG">coreapb3.vhd(145)</a><!@TM:1586835345> | Input PSLVERRS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:146:0:146:9:@N:CL159:@XP_MSG">coreapb3.vhd(146)</a><!@TM:1586835345> | Input PSLVERRS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:147:0:147:9:@N:CL159:@XP_MSG">coreapb3.vhd(147)</a><!@TM:1586835345> | Input PSLVERRS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:148:0:148:9:@N:CL159:@XP_MSG">coreapb3.vhd(148)</a><!@TM:1586835345> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:149:0:149:9:@N:CL159:@XP_MSG">coreapb3.vhd(149)</a><!@TM:1586835345> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:150:0:150:9:@N:CL159:@XP_MSG">coreapb3.vhd(150)</a><!@TM:1586835345> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:151:0:151:10:@N:CL159:@XP_MSG">coreapb3.vhd(151)</a><!@TM:1586835345> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:152:0:152:10:@N:CL159:@XP_MSG">coreapb3.vhd(152)</a><!@TM:1586835345> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:153:0:153:10:@N:CL159:@XP_MSG">coreapb3.vhd(153)</a><!@TM:1586835345> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:154:0:154:10:@N:CL159:@XP_MSG">coreapb3.vhd(154)</a><!@TM:1586835345> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:155:0:155:10:@N:CL159:@XP_MSG">coreapb3.vhd(155)</a><!@TM:1586835345> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:156:0:156:10:@N:CL159:@XP_MSG">coreapb3.vhd(156)</a><!@TM:1586835345> | Input PSLVERRS15 is unused.
Running optimization stage 2 on CoreAPB3_C0 .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on FFT_Accel_system_sb_CCC_0_FCCC .......
Running optimization stage 2 on CoreResetP .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1586835345> | Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1586835345> | Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1586835345> | Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1586835345> | Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:CL201:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1586835345> | Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:CL201:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1586835345> | Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:CL201:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1586835345> | Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:CL201:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1586835345> | Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:CL201:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1586835345> | Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:96:4:96:13:@N:CL159:@XP_MSG">coreresetp.vhd(96)</a><!@TM:1586835345> | Input CLK_LTSSM is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:123:4:123:13:@N:CL159:@XP_MSG">coreresetp.vhd(123)</a><!@TM:1586835345> | Input FPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:126:4:126:19:@N:CL159:@XP_MSG">coreresetp.vhd(126)</a><!@TM:1586835345> | Input SDIF0_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:135:4:135:19:@N:CL159:@XP_MSG">coreresetp.vhd(135)</a><!@TM:1586835345> | Input SDIF1_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:139:4:139:19:@N:CL159:@XP_MSG">coreresetp.vhd(139)</a><!@TM:1586835345> | Input SDIF2_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:143:4:143:19:@N:CL159:@XP_MSG">coreresetp.vhd(143)</a><!@TM:1586835345> | Input SDIF3_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:157:4:157:14:@N:CL159:@XP_MSG">coreresetp.vhd(157)</a><!@TM:1586835345> | Input SDIF0_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:158:4:158:16:@N:CL159:@XP_MSG">coreresetp.vhd(158)</a><!@TM:1586835345> | Input SDIF0_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:159:4:159:16:@N:CL159:@XP_MSG">coreresetp.vhd(159)</a><!@TM:1586835345> | Input SDIF0_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:160:4:160:14:@N:CL159:@XP_MSG">coreresetp.vhd(160)</a><!@TM:1586835345> | Input SDIF1_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:161:4:161:16:@N:CL159:@XP_MSG">coreresetp.vhd(161)</a><!@TM:1586835345> | Input SDIF1_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:162:4:162:16:@N:CL159:@XP_MSG">coreresetp.vhd(162)</a><!@TM:1586835345> | Input SDIF1_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:163:4:163:14:@N:CL159:@XP_MSG">coreresetp.vhd(163)</a><!@TM:1586835345> | Input SDIF2_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:164:4:164:16:@N:CL159:@XP_MSG">coreresetp.vhd(164)</a><!@TM:1586835345> | Input SDIF2_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:165:4:165:16:@N:CL159:@XP_MSG">coreresetp.vhd(165)</a><!@TM:1586835345> | Input SDIF2_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:166:4:166:14:@N:CL159:@XP_MSG">coreresetp.vhd(166)</a><!@TM:1586835345> | Input SDIF3_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:167:4:167:16:@N:CL159:@XP_MSG">coreresetp.vhd(167)</a><!@TM:1586835345> | Input SDIF3_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:168:4:168:16:@N:CL159:@XP_MSG">coreresetp.vhd(168)</a><!@TM:1586835345> | Input SDIF3_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:174:4:174:22:@N:CL159:@XP_MSG">coreresetp.vhd(174)</a><!@TM:1586835345> | Input SOFT_EXT_RESET_OUT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:175:4:175:18:@N:CL159:@XP_MSG">coreresetp.vhd(175)</a><!@TM:1586835345> | Input SOFT_RESET_F2M is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:176:4:176:17:@N:CL159:@XP_MSG">coreresetp.vhd(176)</a><!@TM:1586835345> | Input SOFT_M3_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:177:4:177:34:@N:CL159:@XP_MSG">coreresetp.vhd(177)</a><!@TM:1586835345> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:178:4:178:24:@N:CL159:@XP_MSG">coreresetp.vhd(178)</a><!@TM:1586835345> | Input SOFT_FDDR_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:179:4:179:24:@N:CL159:@XP_MSG">coreresetp.vhd(179)</a><!@TM:1586835345> | Input SOFT_SDIF0_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:180:4:180:25:@N:CL159:@XP_MSG">coreresetp.vhd(180)</a><!@TM:1586835345> | Input SOFT_SDIF0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:181:4:181:24:@N:CL159:@XP_MSG">coreresetp.vhd(181)</a><!@TM:1586835345> | Input SOFT_SDIF1_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:182:4:182:25:@N:CL159:@XP_MSG">coreresetp.vhd(182)</a><!@TM:1586835345> | Input SOFT_SDIF1_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:183:4:183:24:@N:CL159:@XP_MSG">coreresetp.vhd(183)</a><!@TM:1586835345> | Input SOFT_SDIF2_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:184:4:184:25:@N:CL159:@XP_MSG">coreresetp.vhd(184)</a><!@TM:1586835345> | Input SOFT_SDIF2_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:185:4:185:24:@N:CL159:@XP_MSG">coreresetp.vhd(185)</a><!@TM:1586835345> | Input SOFT_SDIF3_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:186:4:186:25:@N:CL159:@XP_MSG">coreresetp.vhd(186)</a><!@TM:1586835345> | Input SOFT_SDIF3_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:190:4:190:27:@N:CL159:@XP_MSG">coreresetp.vhd(190)</a><!@TM:1586835345> | Input SOFT_SDIF0_0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:191:4:191:27:@N:CL159:@XP_MSG">coreresetp.vhd(191)</a><!@TM:1586835345> | Input SOFT_SDIF0_1_CORE_RESET is unused.
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on FFT_Accel_system_sb_FABOSC_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd:10:10:10:13:@N:CL159:@XP_MSG">FFT_Accel_system_sb_FABOSC_0_OSC.vhd(10)</a><!@TM:1586835345> | Input XTL is unused.
Running optimization stage 2 on MSS_010 .......
Running optimization stage 2 on FFT_Accel_system_sb_MSS .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on FFT_Accel_system_sb .......
Running optimization stage 2 on FFT_Sample_Loader .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Loader.vhd:195:8:195:10:@W:CL169:@XP_MSG">FFT_Sample_Loader.vhd(195)</a><!@TM:1586835345> | Pruning unused register load_state_last(1 downto 0). Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Loader.vhd:195:8:195:10:@N:CL201:@XP_MSG">FFT_Sample_Loader.vhd(195)</a><!@TM:1586835345> | Trying to extract state machine for register load_state.
Extracted state machine for register load_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Loader.vhd:69:4:69:13:@N:CL159:@XP_MSG">FFT_Sample_Loader.vhd(69)</a><!@TM:1586835345> | Input ram_dat_r is unused.
Running optimization stage 2 on FFT_Sample_Outputer .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Sample_Outputer.vhd:58:4:58:13:@W:CL246:@XP_MSG">FFT_Sample_Outputer.vhd(58)</a><!@TM:1586835345> | Input port bits 35 to 18 of ram_dat_r(35 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on Twiddle_table .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\Twiddle_table.vhd:33:1:33:5:@N:CL159:@XP_MSG">Twiddle_table.vhd(33)</a><!@TM:1586835345> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\Twiddle_table.vhd:34:1:34:5:@N:CL159:@XP_MSG">Twiddle_table.vhd(34)</a><!@TM:1586835345> | Input RSTn is unused.
Running optimization stage 2 on HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB .......
Running optimization stage 2 on HARD_MULT_ADDSUB_C0 .......
Running optimization stage 2 on FFT_Butterfly_HW_MATHDSP .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Butterfly_HW_MATHDSP.vhd:386:16:386:31:@N:CL135:@XP_MSG">FFT_Butterfly_HW_MATHDSP.vhd(386)</a><!@TM:1586835345> | Found sequential shift adr_b_pipe with address depth of 4 words and data bit width of 10.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Butterfly_HW_MATHDSP.vhd:386:16:386:31:@N:CL135:@XP_MSG">FFT_Butterfly_HW_MATHDSP.vhd(386)</a><!@TM:1586835345> | Found sequential shift adr_a_pipe with address depth of 4 words and data bit width of 10.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Butterfly_HW_MATHDSP.vhd:386:16:386:31:@N:CL135:@XP_MSG">FFT_Butterfly_HW_MATHDSP.vhd(386)</a><!@TM:1586835345> | Found sequential shift do_calc_pipe with address depth of 4 words and data bit width of 1.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Butterfly_HW_MATHDSP.vhd:339:16:339:31:@W:CL260:@XP_MSG">FFT_Butterfly_HW_MATHDSP.vhd(339)</a><!@TM:1586835345> | Pruning register bit 0 of imag_b_out_sum_slice(10 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Butterfly_HW_MATHDSP.vhd:339:16:339:31:@W:CL260:@XP_MSG">FFT_Butterfly_HW_MATHDSP.vhd(339)</a><!@TM:1586835345> | Pruning register bit 0 of real_b_out_sum_slice(10 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 2 on FFT_Transformer .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Transformer.vhd:357:8:357:10:@N:CL135:@XP_MSG">FFT_Transformer.vhd(357)</a><!@TM:1586835345> | Found sequential shift bf0_do_calc with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_Transformer.vhd:294:8:294:10:@N:CL201:@XP_MSG">FFT_Transformer.vhd(294)</a><!@TM:1586835345> | Trying to extract state machine for register stage_state.
Extracted state machine for register stage_state
State machine has 3 reachable states with original encodings of:
   01
   10
   11
Running optimization stage 2 on RAM1K18 .......
Running optimization stage 2 on DPSRAM_C0_DPSRAM_C0_0_DPSRAM .......
Running optimization stage 2 on DPSRAM_C0 .......
Running optimization stage 2 on FFT .......
Running optimization stage 2 on MACC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB .......
Running optimization stage 2 on HARD_MULT_ADDSUB_C1 .......
Running optimization stage 2 on Alpha_Max_plus_Beta_Min .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\Alpha_Max_plus_Beta_Min.vhd:128:12:128:14:@N:CL135:@XP_MSG">Alpha_Max_plus_Beta_Min.vhd(128)</a><!@TM:1586835345> | Found sequential shift adr_pipe with address depth of 5 words and data bit width of 10.
Running optimization stage 2 on FFT_APB_Wrapper .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:32:4:32:9:@W:CL246:@XP_MSG">FFT_APB_Wrapper.vhd(32)</a><!@TM:1586835345> | Input port bits 7 to 5 of paddr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\hdl\FFT_APB_Wrapper.vhd:32:4:32:9:@W:CL246:@XP_MSG">FFT_APB_Wrapper.vhd(32)</a><!@TM:1586835345> | Input port bits 1 to 0 of paddr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on LED_inverter_dimmer .......
Running optimization stage 2 on MSS_to_IO_interpreter .......
Running optimization stage 2 on FFT_Accel_system .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 185MB peak: 194MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 13 23:35:44 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1586835345> | Running in 64-bit mode 
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 13 23:35:45 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Mon Apr 13 23:35:45 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1586835342>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Database state : E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\synthesis\synwork\|synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1586835346> | Running in 64-bit mode 
File E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\synthesis\synwork\FFT_Accel_system_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 13 23:35:46 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1586835342>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1586835342>
# Mon Apr 13 23:35:47 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\designer\FFT_Accel_system\synthesis.fdc
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1586835348> | Setting synthesis effort to medium for the design 
Linked File:  <a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\synthesis\FFT_Accel_system_scck.rpt:@XP_FILE">FFT_Accel_system_scck.rpt</a>
Printing clock  summary report in "E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\synthesis\FFT_Accel_system_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1586835348> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1586835348> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1586835348> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 112MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1586835348> | Setting synthesis effort to medium for the design 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:BN132:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1586835348> | Removing sequential instance FFT_Accel_system_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance FFT_Accel_system_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1586835348> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1586835348> | UMR3 is only supported for HAPS-80. 
<font color=#A52A2A>@W:<a href="@W:MO112:@XP_HELP">MO112</a> : <a href="e:\github_repos\sf2_mkr_kit_io_constraints\mss_to_io_interpreter.vhd:124:8:124:12:@W:MO112:@XP_MSG">mss_to_io_interpreter.vhd(124)</a><!@TM:1586835348> | Deleting tristate instance LIGHT_SCL_4 (in view: work.MSS_to_IO_interpreter(architecture_mss_to_io_interpreter)) on net LIGHT_SCL (in view: work.MSS_to_IO_interpreter(architecture_mss_to_io_interpreter)) because its enable is connected to 0.</font>
<font color=#A52A2A>@W:<a href="@W:MO112:@XP_HELP">MO112</a> : <a href="e:\github_repos\sf2_mkr_kit_io_constraints\mss_to_io_interpreter.vhd:143:8:143:12:@W:MO112:@XP_MSG">mss_to_io_interpreter.vhd(143)</a><!@TM:1586835348> | Deleting tristate instance LIGHT_SDA_3 (in view: work.MSS_to_IO_interpreter(architecture_mss_to_io_interpreter)) on net LIGHT_SDA (in view: work.MSS_to_IO_interpreter(architecture_mss_to_io_interpreter)) because its enable is connected to 0.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1586835348> | Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1586835348> | Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1586835348> | Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1586835348> | Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO129:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1586835348> | Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1586835348> | Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1586835348> | Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1586835348> | Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1586835348> | Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO129:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1586835348> | Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1586835348> | Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1586835348> | Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1586835348> | Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1586835348> | Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@W:MO129:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1586835348> | Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1586835348> | Removing sequential instance DDR_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1586835348> | Removing sequential instance SDIF_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1586835348> | Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1586835348> | Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1586835348> | Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1586835348> | Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1586835348> | Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1586835348> | Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1586835348> | Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1586835348> | Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1586835348> | Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1586835348> | Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\alpha_max_plus_beta_min.vhd:144:8:144:10:@N:BN362:@XP_MSG">alpha_max_plus_beta_min.vhd(144)</a><!@TM:1586835348> | Removing sequential instance o_flow_sig (in view: work.Alpha_Max_plus_Beta_Min(architecture_alpha_max_plus_beta_min)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1586835348> | Removing sequential instance INIT_DONE_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1586835348> | Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1586835348> | Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1586835348> | Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1586835348> | Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1586835348> | Removing sequential instance sm0_state[0:6] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:922:8:922:10:@N:BN362:@XP_MSG">coreresetp.vhd(922)</a><!@TM:1586835348> | Removing sequential instance CONFIG2_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1586835348> | Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1586835348> | Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1586835348> | Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1586835348> | Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:BN362:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1586835348> | Removing sequential instance sdif3_spll_lock_q2 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:908:8:908:10:@N:BN362:@XP_MSG">coreresetp.vhd(908)</a><!@TM:1586835348> | Removing sequential instance CONFIG1_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1586835348> | Removing sequential instance release_sdif3_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1586835348> | Removing sequential instance release_sdif2_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1586835348> | Removing sequential instance release_sdif1_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:922:8:922:10:@N:BN362:@XP_MSG">coreresetp.vhd(922)</a><!@TM:1586835348> | Removing sequential instance CONFIG2_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1586835348> | Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1586835348> | Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1586835348> | Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1586835348> | Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:BN362:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1586835348> | Removing sequential instance sdif3_spll_lock_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:908:8:908:10:@N:BN362:@XP_MSG">coreresetp.vhd(908)</a><!@TM:1586835348> | Removing sequential instance CONFIG1_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1586835348> | Removing sequential instance release_sdif0_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1586835348> | Removing sequential instance ddr_settled_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1586835348> | Removing sequential instance release_sdif3_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1586835348> | Removing sequential instance release_sdif2_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1586835348> | Removing sequential instance release_sdif1_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1586835348> | Removing sequential instance release_sdif0_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1586835348> | Removing sequential instance ddr_settled_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@N:BN362:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1586835348> | Removing sequential instance release_sdif3_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@N:BN362:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1586835348> | Removing sequential instance release_sdif2_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1447:8:1447:10:@N:BN362:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1586835348> | Removing sequential instance release_sdif1_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1423:8:1423:10:@N:BN362:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1586835348> | Removing sequential instance release_sdif0_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@N:BN362:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1586835348> | Removing sequential instance ddr_settled (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:770:8:770:10:@N:BN362:@XP_MSG">coreresetp.vhd(770)</a><!@TM:1586835348> | Removing sequential instance sm0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@N:BN362:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1586835348> | Removing sequential instance sdif3_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@N:BN362:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1586835348> | Removing sequential instance sdif2_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@N:BN362:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1586835348> | Removing sequential instance sdif1_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@N:BN362:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1586835348> | Removing sequential instance sdif0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:770:8:770:10:@N:BN362:@XP_MSG">coreresetp.vhd(770)</a><!@TM:1586835348> | Removing sequential instance sm0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@N:BN362:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1586835348> | Removing sequential instance sm0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@N:BN362:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1586835348> | Removing sequential instance sdif3_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@N:BN362:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1586835348> | Removing sequential instance sdif2_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@N:BN362:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1586835348> | Removing sequential instance sdif1_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@N:BN362:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1586835348> | Removing sequential instance sdif0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@N:BN362:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1586835348> | Removing sequential instance sm0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=21  set on top level netlist FFT_Accel_system

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 146MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                     Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                    100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                          
0 -       FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     712  
                                                                                                                                          
0 -       FFT_Accel_system_sb_CCC_0_FCCC|GL1_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     1    
                                                                                                                                          
0 -       FFT_Accel_system|GMII_RX_CLK                              100.0 MHz     10.000        inferred     Inferred_clkgroup_1     1    
==========================================================================================================================================



Clock Load Summary
***********************

                                                          Clock     Source                                            Clock Pin                                                                    Non-clock Pin     Non-clock Pin                               
Clock                                                     Load      Pin                                               Seq Example                                                                  Seq Example       Comb Example                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                    0         -                                                 -                                                                            -                 -                                           
                                                                                                                                                                                                                                                                 
FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     712       FFT_Accel_system_sb_0.CCC_0.CCC_INST.GL0(CCC)     FFT_APB_Wrapper_0.FFT_out_data_ready_last.C                                  -                 FFT_Accel_system_sb_0.CCC_0.GL0_INST.I(BUFG)
                                                                                                                                                                                                                                                                 
FFT_Accel_system_sb_CCC_0_FCCC|GL1_net_inferred_clock     1         FFT_Accel_system_sb_0.CCC_0.CCC_INST.GL1(CCC)     FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST.GTX_CLKPF     -                 FFT_Accel_system_sb_0.CCC_0.GL1_INST.I(BUFG)
                                                                                                                                                                                                                                                                 
FFT_Accel_system|GMII_RX_CLK                              1         GMII_RX_CLK(port)                                 FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST.RX_CLKPF      -                 -                                           
=================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:608:8:608:10:@W:MT530:@XP_MSG">coreresetp.vhd(608)</a><!@TM:1586835348> | Found inferred clock FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 712 sequential elements including FFT_Accel_system_sb_0.CORERESETP_0.MSS_HPMS_READY_int. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\fft_accel_system_sb_mss\fft_accel_system_sb_mss.vhd:786:0:786:14:@W:MT530:@XP_MSG">fft_accel_system_sb_mss.vhd(786)</a><!@TM:1586835348> | Found inferred clock FFT_Accel_system|GMII_RX_CLK which controls 1 sequential elements including FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\fft_accel_system_sb_mss\fft_accel_system_sb_mss.vhd:786:0:786:14:@W:MT530:@XP_MSG">fft_accel_system_sb_mss.vhd(786)</a><!@TM:1586835348> | Found inferred clock FFT_Accel_system_sb_CCC_0_FCCC|GL1_net_inferred_clock which controls 1 sequential elements including FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1586835348> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1586835348> | Writing default property annotation file E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\synthesis\FFT_Accel_system.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

Encoding state machine load_state[0:3] (in view: work.FFT_Sample_Loader(architecture_fft_sample_loader))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_sample_loader.vhd:195:8:195:10:@N:MO225:@XP_MSG">fft_sample_loader.vhd(195)</a><!@TM:1586835348> | There are no possible illegal states for state machine load_state[0:3] (in view: work.FFT_Sample_Loader(architecture_fft_sample_loader)); safe FSM implementation is not required.
Encoding state machine stage_state[0:2] (in view: work.FFT_Transformer(architecture_fft_transformer))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 13 23:35:48 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1586835342>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1586835342>
# Mon Apr 13 23:35:48 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1586835357> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1586835357> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1586835357> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1586835357> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1586835357> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@W:FA239:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1586835357> | ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.FFT_Accel_system(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@W:FA239:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1586835357> | ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.FFT_Accel_system(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@N:MO106:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1586835357> | Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.FFT_Accel_system(rtl)) with 16 words by 2 bits.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft.vhd:349:20:349:22:@W:BN132:@XP_MSG">fft.vhd(349)</a><!@TM:1586835357> | Removing user instance FFT_APB_Wrapper_0.FFT_Core.p_ram_hot_potato.o_comp_ram_stable_3 because it is equivalent to instance FFT_APB_Wrapper_0.FFT_Core.p_ram_hot_potato.i_comp_ram_stable_5. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft.vhd:330:8:330:10:@W:BN132:@XP_MSG">fft.vhd(330)</a><!@TM:1586835357> | Removing sequential instance FFT_APB_Wrapper_0.FFT_Core.o_comp_ram_stable because it is equivalent to instance FFT_APB_Wrapper_0.FFT_Core.i_comp_ram_stable. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_transformer.vhd:357:8:357:10:@W:FX1172:@XP_MSG">fft_transformer.vhd(357)</a><!@TM:1586835357> | User-specified initial value defined for instance FFT_APB_Wrapper_0.FFT_Core.FFT_Transformer_0.dft_cnt[8:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_transformer.vhd:357:8:357:10:@W:FX1172:@XP_MSG">fft_transformer.vhd(357)</a><!@TM:1586835357> | User-specified initial value defined for instance FFT_APB_Wrapper_0.FFT_Core.FFT_Transformer_0.bfly_cnt[8:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_transformer.vhd:294:8:294:10:@W:FX1172:@XP_MSG">fft_transformer.vhd(294)</a><!@TM:1586835357> | User-specified initial value defined for instance FFT_APB_Wrapper_0.FFT_Core.FFT_Transformer_0.stage_cnt[3:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_apb_wrapper.vhd:324:8:324:10:@W:FX1172:@XP_MSG">fft_apb_wrapper.vhd(324)</a><!@TM:1586835357> | User-specified initial value defined for instance FFT_APB_Wrapper_0.delay_cnt[2:0] is being ignored due to limitations in architecture. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\alpha_max_plus_beta_min.vhd:144:8:144:10:@N:BN362:@XP_MSG">alpha_max_plus_beta_min.vhd(144)</a><!@TM:1586835357> | Removing sequential instance Alpha_Max_plus_Beta_Min_0.result[8] (in view: work.FFT_APB_Wrapper(architecture_fft_apb_wrapper)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine load_state[0:3] (in view: work.FFT_Sample_Loader(architecture_fft_sample_loader))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_sample_loader.vhd:195:8:195:10:@N:MO225:@XP_MSG">fft_sample_loader.vhd(195)</a><!@TM:1586835357> | There are no possible illegal states for state machine load_state[0:3] (in view: work.FFT_Sample_Loader(architecture_fft_sample_loader)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_sample_loader.vhd:195:8:195:10:@N:MO231:@XP_MSG">fft_sample_loader.vhd(195)</a><!@TM:1586835357> | Found counter in view:work.FFT_Sample_Loader(architecture_fft_sample_loader) instance ram_adr_start_sig[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_sample_loader.vhd:195:8:195:10:@N:MO231:@XP_MSG">fft_sample_loader.vhd(195)</a><!@TM:1586835357> | Found counter in view:work.FFT_Sample_Loader(architecture_fft_sample_loader) instance mem_adr[9:0] 
Encoding state machine stage_state[0:2] (in view: work.FFT_Transformer(architecture_fft_transformer))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_transformer.vhd:357:8:357:10:@N:MO231:@XP_MSG">fft_transformer.vhd(357)</a><!@TM:1586835357> | Found counter in view:work.FFT_Transformer(architecture_fft_transformer) instance dft_cnt[8:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_transformer.vhd:357:8:357:10:@N:MO231:@XP_MSG">fft_transformer.vhd(357)</a><!@TM:1586835357> | Found counter in view:work.FFT_Transformer(architecture_fft_transformer) instance bfly_cnt[8:0] 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_transformer.vhd:469:8:469:10:@W:MO160:@XP_MSG">fft_transformer.vhd(469)</a><!@TM:1586835357> | Register bit bf0_twiddle_sin_imag[8] (in view view:work.FFT_Transformer(architecture_fft_transformer)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_transformer.vhd:392:19:392:39:@N:MF179:@XP_MSG">fft_transformer.vhd(392)</a><!@TM:1586835357> | Found 9 by 9 bit equality operator ('==') p_sub_DFT_BFly_manager\.un26_ram_ready_sig (in view: work.FFT_Transformer(architecture_fft_transformer))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_transformer.vhd:396:23:396:41:@N:MF179:@XP_MSG">fft_transformer.vhd(396)</a><!@TM:1586835357> | Found 9 by 9 bit equality operator ('==') p_sub_DFT_BFly_manager\.un29_ram_ready_sig (in view: work.FFT_Transformer(architecture_fft_transformer))
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_transformer.vhd:294:8:294:10:@W:BN132:@XP_MSG">fft_transformer.vhd(294)</a><!@TM:1586835357> | Removing instance FFT_APB_Wrapper_0.FFT_Core.FFT_Transformer_0.stage_0_cur because it is equivalent to instance FFT_APB_Wrapper_0.FFT_Core.FFT_Transformer_0.dft_max[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 154MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 155MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 155MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 155MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 155MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 155MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 149MB peak: 155MB)

@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\twiddle_table.vhd:215:37:215:47:@N:MO106:@XP_MSG">twiddle_table.vhd(215)</a><!@TM:1586835357> | Found ROM FFT_APB_Wrapper_0.FFT_Core.FFT_Transformer_0.Twiddle_table_0.sin_twid_1_0[16:0] (in view: work.FFT_Accel_system(rtl)) with 512 words by 17 bits.

Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 151MB peak: 156MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 166MB peak: 169MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		     0.60ns		1602 /       717
   2		0h:00m:04s		     0.60ns		1464 /       717
   3		0h:00m:04s		     0.95ns		1464 /       717
   4		0h:00m:05s		     0.95ns		1464 /       717
@N:<a href="@N:MF322:@XP_HELP">MF322</a> : <!@TM:1586835357> | Retiming summary: 0 registers retimed to 1  

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 0 registers retimed to 1

Original and Pipelined registers replaced by retiming :
		None

New registers created by retiming :
		FFT_APB_Wrapper_0.FFT_Core.FFT_Transformer_0.bf0_twiddle_cos_realreset[8]


		#####   END RETIMING REPORT  #####

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1586835357> | Promoting Net ETH_NRESET_c on CLKINT  I_539  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1586835357> | Promoting Net FFT_APB_Wrapper_0.comp_rstn on CLKINT  I_540  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 168MB peak: 169MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 168MB peak: 169MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 725 clock pin(s) of sequential element(s)
0 instances converted, 725 sequential instances remain driven by gated/generated clocks

=================================================== Non-Gated/Non-Generated Clocks ===================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                               
--------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:GMII_RX_CLK@|E:FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       GMII_RX_CLK         port                   1          FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST
======================================================================================================================================
=========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                          Drive Element Type     Fanout     Sample Instance                                                    Explanation                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:FFT_Accel_system_sb_0.CCC_0.CCC_INST@|E:FFT_Accel_system_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       FFT_Accel_system_sb_0.CCC_0.CCC_INST     CCC                    724        FFT_Accel_system_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base       Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:FFT_Accel_system_sb_0.CCC_0.CCC_INST@|E:FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       FFT_Accel_system_sb_0.CCC_0.CCC_INST     CCC                    1          FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST     No gated clock conversion method for cell cell:work.MSS_010                                                   
==============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 137MB peak: 169MB)

Writing Analyst data base E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\synthesis\synwork\FFT_Accel_system_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 167MB peak: 169MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1586835357> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1586835357> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 164MB peak: 169MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 165MB peak: 169MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\fft_accel_system_sb\ccc_0\fft_accel_system_sb_ccc_0_fccc.vhd:110:4:110:12:@W:MT246:@XP_MSG">fft_accel_system_sb_ccc_0_fccc.vhd(110)</a><!@TM:1586835357> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1586835357> | Found inferred clock FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FFT_Accel_system_sb_0.CCC_0.GL0_net.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1586835357> | Found inferred clock FFT_Accel_system|GMII_RX_CLK with period 10.00ns. Please declare a user-defined clock on port GMII_RX_CLK.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1586835357> | Found inferred clock FFT_Accel_system_sb_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FFT_Accel_system_sb_0.CCC_0.GL1_net.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=10></a># Timing Report written on Mon Apr 13 23:35:56 2020</a>
#


Top view:               FFT_Accel_system
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\designer\FFT_Accel_system\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1586835357> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1586835357> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: 1.421

                                                          Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                            Frequency     Frequency     Period        Period        Slack     Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------
FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     116.6 MHz     10.000        8.579         1.421     inferred     Inferred_clkgroup_0
FFT_Accel_system_sb_CCC_0_FCCC|GL1_net_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_2
FFT_Accel_system|GMII_RX_CLK                              100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_1
System                                                    100.0 MHz     895.2 MHz     10.000        1.117         8.883     system       system_clkgroup    
============================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                               Ending                                                 |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                 System                                                 |  10.000      8.883  |  No paths    -      |  No paths    -      |  No paths    -    
FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      1.421  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

                                                                   Starting                                                                                                                                       Arrival          
Instance                                                           Reference                                                 Type        Pin                Net                                                   Time        Slack
                                                                   Clock                                                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST     FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[8]      FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR[8]      3.945       1.421
FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST     FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[10]     FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR[10]     3.949       1.517
FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST     FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[11]     FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR[11]     3.596       1.660
FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST     FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_SEL          FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx         3.488       1.704
FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST     FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[9]      FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR[9]      3.735       1.806
FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST     FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[2]      CoreAPB3_C0_0_APBmslave0_PADDR[2]                     3.576       2.108
FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST     FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[3]      CoreAPB3_C0_0_APBmslave0_PADDR[3]                     3.576       2.169
FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST     FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[4]      CoreAPB3_C0_0_APBmslave0_PADDR[4]                     3.560       2.314
FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST     FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_WRITE        CoreAPB3_C0_0_APBmslave0_PWRITE                       3.682       2.495
FFT_APB_Wrapper_0.FFT_Core.tf_comp_ram_index_0[1]                  FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  tf_comp_ram_index_0[1]                                0.087       2.560
===================================================================================================================================================================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                                                                   Starting                                                                                                                                 Required          
Instance                                                           Reference                                                 Type        Pin             Net                                                Time         Slack
                                                                   Clock                                                                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST     FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_READY     FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY     8.486        1.421
FFT_APB_Wrapper_0.delay_cnt[2]                                     FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D               delay_cnt_0[2]                                     9.745        2.031
FFT_APB_Wrapper_0.delay_cnt[0]                                     FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D               delay_cnt_0[0]                                     9.745        2.040
FFT_APB_Wrapper_0.delay_cnt[1]                                     FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D               delay_cnt_0[1]                                     9.745        2.040
FFT_APB_Wrapper_0.PRDATA_sig[0]                                    FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D               PRDATA_sig_11_m_fast[0]                            9.745        2.108
FFT_APB_Wrapper_0.PRDATA_sig[1]                                    FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D               PRDATA_sig_11_m_fast[1]                            9.745        2.108
FFT_APB_Wrapper_0.PRDATA_sig[2]                                    FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D               PRDATA_sig_11_m_fast[2]                            9.745        2.108
FFT_APB_Wrapper_0.PRDATA_sig[3]                                    FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D               PRDATA_sig_11_m_fast[3]                            9.745        2.108
FFT_APB_Wrapper_0.PRDATA_sig[5]                                    FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D               PRDATA_sig_11_m_fast[5]                            9.745        2.108
FFT_APB_Wrapper_0.PRDATA_sig[6]                                    FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D               PRDATA_sig_11_m_fast[6]                            9.745        2.108
==============================================================================================================================================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\synthesis\FFT_Accel_system.srr:srsfE:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\synthesis\FFT_Accel_system.srs:fp:127565:128816:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            1.514
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.486

    - Propagation time:                      7.066
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.421

    Number of logic level(s):                2
    Starting point:                          FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                 Pin               Pin               Arrival     No. of    
Name                                                               Type        Name              Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST     MSS_010     F_HM0_ADDR[8]     Out     3.945     3.945       -         
FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR[8]                   Net         -                 -       0.248     -           1         
CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_0_a2[0]                     CFG4        D                 In      -         4.194       -         
CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_0_a2[0]                     CFG4        Y                 Out     0.326     4.520       -         
iPSELS_raw_0_a2[0]                                                 Net         -                 -       1.206     -           38        
CoreAPB3_C0_0.CoreAPB3_C0_0.u_mux_p_to_b3.PREADY_0                 CFG3        C                 In      -         5.725       -         
CoreAPB3_C0_0.CoreAPB3_C0_0.u_mux_p_to_b3.PREADY_0                 CFG3        Y                 Out     0.223     5.948       -         
FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY                     Net         -                 -       1.117     -           1         
FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST     MSS_010     F_HM0_READY       In      -         7.066       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 8.579 is 6.008(70.0%) logic and 2.571(30.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport18></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                                                    Starting                                                                                           Arrival          
Instance                                            Reference     Type               Pin        Net                                                    Time        Slack
                                                    Clock                                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FFT_Accel_system_sb_0.FABOSC_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       8.883
========================================================================================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                                         Starting                                                                                         Required          
Instance                                 Reference     Type     Pin                Net                                                    Time         Slack
                                         Clock                                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------------------
FFT_Accel_system_sb_0.CCC_0.CCC_INST     System        CCC      RCOSC_25_50MHZ     FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     10.000       8.883
============================================================================================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\synthesis\FFT_Accel_system.srr:srsfE:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\synthesis\FFT_Accel_system.srs:fp:132781:133186:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      1.117
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.883

    Number of logic level(s):                0
    Starting point:                          FFT_Accel_system_sb_0.FABOSC_0.I_RCOSC_25_50MHZ / CLKOUT
    Ending point:                            FFT_Accel_system_sb_0.CCC_0.CCC_INST / RCOSC_25_50MHZ
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                            Pin                Pin               Arrival     No. of    
Name                                                   Type               Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
FFT_Accel_system_sb_0.FABOSC_0.I_RCOSC_25_50MHZ        RCOSC_25_50MHZ     CLKOUT             Out     0.000     0.000       -         
FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     Net                -                  -       1.117     -           1         
FFT_Accel_system_sb_0.CCC_0.CCC_INST                   CCC                RCOSC_25_50MHZ     In      -         1.117       -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 1.117 is 0.000(0.0%) logic and 1.117(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 165MB peak: 169MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 165MB peak: 169MB)

---------------------------------------
<a name=resourceUsage22></a>Resource Usage Report for FFT_Accel_system </a>

Mapping to part: m2s010tq144std
Cell usage:
CCC             1 use
CLKINT          4 uses
MSS_010         1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           7 uses
CFG2           142 uses
CFG3           388 uses
CFG4           478 uses

Carry cells:
ARI1            275 uses - used for arithmetic functions
ARI1            98 uses - used for Wide-Mux implementation
Total ARI1      373 uses


Sequential Cells: 
SLE            717 uses

DSP Blocks:    3 of 22 (13%)
 MACC:         3 Mults

I/O ports: 45
I/O primitives: 44
BIBUF          1 use
INBUF          18 uses
OUTBUF         25 uses


Global Clock Buffers: 4

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 2 of 21 (9%)

Total LUTs:    1388

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 72; LUTs = 72;
MACC     Interface Logic : SLEs = 108; LUTs = 108;

Total number of SLEs after P&R:  717 + 0 + 72 + 108 = 897;
Total number of LUTs after P&R:  1388 + 0 + 72 + 108 = 1568;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 36MB peak: 169MB)

Process took 0h:00m:08s realtime, 0h:00m:07s cputime
# Mon Apr 13 23:35:57 2020

###########################################################]

</pre></samp></body></html>
